parent
97f1720621
commit
1933b00c12
|
@ -811,11 +811,14 @@ static void WriteInstruction(const Instruction &I, unsigned InstID,
|
||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case Instruction::Br:
|
case Instruction::Br:
|
||||||
|
{
|
||||||
Code = bitc::FUNC_CODE_INST_BR;
|
Code = bitc::FUNC_CODE_INST_BR;
|
||||||
Vals.push_back(VE.getValueID(I.getOperand(0)));
|
BranchInst &II(cast<BranchInst>(I));
|
||||||
if (cast<BranchInst>(I).isConditional()) {
|
Vals.push_back(VE.getValueID(II.getSuccessor(0)));
|
||||||
Vals.push_back(VE.getValueID(I.getOperand(1)));
|
if (II.isConditional()) {
|
||||||
Vals.push_back(VE.getValueID(I.getOperand(2)));
|
Vals.push_back(VE.getValueID(II.getSuccessor(1)));
|
||||||
|
Vals.push_back(VE.getValueID(II.getCondition()));
|
||||||
|
}
|
||||||
}
|
}
|
||||||
break;
|
break;
|
||||||
case Instruction::Switch:
|
case Instruction::Switch:
|
||||||
|
|
Loading…
Reference in New Issue