replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

implement zextload bool and truncstore bool 

llvm-svn: 31348
This commit is contained in:
Rafael Espindola 2006-11-01 14:13:27 +00:00
parent 91f120f4fa
commit 0cd8d14c7c
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
llvm/lib/Target/ARM/ARMInstrInfo.td
View File

@ -347,3 +347,13 @@ def : Pat<(extloadi8 IntRegs:$addr),
(LDRB IntRegs:$addr)>;
def : Pat<(extloadi16 IntRegs:$addr),
(LDRH IntRegs:$addr)>;
// zextload bool -> zextload byte
def : Pat<(i32 (zextloadi1 IntRegs:$addr)), (LDRB IntRegs:$addr)>;
def : Pat<(i32 (zextloadi1 IntRegs:$addr)), (LDRB IntRegs:$addr)>;
// truncstore bool -> truncstore byte.
def : Pat<(truncstorei1 IntRegs:$src, IntRegs:$addr),
(STRB IntRegs:$addr, IntRegs:$src)>;
def : Pat<(truncstorei1 IntRegs:$src, IntRegs:$addr),
(STRB IntRegs:$addr, IntRegs:$src)>;