replica
/
hanchenye-llvm-project
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Add a blurb about the new LSR. 

llvm-svn: 102126
This commit is contained in:
Dan Gohman 2010-04-22 20:50:43 +00:00
parent 08a75abd51
commit 00365f967b
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/docs/ReleaseNotes.html
View File

@ -657,7 +657,8 @@ it run faster:</p>
understand assembly files. This is wired up in llvm-gcc and clang to
the <tt>-fverbose-asm</tt> option.</li>
<li>New LSR with "full strength reduction" mode. FIXME: Description?</li>
<li>New LSR with "full strength reduction" mode, which can reduce address
register pressure in loops where address generation is important.</li>
<li>A new codegen level Common Subexpression Elimination pass (MachineCSE)
is available and enabled by default. It catches redundancies exposed by