29 lines
920 B
ReStructuredText
29 lines
920 B
ReStructuredText
.. |fpga_name| replace:: Xilinx VCU118
|
|
|
|
.. |hwdb_entry_name| replace:: ``xilinx_vcu118_firesim_rocket_singlecore_4GB_no_nic``
|
|
|
|
.. |hwdb_entry_name_non_code| replace:: xilinx_vcu118_firesim_rocket_singlecore_4GB_no_nic
|
|
|
|
.. |builder_name| replace:: Xilinx Vivado
|
|
|
|
.. |bit_builder_path| replace:: ``bit-builder-recipes/xilinx_vcu118.yaml``
|
|
|
|
.. |vivado_with_version| replace:: Vivado 2023.1
|
|
|
|
.. |vivado_version_number_only| replace:: 2023.1
|
|
|
|
.. |vivado_default_install_path| replace:: ``/tools/Xilinx/Vivado/2023.1``
|
|
|
|
.. |board_package_install| replace:: No special board support package is required for the
|
|
VCU118. Move on to the next step.
|
|
|
|
Building Your Own Hardware Designs
|
|
==================================
|
|
|
|
This section will guide you through building a |fpga_name| FPGA bitstream to run FireSim
|
|
simulations.
|
|
|
|
.. include:: Xilinx-XDMA-Build-Farm-Setup-Template.rst
|
|
|
|
.. include:: Xilinx-All-Bitstream-Template.rst
|