Commit Graph

6 Commits

Author SHA1 Message Date
Jerry Zhao 5f9bf2b42b Rename SerialBridge to TSIBridge 2023-05-08 15:21:38 -07:00
Nandor Licker 797e6e41bc
Introduced a full verilator/vcs/debug matrix (#1435)
This PR moves the paramterization of test harnesses to the toplevel.
Slightly re-wrote tests to avoid duplication of running logic.
2023-02-19 11:31:03 +00:00
Nandor Licker d194593ece
Enabled scalafmt on more sources (#1429) 2023-02-09 09:25:39 -08:00
David Biancolin fdb5d6d439
FPGA-managed bridge stream support in metasimulation (#1181)
* metasim-able FPGA-controlled bridge streams

* simif: Add a virtual method to permit doing streamengine init

* Remove unneeded vitis kernel def changes

* Address some of nandors comments
2022-12-24 11:18:03 -05:00
Russell Horvath 0283f95bcd remove env script + plumb through bitbuilder 2022-09-27 03:20:34 +00:00
David Biancolin 4fecf9a234 Add scalafmt configuration and SBT plugin.
Excludes all existing files.
2022-05-31 20:07:34 +00:00