replica
/
firesim
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[docs] Update specification of the base clock

This commit is contained in:
David Biancolin 2020-09-27 21:30:38 +00:00
parent 02dfcdc718
commit 4bdfa506a9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
docs/Advanced-Usage/Generating-Different-Targets.rst
View File

@ -70,8 +70,8 @@ Further documentation can be found in the source
The Base Clock
=================
By convention, target time is specified in cycles of the `base clock`,
which is defined to be the zeroth output clock of the ``RationalClockBridge``.
While we suggest making the base clock the fastest clock in your system, as in any
which is defined to be the clock of the ``RationalClockBridge`` whose clock ratio (multiplier / divisor)
is one. While we suggest making the base clock the fastest clock in your system, as in any
microprocessor-based system it will likely correspond to your core clock
frequency, this is not a constraint.