better intro text
This commit is contained in:
parent
92ecde1b4e
commit
0825c4d5b3
|
@ -1,9 +1,11 @@
|
|||
Debugging and Profiling on the FPGA
|
||||
======================================
|
||||
|
||||
This section describes methods of debugging and profiling target designs and
|
||||
simulation components *once you have a FireSim simulation running on an FPGA*.
|
||||
|
||||
A common issue with FPGA-prototyping is the difficulty involved in trying to
|
||||
debug and profile systems once they are running on the FPGA. FireSim addresses
|
||||
these issues with a variety of tools for introspecting on designs *once
|
||||
you have a FireSim simulation running on an FPGA*. This section describes these
|
||||
features.
|
||||
|
||||
.. toctree::
|
||||
:maxdepth: 2
|
||||
|
|
Loading…
Reference in New Issue