opendacs
/
dom
21
0
Fork 1
Code Issues Pull Requests Releases Wiki Activity
51 Commits 2 Branches 0 Tags 39 MiB
C++ 58.1%
Verilog 41.1%
Makefile 0.8%
Go to file
Feng Wang 7e41738078 implement 2-input LUT mapping. Decomposition failed! 2020-02-27 00:28:59 +08:00
abclib implement 2-input LUT mapping. Decomposition failed! 2020-02-27 00:28:59 +08:00
benchmark add toy examples 2020-02-19 10:21:27 +08:00
include implement 2-input LUT mapping. Decomposition failed! 2020-02-27 00:28:59 +08:00
lib finish abc synthesis and the blif parser 2019-09-26 14:59:48 +08:00
source implement 2-input LUT mapping. Decomposition failed! 2020-02-27 00:28:59 +08:00
.gitignore ignore 2020-01-07 13:33:32 +08:00
Makefile implement 2-input LUT mapping. Decomposition failed! 2020-02-27 00:28:59 +08:00
README.md Initial commit 2019-09-26 13:35:54 +08:00

README.md

MOLM

Multi-output LUT mapping