opendacs
/
dom
21
0
Fork 1
Code Issues Pull Requests Releases Wiki Activity
19 Commits 2 Branches 0 Tags 39 MiB
C++ 58.1%
Verilog 41.1%
Makefile 0.8%
Go to file
Feng Wang 4658018803 lutpack debug 2019-10-23 13:31:38 +08:00
abclib update the result of abc lut mapping command "lutpack" 2019-10-20 21:06:08 +08:00
benchmark add ISCAS89 benchmarks 2019-10-09 15:16:52 +08:00
include upload Circuit.h 2019-10-23 00:19:29 +08:00
lib finish abc synthesis and the blif parser 2019-09-26 14:59:48 +08:00
result/ISCAS85 Upload ISCAS85 result 2019-10-23 00:25:22 +08:00
source lutpack debug 2019-10-23 13:31:38 +08:00
.gitignore initialization 2019-09-26 14:00:28 +08:00
Makefile initialization 2019-09-26 14:00:28 +08:00
README.md Initial commit 2019-09-26 13:35:54 +08:00

README.md

MOLM

Multi-output LUT mapping