opendacs
/
dom
21
0
Fork 1
Code Issues Pull Requests Releases Wiki Activity
41 Commits 2 Branches 0 Tags 39 MiB
C++ 58.1%
Verilog 41.1%
Makefile 0.8%
Go to file
Feng Wang 2a6ccb69cb add toy examples 2020-02-19 10:21:27 +08:00
abclib add 2INPUT.genlib 2019-12-08 15:03:29 +08:00
benchmark add toy examples 2020-02-19 10:21:27 +08:00
include Upload Match 2019-12-15 03:10:08 +08:00
lib finish abc synthesis and the blif parser 2019-09-26 14:59:48 +08:00
source print information into .csv 2019-12-16 21:24:09 +08:00
.gitignore ignore 2020-01-07 13:33:32 +08:00
Makefile initialization 2019-09-26 14:00:28 +08:00
README.md Initial commit 2019-09-26 13:35:54 +08:00

README.md

MOLM

Multi-output LUT mapping