forked from opendacs/PyHCL
79 lines
1.6 KiB
Python
79 lines
1.6 KiB
Python
# Copyright (c) 2019 scutdig
|
|
# Licensed under the MIT license.
|
|
|
|
from pyhcl import *
|
|
from pyhcl.simulator import Simlite
|
|
import random
|
|
|
|
|
|
class Top(Module):
|
|
io = IO(
|
|
a=Input(U.w(32)),
|
|
b=Input(U.w(32)),
|
|
c=Output(U.w(32))
|
|
)
|
|
|
|
io.c @= io.a + io.b
|
|
|
|
|
|
# 每次给输入端口赋值, 跑一个时间单位
|
|
def test_step(s):
|
|
s.start()
|
|
|
|
s.step([20, 20])
|
|
print("cnt: %d\t\tresult:%s" % (s.cnt, s.getRes()))
|
|
s.step([15, 10])
|
|
print("cnt: %d\t\tresult:%s" % (s.cnt, s.getRes()))
|
|
s.step([1000, 1])
|
|
print("cnt: %d\t\tresult:%s" % (s.cnt, s.getRes()))
|
|
s.step([999, 201])
|
|
print("cnt: %d\t\tresult:%s" % (s.cnt, s.getRes()))
|
|
|
|
s.stop()
|
|
|
|
|
|
def test_task(s):
|
|
tasks = []
|
|
tasks.append([20, 20])
|
|
tasks.append([15, 10])
|
|
tasks.append([1000, 1])
|
|
tasks.append([999, 201])
|
|
|
|
s.start_task('Top', tasks)
|
|
|
|
|
|
def randomInput(ifn):
|
|
fd = open(ifn, "w")
|
|
instr = ""
|
|
for i in range(100):
|
|
instr += "0 " + str(random.randint(1, 2000)) + ' ' + str(random.randint(1, 2000)) + "\n"
|
|
instr = instr + "-1\n"
|
|
fd.write(instr)
|
|
fd.close()
|
|
|
|
|
|
def test_file(s, num):
|
|
ifn = f"../myTests/tmp/Top_inputs" + str(num)
|
|
ofn = f"../myTests/tmp/Top_outputs" + str(num)
|
|
randomInput(ifn)
|
|
s.start(mode="task", ofn=ofn, ifn=ifn)
|
|
pass
|
|
|
|
|
|
def main():
|
|
# Emitter.dumpVerilog(Emitter.dump(Emitter.emit(Top()), "Add.fir"))
|
|
s1 = Simlite(Top(), debug=True)
|
|
s2 = Simlite(s1)
|
|
|
|
# test_step(s)
|
|
# test_task(s)
|
|
test_file(s1, 1)
|
|
test_file(s2, 2)
|
|
|
|
s1.close()
|
|
s2.close()
|
|
|
|
|
|
if __name__ == '__main__':
|
|
main()
|