fpga-pynq/simulation/.gitignore

5 lines
46 B
Plaintext

*
!Makefile
!.gitignore
!src/verilog/.gitkeep