Update README.md

This commit is contained in:
Sagar Karandikar 2018-07-29 09:39:54 -07:00 committed by GitHub
parent f55bd8e9fc
commit 5c9d99ecd2
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions

View File

@ -1,7 +1,7 @@
Rocket Chip on Zynq FPGAs
=========================
### Warning: This repository is deprecated and does not track Rocket Chip master.
#### Those looking for an FPGA prototype of Rocket Chip should checkout SiFives [Freedom platform](https://github.com/sifive/freedom). Those looking for an FPGA-accelerated simulation environment should see [FireSim](https://github.com/firesim/firesim) which will be released in the Summer
#### Those looking for an FPGA prototype of Rocket Chip should checkout SiFives [Freedom platform](https://github.com/sifive/freedom). Those looking for an FPGA-accelerated simulation environment (for obtaining cycle-accurate performance measurements) should use [FireSim](https://github.com/firesim/firesim). Both of these tools regularly update their version of Rocket Chip.
This repository contains the files needed to run the RISC-V [rocket chip](https://github.com/ucb-bar/rocket-chip) on
various Zynq FPGA boards ([Zybo](http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1198&Prod=ZYBO), [Zedboard](http://zedboard.org/product/zedboard), [ZC706](http://www.xilinx.com/products/boards-and-kits/EK-Z7-ZC706-G.htm)) with Vivado 2016.2. Efforts have been made to not only automate the process of generating files for these boards, but to also reduce duplication as well as the size of this repo. Prebuilt images are available in git submodules, and they are only shallowly cloned if requested.