2014-09-11 08:53:33 +08:00
|
|
|
base_dir = $(abspath ..)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
.PHONY: all
|
2014-09-11 14:37:47 +08:00
|
|
|
all: verilog tcl
|
2014-09-11 08:53:33 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
rtl/rocketchip_wrapper.v: $(base_dir)/common/rocketchip_wrapper.v
|
|
|
|
|
cp $(base_dir)/common/rocketchip_wrapper.v rtl/
|
|
|
|
|
|
|
|
|
|
rtl/fifos.v: $(base_dir)/common/fifos.v
|
|
|
|
|
cp $(base_dir)/common/fifos.v rtl/
|
|
|
|
|
|
2014-09-11 14:37:47 +08:00
|
|
|
hw/zynq_rocketchip.tcl: $(base_dir)/common/zynq_rocketchip.tcl
|
|
|
|
|
sed 's/PART_NUMBER_HERE/$(PART)/' $(base_dir)/common/zynq_rocketchip.tcl > hw/zynq_rocketchip.tcl
|
|
|
|
|
|
2014-09-11 08:53:33 +08:00
|
|
|
.PHONY: verilog
|
|
|
|
|
verilog: rtl/rocketchip_wrapper.v rtl/fifos.v
|
2014-09-11 14:37:47 +08:00
|
|
|
|
|
|
|
|
.PHONY: tcl
|
|
|
|
|
tcl: hw/zynq_rocketchip.tcl
|
