2022-02-25 14:11:24 +08:00
|
|
|
## cst-to-llhd
|
2022-02-11 16:53:53 +08:00
|
|
|
```
|
2022-02-26 13:53:11 +08:00
|
|
|
cst-to-llhd: Convert a Verible concrete syntax tree (CST) to an LLHD graph.
|
2022-02-11 16:53:53 +08:00
|
|
|
|
|
|
|
USAGE:
|
|
|
|
cst-to-llhd <input>
|
|
|
|
|
|
|
|
FLAGS:
|
|
|
|
-h, --help Prints help information
|
|
|
|
-V, --version Prints version information
|
|
|
|
|
|
|
|
ARGS:
|
|
|
|
<input> CST file in JSON format
|
|
|
|
```
|
2022-02-25 14:11:24 +08:00
|
|
|
|
2022-03-25 23:35:04 +08:00
|
|
|
## sv-to-llhd
|
2022-02-25 14:11:24 +08:00
|
|
|
```
|
2022-03-25 23:35:04 +08:00
|
|
|
sv-to-llhd: Convert a Verilog file to LLHD.
|
2022-02-25 14:11:24 +08:00
|
|
|
|
|
|
|
USAGE:
|
2022-03-25 23:35:04 +08:00
|
|
|
sv-to-llhd <input>
|
2022-02-25 14:11:24 +08:00
|
|
|
|
|
|
|
FLAGS:
|
|
|
|
-h, --help Prints help information
|
|
|
|
-V, --version Prints version information
|
|
|
|
|
|
|
|
ARGS:
|
2022-03-25 23:35:04 +08:00
|
|
|
<input> the Verilog file to convert
|
2022-02-25 14:11:24 +08:00
|
|
|
|
|
|
|
```
|
|
|
|
|
|
|
|
### Dependencies
|
|
|
|
* [verible-verilog-syntax](https://github.com/chipsalliance/verible/releases) in your PATH
|
|
|
|
* *nix commands `tr` and `sed`
|