trace code
This commit is contained in:
parent
99b9b60bc4
commit
b4f2410e9d
|
@ -1,8 +1,22 @@
|
||||||
|
*.*
|
||||||
|
*
|
||||||
|
!*/
|
||||||
|
!Makefile
|
||||||
|
!*.mk
|
||||||
|
!*.scala
|
||||||
|
!*.[cSh]
|
||||||
|
!*.v
|
||||||
|
!*.cpp
|
||||||
|
!*.cc
|
||||||
|
!.gitignore
|
||||||
|
!.scalafmt.conf
|
||||||
|
!build.sc
|
||||||
|
!README.md
|
||||||
|
build/
|
||||||
|
|
||||||
# mill
|
# mill
|
||||||
out/
|
out/
|
||||||
.bsp/
|
.bsp/
|
||||||
.idea/
|
.idea/
|
||||||
.idea_modules/
|
.idea_modules/
|
||||||
test_run_dir/
|
test_run_dir/
|
||||||
|
|
||||||
build/
|
|
||||||
|
|
7
Makefile
7
Makefile
|
@ -6,6 +6,7 @@ test:
|
||||||
mill -i $(PRJ).test
|
mill -i $(PRJ).test
|
||||||
|
|
||||||
verilog:
|
verilog:
|
||||||
|
$(call git_commit, "generate verilog")
|
||||||
mkdir -p $(BUILD_DIR)
|
mkdir -p $(BUILD_DIR)
|
||||||
mill -i $(PRJ).runMain Elaborate -td $(BUILD_DIR)
|
mill -i $(PRJ).runMain Elaborate -td $(BUILD_DIR)
|
||||||
|
|
||||||
|
@ -22,3 +23,9 @@ clean:
|
||||||
-rm -rf $(BUILD_DIR)
|
-rm -rf $(BUILD_DIR)
|
||||||
|
|
||||||
.PHONY: test verilog help reformat checkformat clean
|
.PHONY: test verilog help reformat checkformat clean
|
||||||
|
|
||||||
|
sim:
|
||||||
|
$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
|
||||||
|
@echo "Write this Makefile by yourself."
|
||||||
|
|
||||||
|
-include ../Makefile
|
||||||
|
|
Loading…
Reference in New Issue