From 270d2b9ea31fd01063912910b126915dfd722163 Mon Sep 17 00:00:00 2001 From: Liu_Weichao Date: Mon, 20 Nov 2023 10:22:08 +0800 Subject: [PATCH 1/4] feat add xishutong-arm32 board for XiZi kernel --- Ubiquitous/XiZi_IIoT/Makefile | 2 +- Ubiquitous/XiZi_IIoT/arch/arm/Makefile | 5 + .../XiZi_IIoT/arch/arm/cortex-m4/Makefile | 4 + .../third_party_driver/sdio/connect_sdio.c | 10 +- .../board/xishutong-arm32/.defconfig | 261 + .../XiZi_IIoT/board/xishutong-arm32/Kconfig | 43 + .../XiZi_IIoT/board/xishutong-arm32/Makefile | 5 + .../XiZi_IIoT/board/xishutong-arm32/README.md | 172 + .../XiZi_IIoT/board/xishutong-arm32/board.c | 253 + .../XiZi_IIoT/board/xishutong-arm32/board.h | 48 + .../XiZi_IIoT/board/xishutong-arm32/config.mk | 18 + .../board/xishutong-arm32/img/HDSC_ISP.png | Bin 0 -> 33370 bytes .../board/xishutong-arm32/img/menuconfig1.png | Bin 0 -> 91030 bytes .../board/xishutong-arm32/img/menuconfig2.png | Bin 0 -> 72888 bytes .../board/xishutong-arm32/img/terminal.png | Bin 0 -> 44432 bytes .../board/xishutong-arm32/include/hc32f4a0.h | 23786 ++++++++++++++++ .../xishutong-arm32/include/system_hc32f4a0.h | 142 + .../XiZi_IIoT/board/xishutong-arm32/link.lds | 242 + .../CMSIS/include/cmsis_compiler.h | 283 + .../CMSIS/include/cmsis_gcc.h | 2177 ++ .../CMSIS/include/cmsis_version.h | 39 + .../CMSIS/include/core_cm4.h | 2129 ++ .../CMSIS/include/mpu_armv7.h | 275 + .../third_party_driver/Kconfig | 32 + .../third_party_driver/Makefile | 19 + .../third_party_driver/common/Makefile | 5 + .../third_party_driver/common/hardware_irq.c | 87 + .../common/hc32_ll_driver/Makefile | 3 + .../common/hc32_ll_driver/inc/hc32_ll.h | 369 + .../common/hc32_ll_driver/inc/hc32_ll_adc.h | 518 + .../common/hc32_ll_driver/inc/hc32_ll_aes.h | 115 + .../common/hc32_ll_driver/inc/hc32_ll_aos.h | 187 + .../common/hc32_ll_driver/inc/hc32_ll_can.h | 717 + .../common/hc32_ll_driver/inc/hc32_ll_clk.h | 779 + .../common/hc32_ll_driver/inc/hc32_ll_cmp.h | 435 + .../common/hc32_ll_driver/inc/hc32_ll_crc.h | 161 + .../common/hc32_ll_driver/inc/hc32_ll_ctc.h | 198 + .../common/hc32_ll_driver/inc/hc32_ll_dac.h | 191 + .../common/hc32_ll_driver/inc/hc32_ll_dcu.h | 297 + .../common/hc32_ll_driver/inc/hc32_ll_def.h | 378 + .../common/hc32_ll_driver/inc/hc32_ll_dma.h | 620 + .../common/hc32_ll_driver/inc/hc32_ll_dmc.h | 416 + .../common/hc32_ll_driver/inc/hc32_ll_dvp.h | 296 + .../common/hc32_ll_driver/inc/hc32_ll_efm.h | 680 + .../common/hc32_ll_driver/inc/hc32_ll_emb.h | 509 + .../common/hc32_ll_driver/inc/hc32_ll_eth.h | 2459 ++ .../hc32_ll_driver/inc/hc32_ll_event_port.h | 233 + .../common/hc32_ll_driver/inc/hc32_ll_fcg.h | 254 + .../common/hc32_ll_driver/inc/hc32_ll_fcm.h | 294 + .../common/hc32_ll_driver/inc/hc32_ll_fmac.h | 203 + .../common/hc32_ll_driver/inc/hc32_ll_gpio.h | 485 + .../common/hc32_ll_driver/inc/hc32_ll_hash.h | 214 + .../common/hc32_ll_driver/inc/hc32_ll_hrpwm.h | 139 + .../common/hc32_ll_driver/inc/hc32_ll_i2c.h | 319 + .../common/hc32_ll_driver/inc/hc32_ll_i2s.h | 347 + .../common/hc32_ll_driver/inc/hc32_ll_icg.h | 465 + .../hc32_ll_driver/inc/hc32_ll_interrupts.h | 591 + .../hc32_ll_driver/inc/hc32_ll_keyscan.h | 239 + .../common/hc32_ll_driver/inc/hc32_ll_mau.h | 120 + .../common/hc32_ll_driver/inc/hc32_ll_mpu.h | 394 + .../common/hc32_ll_driver/inc/hc32_ll_nfc.h | 591 + .../common/hc32_ll_driver/inc/hc32_ll_ots.h | 202 + .../common/hc32_ll_driver/inc/hc32_ll_pwc.h | 693 + .../common/hc32_ll_driver/inc/hc32_ll_qspi.h | 445 + .../common/hc32_ll_driver/inc/hc32_ll_rmu.h | 130 + .../common/hc32_ll_driver/inc/hc32_ll_rtc.h | 459 + .../common/hc32_ll_driver/inc/hc32_ll_sdioc.h | 763 + .../common/hc32_ll_driver/inc/hc32_ll_smc.h | 396 + .../common/hc32_ll_driver/inc/hc32_ll_spi.h | 432 + .../common/hc32_ll_driver/inc/hc32_ll_sram.h | 235 + .../common/hc32_ll_driver/inc/hc32_ll_swdt.h | 226 + .../common/hc32_ll_driver/inc/hc32_ll_tmr0.h | 227 + .../common/hc32_ll_driver/inc/hc32_ll_tmr2.h | 352 + .../common/hc32_ll_driver/inc/hc32_ll_tmr4.h | 801 + .../common/hc32_ll_driver/inc/hc32_ll_tmr6.h | 917 + .../common/hc32_ll_driver/inc/hc32_ll_tmra.h | 556 + .../common/hc32_ll_driver/inc/hc32_ll_trng.h | 130 + .../common/hc32_ll_driver/inc/hc32_ll_usart.h | 540 + .../common/hc32_ll_driver/inc/hc32_ll_usb.h | 671 + .../hc32_ll_driver/inc/hc32_ll_utility.h | 131 + .../common/hc32_ll_driver/inc/hc32_ll_wdt.h | 227 + .../inc/hc32f4a0_ll_interrupts_share.h | 583 + .../common/hc32_ll_driver/inc/hc32f4xx.h | 66 + .../common/hc32_ll_driver/inc/hc32f4xx_conf.h | 210 + .../common/hc32_ll_driver/src/Makefile | 51 + .../common/hc32_ll_driver/src/hc32_ll.c | 170 + .../common/hc32_ll_driver/src/hc32_ll_adc.c | 1174 + .../common/hc32_ll_driver/src/hc32_ll_aes.c | 287 + .../common/hc32_ll_driver/src/hc32_ll_aos.c | 194 + .../common/hc32_ll_driver/src/hc32_ll_can.c | 1497 + .../common/hc32_ll_driver/src/hc32_ll_clk.c | 1776 ++ .../common/hc32_ll_driver/src/hc32_ll_cmp.c | 716 + .../common/hc32_ll_driver/src/hc32_ll_crc.c | 584 + .../common/hc32_ll_driver/src/hc32_ll_ctc.c | 384 + .../common/hc32_ll_driver/src/hc32_ll_dac.c | 529 + .../common/hc32_ll_driver/src/hc32_ll_dcu.c | 605 + .../common/hc32_ll_driver/src/hc32_ll_dma.c | 1196 + .../common/hc32_ll_driver/src/hc32_ll_dmc.c | 565 + .../common/hc32_ll_driver/src/hc32_ll_dvp.c | 426 + .../common/hc32_ll_driver/src/hc32_ll_efm.c | 1450 + .../common/hc32_ll_driver/src/hc32_ll_emb.c | 718 + .../common/hc32_ll_driver/src/hc32_ll_eth.c | 4200 +++ .../hc32_ll_driver/src/hc32_ll_event_port.c | 442 + .../common/hc32_ll_driver/src/hc32_ll_fcg.c | 194 + .../common/hc32_ll_driver/src/hc32_ll_fcm.c | 385 + .../common/hc32_ll_driver/src/hc32_ll_fmac.c | 350 + .../common/hc32_ll_driver/src/hc32_ll_gpio.c | 650 + .../common/hc32_ll_driver/src/hc32_ll_hash.c | 593 + .../common/hc32_ll_driver/src/hc32_ll_hrpwm.c | 381 + .../common/hc32_ll_driver/src/hc32_ll_i2c.c | 1200 + .../common/hc32_ll_driver/src/hc32_ll_i2s.c | 1027 + .../common/hc32_ll_driver/src/hc32_ll_icg.c | 138 + .../hc32_ll_driver/src/hc32_ll_interrupts.c | 1821 ++ .../hc32_ll_driver/src/hc32_ll_keyscan.c | 227 + .../common/hc32_ll_driver/src/hc32_ll_mau.c | 278 + .../common/hc32_ll_driver/src/hc32_ll_mpu.c | 950 + .../common/hc32_ll_driver/src/hc32_ll_nfc.c | 1821 ++ .../common/hc32_ll_driver/src/hc32_ll_ots.c | 405 + .../common/hc32_ll_driver/src/hc32_ll_pwc.c | 1289 + .../common/hc32_ll_driver/src/hc32_ll_qspi.c | 471 + .../common/hc32_ll_driver/src/hc32_ll_rmu.c | 152 + .../common/hc32_ll_driver/src/hc32_ll_rtc.c | 1139 + .../common/hc32_ll_driver/src/hc32_ll_sdioc.c | 2676 ++ .../common/hc32_ll_driver/src/hc32_ll_smc.c | 549 + .../common/hc32_ll_driver/src/hc32_ll_spi.c | 884 + .../common/hc32_ll_driver/src/hc32_ll_sram.c | 307 + .../common/hc32_ll_driver/src/hc32_ll_swdt.c | 256 + .../common/hc32_ll_driver/src/hc32_ll_tmr0.c | 626 + .../common/hc32_ll_driver/src/hc32_ll_tmr2.c | 810 + .../common/hc32_ll_driver/src/hc32_ll_tmr4.c | 2306 ++ .../common/hc32_ll_driver/src/hc32_ll_tmr6.c | 1935 ++ .../common/hc32_ll_driver/src/hc32_ll_tmra.c | 1178 + .../common/hc32_ll_driver/src/hc32_ll_trng.c | 216 + .../common/hc32_ll_driver/src/hc32_ll_usart.c | 2359 ++ .../common/hc32_ll_driver/src/hc32_ll_usb.c | 1362 + .../hc32_ll_driver/src/hc32_ll_utility.c | 396 + .../common/hc32_ll_driver/src/hc32_ll_wdt.c | 256 + .../src/hc32f4a0_ll_interrupts_share.c | 4719 +++ .../common/system_hc32f4a0.c | 241 + .../third_party_driver/ethernet/Kconfig | 3 + .../third_party_driver/ethernet/Makefile | 3 + .../third_party_driver/ethernet/eth_driver.c | 286 + .../third_party_driver/ethernet/eth_netdev.c | 204 + .../third_party_driver/ethernet/ethernetif.c | 553 + .../third_party_driver/ethernet_wiz/Kconfig | 19 + .../third_party_driver/ethernet_wiz/Makefile | 4 + .../third_party_driver/ethernet_wiz/ReadMe.md | 25 + .../ethernet_wiz/connect_w5500.c | 363 + .../ethernet_wiz/imgs/client0.png | Bin 0 -> 80399 bytes .../ethernet_wiz/imgs/client1.png | Bin 0 -> 107737 bytes .../ethernet_wiz/imgs/ping baidu.png | Bin 0 -> 39956 bytes .../ethernet_wiz/imgs/ping w5500.png | Bin 0 -> 52638 bytes .../ethernet_wiz/imgs/server0.png | Bin 0 -> 85897 bytes .../ethernet_wiz/imgs/server1.png | Bin 0 -> 9689 bytes .../third_party_driver/ethernet_wiz/socket.c | 964 + .../ethernet_wiz/spi_interface.c | 46 + .../ethernet_wiz/test/connect_w5500_test.c | 314 + .../ethernet_wiz/test/wiz_iperf.c | 465 + .../ethernet_wiz/test/wiz_ping.c | 259 + .../ethernet_wiz/test/wiz_ping.h | 35 + .../third_party_driver/ethernet_wiz/w5500.c | 262 + .../ethernet_wiz/w5x00_lwip.c | 182 + .../ethernet_wiz/wizchip_conf.c | 862 + .../third_party_driver/gpio/Kconfig | 11 + .../third_party_driver/gpio/Makefile | 3 + .../third_party_driver/gpio/connect_gpio.c | 807 + .../include/connect_ethernet.h | 76 + .../include/connect_ethernet_wiz.h | 43 + .../third_party_driver/include/connect_gpio.h | 191 + .../third_party_driver/include/connect_sdio.h | 42 + .../include/connect_usart.h | 62 + .../include/connect_w5500.h | 41 + .../include/hardware_ethernetif.h | 198 + .../third_party_driver/include/hardware_irq.h | 291 + .../include/hardware_sdio.h | 298 + .../third_party_driver/include/socket.h | 585 + .../third_party_driver/include/w5500.h | 2307 ++ .../third_party_driver/include/wizchip_conf.h | 704 + .../third_party_driver/sdio/Kconfig | 24 + .../third_party_driver/sdio/Makefile | 3 + .../third_party_driver/sdio/connect_sdio.c | 351 + .../third_party_driver/sdio/hardware_sdio.c | 1782 ++ .../third_party_driver/usart/Kconfig | 44 + .../third_party_driver/usart/Makefile | 3 + .../third_party_driver/usart/connect_usart.c | 649 + .../third_party_driver/usb/Kconfig | 25 + .../third_party_driver/usb/Makefile | 5 + .../third_party_driver/usb/connect_usb.c | 235 + .../usb/hc32_usb_driver/Makefile | 5 + .../usb/hc32_usb_driver/usb_app_conf.h | 104 + .../usb/hc32_usb_driver/usb_bsp.c | 147 + .../usb/hc32_usb_driver/usb_bsp.h | 104 + .../usb/hc32_usb_driver/usb_host_lib/Makefile | 3 + .../usb_host_lib/host_class/Makefile | 3 + .../usb_host_lib/host_class/msc/Makefile | 3 + .../host_class/msc/usb_host_msc_bot.c | 449 + .../host_class/msc/usb_host_msc_bot.h | 162 + .../host_class/msc/usb_host_msc_class.c | 395 + .../host_class/msc/usb_host_msc_class.h | 113 + .../host_class/msc/usb_host_msc_fatfs.c | 241 + .../host_class/msc/usb_host_msc_scsi.c | 528 + .../host_class/msc/usb_host_msc_scsi.h | 136 + .../usb_host_lib/host_core/Makefile | 3 + .../usb_host_lib/host_core/usb_host_cfgch.c | 202 + .../usb_host_lib/host_core/usb_host_cfgch.h | 103 + .../usb_host_lib/host_core/usb_host_core.c | 537 + .../usb_host_lib/host_core/usb_host_core.h | 95 + .../host_core/usb_host_ctrltrans.c | 320 + .../host_core/usb_host_ctrltrans.h | 86 + .../usb_host_lib/host_core/usb_host_def.h | 430 + .../usb_host_lib/host_core/usb_host_driver.c | 231 + .../usb_host_lib/host_core/usb_host_driver.h | 90 + .../usb_host_lib/host_core/usb_host_int.c | 575 + .../usb_host_lib/host_core/usb_host_int.h | 128 + .../usb_host_lib/host_core/usb_host_stdreq.c | 482 + .../usb_host_lib/host_core/usb_host_stdreq.h | 107 + .../hc32_usb_driver/usb_host_lib/usb_lib.h | 199 + .../usb/hc32_usb_driver/usb_host_user.c | 340 + .../usb/hc32_usb_driver/usb_host_user.h | 109 + Ubiquitous/XiZi_IIoT/link.mk | 1 + Ubiquitous/XiZi_IIoT/path_app.mk | 3 + Ubiquitous/XiZi_IIoT/path_kernel.mk | 33 + 222 files changed, 125247 insertions(+), 5 deletions(-) create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/.defconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/README.md create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/config.mk create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/HDSC_ISP.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/menuconfig1.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/menuconfig2.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/terminal.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/include/hc32f4a0.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/include/system_hc32f4a0.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/link.lds create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_compiler.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_gcc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_version.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/core_cm4.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/mpu_armv7.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hardware_irq.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_adc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aes.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aos.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_can.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_clk.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_cmp.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_crc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ctc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dac.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dcu.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_def.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dma.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dmc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dvp.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_efm.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_emb.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_eth.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_event_port.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcg.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcm.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fmac.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_gpio.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hash.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hrpwm.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2c.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2s.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_icg.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_interrupts.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_keyscan.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mau.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mpu.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_nfc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ots.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_pwc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_qspi.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rmu.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rtc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sdioc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_smc.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_spi.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sram.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_swdt.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr0.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr2.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr4.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr6.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmra.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_trng.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usart.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usb.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_utility.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_wdt.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4a0_ll_interrupts_share.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx_conf.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_adc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aes.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aos.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_can.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_clk.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_cmp.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_crc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ctc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dac.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dcu.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dma.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dmc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dvp.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_efm.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_emb.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_eth.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_event_port.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcg.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcm.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fmac.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_gpio.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hash.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hrpwm.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2c.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2s.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_icg.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_interrupts.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_keyscan.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mau.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mpu.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_nfc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ots.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_pwc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_qspi.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rmu.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rtc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sdioc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_smc.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_spi.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sram.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_swdt.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr0.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr2.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr4.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr6.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmra.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_trng.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usart.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usb.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_utility.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_wdt.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32f4a0_ll_interrupts_share.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/system_hc32f4a0.c create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Kconfig create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_driver.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_netdev.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/ethernetif.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/ReadMe.md create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/connect_w5500.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client0.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client1.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/ping baidu.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/ping w5500.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server0.png create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server1.png create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/socket.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/spi_interface.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/connect_w5500_test.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_iperf.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_ping.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_ping.h create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/w5500.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/w5x00_lwip.c create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/wizchip_conf.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/gpio/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/gpio/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/gpio/connect_gpio.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_ethernet.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_ethernet_wiz.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_gpio.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_sdio.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_usart.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/connect_w5500.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/hardware_ethernetif.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/hardware_irq.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/hardware_sdio.h create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/socket.h create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/w5500.h create mode 100755 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/wizchip_conf.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/connect_sdio.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/hardware_sdio.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/connect_usb.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_app_conf.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_fatfs.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_def.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/usb_lib.h create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.h diff --git a/Ubiquitous/XiZi_IIoT/Makefile b/Ubiquitous/XiZi_IIoT/Makefile index 12e231ff..de3ea3e8 100755 --- a/Ubiquitous/XiZi_IIoT/Makefile +++ b/Ubiquitous/XiZi_IIoT/Makefile @@ -6,7 +6,7 @@ MAKEFLAGS += --no-print-directory riscv_support := kd233 maix-go hifive1-rev-B gapuino gd32vf103-rvstar rv32m1-vega aiit-riscv64-board xidatong-riscv64 edu-riscv64 ch32v307vct6 -arm_support += stm32f407-st-discovery stm32f407zgt6 stm32f103-nano nuvoton-m2354 ok1052-c imxrt1176-sbc aiit-arm32-board xidatong-arm32 xiwangtong-arm32 edu-arm32 +arm_support += stm32f407-st-discovery stm32f407zgt6 stm32f103-nano nuvoton-m2354 ok1052-c imxrt1176-sbc aiit-arm32-board xidatong-arm32 xiwangtong-arm32 edu-arm32 xishutong-arm32 emulator_support += hifive1-emulator k210-emulator cortex-m0-emulator cortex-m3-emulator cortex-m4-emulator cortex-m7-emulator support := $(riscv_support) $(arm_support) $(emulator_support) diff --git a/Ubiquitous/XiZi_IIoT/arch/arm/Makefile b/Ubiquitous/XiZi_IIoT/arch/arm/Makefile index 260c964c..844ed6b9 100644 --- a/Ubiquitous/XiZi_IIoT/arch/arm/Makefile +++ b/Ubiquitous/XiZi_IIoT/arch/arm/Makefile @@ -30,6 +30,11 @@ SRC_DIR := shared SRC_DIR += cortex-m4 endif +ifeq ($(CONFIG_BOARD_XISHUTONG_ARM32),y) +SRC_DIR := shared +SRC_DIR += cortex-m4 +endif + ifeq ($(CONFIG_BOARD_CORTEX_M7_EVB),y) SRC_DIR := shared SRC_DIR += cortex-m7 diff --git a/Ubiquitous/XiZi_IIoT/arch/arm/cortex-m4/Makefile b/Ubiquitous/XiZi_IIoT/arch/arm/cortex-m4/Makefile index 12d56582..de858a0f 100644 --- a/Ubiquitous/XiZi_IIoT/arch/arm/cortex-m4/Makefile +++ b/Ubiquitous/XiZi_IIoT/arch/arm/cortex-m4/Makefile @@ -18,4 +18,8 @@ ifeq ($(CONFIG_BOARD_EDU_ARM32_EVB),y) SRC_DIR += hc32f4a0 endif +ifeq ($(CONFIG_BOARD_XISHUTONG_ARM32),y) +SRC_DIR += hc32f4a0 +endif + include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/edu-arm32/third_party_driver/sdio/connect_sdio.c b/Ubiquitous/XiZi_IIoT/board/edu-arm32/third_party_driver/sdio/connect_sdio.c index 34af874f..b77ed8f5 100644 --- a/Ubiquitous/XiZi_IIoT/board/edu-arm32/third_party_driver/sdio/connect_sdio.c +++ b/Ubiquitous/XiZi_IIoT/board/edu-arm32/third_party_driver/sdio/connect_sdio.c @@ -229,11 +229,13 @@ static void SdCardAttach(void) KPrintf("\r\nCard inserted.\r\n"); + int err_code = LL_OK; + /* Reset and init SDIOC */ - if (LL_OK != SDIOC_SWReset(sd_handle->SDIOCx, SDIOC_SW_RST_ALL)) { - KPrintf("Reset SDIOC failed!\r\n"); - } else if (LL_OK != SD_Init(sd_handle)) { - KPrintf("SD card initialize failed!\r\n"); + if (LL_OK != (err_code = SDIOC_SWReset(sd_handle->SDIOCx, SDIOC_SW_RST_ALL))) { + KPrintf("Reset SDIOC failed! error code: %d\r\n", err_code); + } else if (LL_OK != (err_code = SD_Init(sd_handle))) { + KPrintf("SD card initialize failed!, error code: %d\r\n", err_code); } else { KPrintf("SD card init done!\r\n"); } diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/.defconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/.defconfig new file mode 100644 index 00000000..c49acf57 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/.defconfig @@ -0,0 +1,261 @@ +# +# Automatically generated file; DO NOT EDIT. +# XiZi_IIoT Project Configuration +# +CONFIG_BOARD_EDU_ARM32_EVB=y +CONFIG_ARCH_ARM=y + +# +# hc32f4a0 feature +# +CONFIG_BSP_USING_UART=y +CONFIG_BSP_USING_UART3=y +CONFIG_SERIAL_BUS_NAME_3="usart3" +CONFIG_SERIAL_DRV_NAME_3="usart3_drv" +CONFIG_SERIAL_3_DEVICE_NAME_0="usart3_dev3" +CONFIG_BSP_USING_UART6=y +CONFIG_SERIAL_BUS_NAME_6="usart6" +CONFIG_SERIAL_DRV_NAME_6="usart6_drv" +CONFIG_SERIAL_6_DEVICE_NAME_0="usart6_dev6" + +# +# config default board resources +# + +# +# config board app name +# +CONFIG_BOARD_APP_NAME="/XiUOS_edu_arm32_app.bin" + +# +# Hardware feature +# +CONFIG_RESOURCES_SERIAL=y +CONFIG_SERIAL_USING_DMA=y +CONFIG_SERIAL_RB_BUFSZ=128 + +# +# Kernel feature +# + +# +# separate compile(choose none for compile once) +# +# CONFIG_SEPARATE_COMPILE is not set +# CONFIG_COMPILER_APP is not set +# CONFIG_APP_STARTUP_FROM_SDCARD is not set +CONFIG_APP_STARTUP_FROM_FLASH=y +# CONFIG_COMPILER_KERNEL is not set + +# +# Memory Management +# +# CONFIG_KERNEL_MEMBLOCK is not set +CONFIG_MEM_ALIGN_SIZE=8 +# CONFIG_MEM_EXTERN_SRAM is not set +CONFIG_MM_PAGE_SIZE=4096 + +# +# Using small memory allocator +# +CONFIG_KERNEL_SMALL_MEM_ALLOC=y +CONFIG_SMALL_NUMBER_32B=64 +CONFIG_SMALL_NUMBER_64B=32 + +# +# Task feature +# +CONFIG_USER_APPLICATION=y +# CONFIG_TASK_ISOLATION is not set + +# +# Inter-Task communication +# +CONFIG_KERNEL_SEMAPHORE=y +CONFIG_KERNEL_MUTEX=y +CONFIG_KERNEL_EVENT=y +CONFIG_KERNEL_MESSAGEQUEUE=y +CONFIG_KERNEL_SOFTTIMER=y +CONFIG_SCHED_POLICY_RR_REMAINSLICE=y +# CONFIG_SCHED_POLICY_RR is not set +# CONFIG_SCHED_POLICY_FIFO is not set +# CONFIG_KTASK_PRIORITY_8 is not set +CONFIG_KTASK_PRIORITY_32=y +# CONFIG_KTASK_PRIORITY_256 is not set +CONFIG_KTASK_PRIORITY_MAX=32 +CONFIG_TICK_PER_SECOND=1000 +CONFIG_KERNEL_STACK_OVERFLOW_CHECK=y +CONFIG_IDLE_KTASK_STACKSIZE=1024 +CONFIG_ZOMBIE_KTASK_STACKSIZE=2048 + +# +# Kernel Console +# +CONFIG_KERNEL_CONSOLE=y +CONFIG_KERNEL_BANNER=y +CONFIG_KERNEL_CONSOLEBUF_SIZE=128 + +# +# Kernel Hook +# +# CONFIG_KERNEL_HOOK is not set + +# +# Command shell +# +CONFIG_TOOL_SHELL=y +CONFIG_SHELL_ENTER_CR=y +CONFIG_SHELL_ENTER_LF=y +CONFIG_SHELL_ENTER_CR_AND_LF=y +# CONFIG_SHELL_ENTER_CRLF is not set + +# +# Set shell user control +# +CONFIG_SHELL_DEFAULT_USER="letter" +CONFIG_SHELL_DEFAULT_USER_PASSWORD="" +CONFIG_SHELL_LOCK_TIMEOUT=10000 + +# +# Set shell config param +# +CONFIG_SHELL_TASK_STACK_SIZE=4096 +CONFIG_SHELL_TASK_PRIORITY=20 +CONFIG_SHELL_MAX_NUMBER=5 +CONFIG_SHELL_PARAMETER_MAX_NUMBER=8 +CONFIG_SHELL_HISTORY_MAX_NUMBER=5 +CONFIG_SHELL_PRINT_BUFFER=128 +CONFIG_SHELL_HELP_SHOW_PERMISSION=y +# CONFIG_SHELL_HELP_LIST_USER is not set +CONFIG_SHELL_HELP_LIST_VAR=y +# CONFIG_SHELL_HELP_LIST_KEY is not set + +# +# Kernel data structure Manage +# +CONFIG_KERNEL_QUEUEMANAGE=y +CONFIG_KERNEL_WORKQUEUE=y +CONFIG_WORKQUEUE_KTASK_STACKSIZE=2048 +CONFIG_WORKQUEUE_KTASK_PRIORITY=23 +CONFIG_QUEUE_MAX=16 +CONFIG_KERNEL_WAITQUEUE=y +CONFIG_KERNEL_DATAQUEUE=y +# CONFIG_KERNEL_CIRCULAR_AREA is not set +# CONFIG_KERNEL_AVL_TREE is not set + +# +# Kernel components init +# +CONFIG_KERNEL_COMPONENTS_INIT=y +CONFIG_ENV_INIT_KTASK_STACK_SIZE=2048 +CONFIG_KERNEL_USER_MAIN=y +CONFIG_NAME_NUM_MAX=32 +# CONFIG_KERNEL_DEBUG is not set +# CONFIG_ARCH_SMP is not set + +# +# hash table config +# +CONFIG_ID_HTABLE_SIZE=16 +CONFIG_ID_NUM_MAX=128 +# CONFIG_KERNEL_TEST is not set + +# +# Lib +# +CONFIG_LIB=y +CONFIG_LIB_POSIX=y +CONFIG_LIB_NEWLIB=y +# CONFIG_LIB_MUSLLIB is not set + +# +# C++ features +# +# CONFIG_LIB_CPLUSPLUS is not set + +# +# File system +# +CONFIG_FS_VFS=y +CONFIG_VFS_USING_WORKDIR=y +CONFIG_FS_VFS_DEVFS=y +CONFIG_FS_VFS_FATFS=y +# CONFIG_FS_CH376 is not set +# CONFIG_FS_LWEXT4 is not set + +# +# APP_Framework +# + +# +# Framework +# +CONFIG_TRANSFORM_LAYER_ATTRIUBUTE=y +CONFIG_ADD_XIZI_FEATURES=y +# CONFIG_ADD_NUTTX_FEATURES is not set +# CONFIG_ADD_RTTHREAD_FEATURES is not set +# CONFIG_SUPPORT_SENSOR_FRAMEWORK is not set +# CONFIG_SUPPORT_CONNECTION_FRAMEWORK is not set +# CONFIG_SUPPORT_KNOWING_FRAMEWORK is not set +# CONFIG_SUPPORT_CONTROL_FRAMEWORK is not set + +# +# Security +# +# CONFIG_CRYPTO is not set + +# +# Applications +# + +# +# config stack size and priority of main task +# +CONFIG_MAIN_KTASK_STACK_SIZE=1024 +CONFIG_MAIN_KTASK_PRIORITY=16 + +# +# ota app +# +# CONFIG_APPLICATION_OTA is not set + +# +# test app +# +# CONFIG_USER_TEST is not set + +# +# connection app +# +# CONFIG_APPLICATION_CONNECTION is not set + +# +# control app +# + +# +# knowing app +# +# CONFIG_APPLICATION_KNOWING is not set + +# +# sensor app +# +# CONFIG_APPLICATION_SENSOR is not set +# CONFIG_USING_EMBEDDED_DATABASE_APP is not set +# CONFIG_APP_USING_WEBNET is not set + +# +# lib +# +CONFIG_APP_SELECT_NEWLIB=y +# CONFIG_APP_SELECT_OTHER_LIB is not set +# CONFIG_LIB_USING_CJSON is not set +# CONFIG_LIB_USING_QUEUE is not set +# CONFIG_LIB_LV is not set + +# +# LVGL configuration +# +# CONFIG_LV_CONF_MINIMAL is not set +# CONFIG_USING_EMBEDDED_DATABASE is not set diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Kconfig new file mode 100644 index 00000000..24718ef4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Kconfig @@ -0,0 +1,43 @@ +mainmenu "XiZi_IIoT Project Configuration" + +config BSP_DIR + string + option env="BSP_ROOT" + default "." + +config KERNEL_DIR + string + option env="KERNEL_ROOT" + default "../.." + +config BOARD_XISHUTONG_ARM32 + bool + select ARCH_ARM + default y + +source "$KERNEL_DIR/arch/Kconfig" + +menu "xishutong-arm32 feature" + source "$BSP_DIR/third_party_driver/Kconfig" + + menu "config default board resources" + menu "config board app name" + config BOARD_APP_NAME + string "config board app name" + default "/XiUOS_xishutong_arm32_app.bin" + endmenu + endmenu + + config MOUNT_SDCARD + bool + default n + config MOUNT_USB + bool + default n +endmenu + +menu "Hardware feature" +source "$KERNEL_DIR/resources/Kconfig" +endmenu + +source "$KERNEL_DIR/Kconfig" diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Makefile new file mode 100644 index 00000000..618b0deb --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/Makefile @@ -0,0 +1,5 @@ +SRC_FILES := board.c + +SRC_DIR := third_party_driver + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/README.md b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/README.md new file mode 100644 index 00000000..d7b7faf7 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/README.md @@ -0,0 +1,172 @@ +# 从零开始构建矽璓工业物联操作系统：使用ARM架构的xishutong-arm32开发板 + +[XiUOS](http://xuos.io/) (X Industrial Ubiquitous Operating System) 矽璓工业物联操作系统是一款面向工业物联场景的泛在操作系统，来自泛在操作系统研究计划。所谓泛在操作系统(UOS: Ubiquitous Operating Systems)，是支持互联网时代人机物融合泛在计算应用模式的新型操作系统，是传统操作系统概念的泛化与延伸。在泛在操作系统技术体系中，不同的泛在计算设备和泛在应用场景需要符合各自特性的不同UOS，XiUOS即是面向工业物联场景的一种UOS，主要由一个极简的微型实时操作系统(RTOS)内核和其上的智能工业物联框架构成，支持工业物联网(IIoT: Industrial Internet of Things)应用。 + +## 开发环境搭建 + +### 推荐使用： + +**操作系统：** ubuntu18.04 [https://ubuntu.com/download/desktop](https://ubuntu.com/download/desktop) + +更新`ubuntu 18.04`源的方法:（根据自身情况而定，可以不更改） + +第一步:打开sources.list文件 + +```c +sudo vim /etc/apt/sources.list +``` + +第二步:将以下内容复制到sources.list文件 + +```c +deb http://mirrors.aliyun.com/ubuntu/ bionic main restricted universe multiverse +deb http://mirrors.aliyun.com/ubuntu/ bionic-security main restricted universe multiverse +deb http://mirrors.aliyun.com/ubuntu/ bionic-updates main restricted universe multiverse +deb http://mirrors.aliyun.com/ubuntu/ bionic-proposed main restricted universe multiverse +deb http://mirrors.aliyun.com/ubuntu/ bionic-backports main restricted universe multiverse +deb-src http://mirrors.aliyun.com/ubuntu/ bionic main restricted universe multiverse +deb-src http://mirrors.aliyun.com/ubuntu/ bionic-security main restricted universe multiverse +deb-src http://mirrors.aliyun.com/ubuntu/ bionic-updates main restricted universe multiverse +deb-src http://mirrors.aliyun.com/ubuntu/ bionic-proposed main restricted universe multiverse +deb-src http://mirrors.aliyun.com/ubuntu/ bionic-backports main restricted universe multiverse +``` + +第三步:更新源和系统软件 + +```c +sudo apt-get update +sudo apt-get upgrade +``` + +**开发工具推荐使用 VSCode ，VScode下载地址为：** VSCode [https://code.visualstudio.com/](https://code.visualstudio.com/)，推荐下载地址为 [http://vscode.cdn.azure.cn/stable/3c4e3df9e89829dce27b7b5c24508306b151f30d/code_1.55.2-1618307277_amd64.deb](http://vscode.cdn.azure.cn/stable/3c4e3df9e89829dce27b7b5c24508306b151f30d/code_1.55.2-1618307277_amd64.deb) + +### 依赖包安装： + +``` +$ sudo apt install build-essential pkg-config git +$ sudo apt install gcc make libncurses5-dev openssl libssl-dev bison flex libelf-dev autoconf libtool gperf libc6-dev +``` + +**XiUOS操作系统源码下载：** XiUOS [https://www.gitlink.org.cn/xuos/xiuos](https://www.gitlink.org.cn/xuos/xiuos) + +新建一个空文件夹并进入文件夹中，并下载源码，具体命令如下： + +```c +mkdir test && cd test +git clone https://gitlink.org.cn/xuos/xiuos.git +``` + +1、打开XiUOS源码文件包可以看到以下目录： +| 名称 | 说明 | +| -- | -- | +| APP_Framework | 应用代码 | +| Ubiquitous | 板级支持包,支持NuttX、RT-Thread和XiZi内核 | + +2、打开XiZi内核源码文件包可以看到以下目录： +| 名称 | 说明 | +| -- | -- | +| arch | 架构代码 | +| board | 板级支持包 | +| fs | 文件系统 | +| kernel | 内核源码 | +| lib | 第三方库源码 | +| resources | 驱动文件 | +| tool | 系统工具 | + +使用VScode打开代码，具体操作步骤为：在源码文件夹下打开系统终端，输入`code .`即可打开VScode开发环境 + +### 裁减配置工具的下载 + +裁减配置工具： + +**工具地址：** kconfig-frontends [https://www.gitlink.org.cn/xuos/kconfig-frontends](https://www.gitlink.org.cn/xuos/kconfig-frontends)，下载与安装的具体命令如下： + +```c +mkdir kfrontends && cd kfrontends +git clone https://gitlink.org.cn/xuos/kconfig-frontends.git +``` + +下载源码后按以下步骤执行软件安装： + +```c +cd kconfig-frontends +./xs_build.sh +``` + +### 编译工具链： + +ARM： arm-none-eabi(`gcc version 6.3.1`)，默认安装到Ubuntu的/usr/bin/arm-none-eabi-，使用如下命令行下载和安装。 + +```shell +$ sudo apt install gcc-arm-none-eabi +``` + +# 在xishutong-arm32上创建第一个应用 --helloworld + +## 1. 简介 + +| 硬件 | 描述 | +| -- | -- | +|芯片型号| HC32F4A0SITB| +|CPU|arm cortex-m4| +|主频| 240MHz | +|片内SRAM| 512KB | +|片上FLASH| 2MB | +| 外设 | -- | +| | ADC、PGA、DAC、CMP、PWM、USB、GPIO、UART、SPI、SDIO、RTC、CAN、DMA、MAC、I2C、WDT、Timer等 | + +XiUOS板级驱动当前支持使用UART。 + +## 2. 编译说明 + +### 编辑环境：`Ubuntu18.04` + +### 编译工具链：`arm-none-eabi-gcc` +使用`VScode`打开工程的方法有多种，本文介绍一种快捷键，在项目目录下将`code .`输入linux系统命令终端即可打开目标项目 + +修改`APP_Framework/Applications`文件夹下`main.c` +在输出函数中写入 `Hello, world!!! \n`完成代码编辑。 + +编译步骤： + +1.在VScode命令终端中执行以下命令，生成配置文件 + +```c +cd ./Ubiquitous/XiZi +make BOARD=xishutong-arm32 distclean +make BOARD=xishutong-arm32 menuconfig +``` + +2.在menuconfig界面配置需要关闭和开启的功能，按回车键进入下级菜单，按Y键选中需要开启的功能，按N键选中需要关闭的功能，配置结束后保存并退出（本例旨在演示简单的输出例程，所以没有需要配置的选项，双击快捷键ESC退出配置） + +![menuconfig1](img/menuconfig1.png) + +退出时选择`yes`保存上面所配置的内容，如下图所示： + +![menuconfig2](img/menuconfig2.png) + +3.继续执行以下命令，进行编译 + +```c +make BOARD=xishutong-arm32 +``` + +4.如果编译正确无误，会产生XiZi-xishutong-arm32.elf、XiZi-xishutong-arm32.bin文件。其中XiZi-xishutong-arm32.bin需要烧写到设备中进行运行。 + +## 3. 烧写及执行 + +### 3.1 烧写 +将BOARD=xishutong-arm32开发板通过TYPE-C接口转接到PC，然后使用华大官方HDSC ISP工具进行烧写bin文件。 + +1、烧写工具：HDSC ISP，可参考[https://www.hdsc.com.cn/Category83-1496](https://www.hdsc.com.cn/Category83-1496) + +2、烧录bin文件前，需要将开发板boot引脚拉高，上电后再按下reset按键，方可进入BOOT MODE。 + +3、打开HDSC ISP工具后，选择芯片类型、通信波特率、bin文件路径和对应串口，如step1中所示。之后勾选擦除、空白检测、编程选项，点击执行，如step2中所示。若烧写无误，则如step3提示验证成功，代表烧录文件完成。 +![HDSC_ISP](img/HDSC_ISP.png) + +### 3.2 运行结果 + +如果编译 & 烧写无误，将会在串口终端上看到信息打印输出，(终端TYPE-C串口引脚为UART3)。 + +![terminal](img/terminal.png) diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.c new file mode 100644 index 00000000..01e9685d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.c @@ -0,0 +1,253 @@ +/* + * Copyright (c) 2020 AIIT XUOS Lab + * XiUOS is licensed under Mulan PSL v2. + * You can use this software according to the terms and conditions of the Mulan PSL v2. + * You may obtain a copy of Mulan PSL v2 at: + * http://license.coscl.org.cn/MulanPSL2 + * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, + * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, + * MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. + * See the Mulan PSL v2 for more details. + */ + +/** + * @file board.c + * @brief support xishutong-arm32-board init configure and start-up + * @version 2.0 + * @author AIIT XUOS Lab + * @date 2022-09-08 + */ + +/************************************************* +File name: board.c +Description: support xishutong-arm32-board init configure and driver/task/... init +Others: +History: +1. Date: 2022-09-08 +Author: AIIT XUOS Lab +Modification: +1. support xishutong-arm32-board InitBoardHardware +*************************************************/ + +#include +#include +#include +#include + +#ifdef BSP_USING_GPIO +#include +#endif + +#ifdef BSP_USING_ADC +#include +#endif + +#ifdef BSP_USING_DAC +#include +#endif + +#ifdef BSP_USING_SDIO +#include +#endif + +#ifdef BSP_USING_SPI +#include +#endif + +#ifdef BSP_USING_I2C +#include +#endif + +#ifdef BSP_USING_USB +#include +#endif + +#ifdef BSP_USING_RTC +#include +#endif + +#ifdef BSP_USING_WDT +#include +#endif + +#ifdef BSP_USING_TIMER +#include +#endif + +#ifdef BSP_USING_CAN +#include +#endif + +#ifdef BSP_USING_LWIP +#include +#endif + +extern void entry(void); +extern int HwUsartInit(); + +/* Peripheral register WE/WP selection */ +#define LL_PERIPH_SEL (LL_PERIPH_GPIO | LL_PERIPH_FCG | LL_PERIPH_PWC_CLK_RMU | LL_PERIPH_EFM | LL_PERIPH_SRAM) + +void SystemClockConfig(void) +{ + stc_clock_xtal_init_t stcXtalInit; + stc_clock_pll_init_t stcPLLHInit; + + CLK_SetClockDiv(CLK_BUS_CLK_ALL, + (CLK_PCLK0_DIV1 | CLK_PCLK1_DIV2 | CLK_PCLK2_DIV4 | CLK_PCLK3_DIV4 | CLK_PCLK4_DIV2 | CLK_EXCLK_DIV2 | CLK_HCLK_DIV1)); + (void)CLK_XtalStructInit(&stcXtalInit); + /* Config Xtal and enable Xtal */ + stcXtalInit.u8Mode = CLK_XTAL_MD_OSC; + stcXtalInit.u8Drv = CLK_XTAL_DRV_ULOW; + stcXtalInit.u8State = CLK_XTAL_ON; + stcXtalInit.u8StableTime = CLK_XTAL_STB_2MS; + (void)CLK_XtalInit(&stcXtalInit); + + (void)CLK_PLLStructInit(&stcPLLHInit); + + stcPLLHInit.u8PLLState = CLK_PLL_ON; + stcPLLHInit.PLLCFGR = 0UL; + stcPLLHInit.PLLCFGR_f.PLLM = 1UL - 1UL; + +#ifdef BSP_USING_USB + /* VCO = (8/1)*120 = 960MHz*/ + stcPLLHInit.PLLCFGR_f.PLLN = 120UL - 1UL; +#else + /* VCO = (8/1)*100 = 800MHz*/ + stcPLLHInit.PLLCFGR_f.PLLN = 100UL - 1UL; +#endif + stcPLLHInit.PLLCFGR_f.PLLP = 4UL - 1UL; + stcPLLHInit.PLLCFGR_f.PLLQ = 4UL - 1UL; + stcPLLHInit.PLLCFGR_f.PLLR = 4UL - 1UL; + stcPLLHInit.PLLCFGR_f.PLLSRC = CLK_PLL_SRC_XTAL; + (void)CLK_PLLInit(&stcPLLHInit); + +#ifdef BSP_USING_USB + /* Highspeed SRAM set to 0 Read/Write wait cycle */ + SRAM_SetWaitCycle(SRAM_SRAMH, SRAM_WAIT_CYCLE0, SRAM_WAIT_CYCLE0); + /* SRAM1_2_3_4_backup set to 1 Read/Write wait cycle */ + SRAM_SetWaitCycle((SRAM_SRAM123 | SRAM_SRAM4 | SRAM_SRAMB), SRAM_WAIT_CYCLE1, SRAM_WAIT_CYCLE1); +#else + /* Highspeed SRAM set to 1 Read/Write wait cycle */ + SRAM_SetWaitCycle(SRAM_SRAMH, SRAM_WAIT_CYCLE1, SRAM_WAIT_CYCLE1); + /* SRAM1_2_3_4_backup set to 2 Read/Write wait cycle */ + SRAM_SetWaitCycle((SRAM_SRAM123 | SRAM_SRAM4 | SRAM_SRAMB), SRAM_WAIT_CYCLE2, SRAM_WAIT_CYCLE2); +#endif + /* 0-wait @ 40MHz */ + EFM_SetWaitCycle(EFM_WAIT_CYCLE5); + /* 4 cycles for 200 ~ 250MHz */ + GPIO_SetReadWaitCycle(GPIO_RD_WAIT4); + CLK_SetSysClockSrc(CLK_SYSCLK_SRC_PLL); +} + +void PeripheralClockConfig(void) +{ +#if defined(BSP_USING_CAN1) + CLK_SetCANClockSrc(CLK_CAN1, CLK_CANCLK_SYSCLK_DIV6); +#endif +#if defined(BSP_USING_CAN2) + CLK_SetCANClockSrc(CLK_CAN2, CLK_CANCLK_SYSCLK_DIV6); +#endif + +#if defined(BSP_USING_ADC) + CLK_SetPeriClockSrc(CLK_PERIPHCLK_PCLK); +#endif +} + +void SysTickConfiguration(void) +{ + stc_clock_freq_t stcClkFreq; + uint32_t cnts; + + CLK_GetClockFreq(&stcClkFreq); + + cnts = (uint32_t)stcClkFreq.u32HclkFreq / TICK_PER_SECOND; + + SysTick_Config(cnts); +} + +void SysTick_Handler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + TickAndTaskTimesliceUpdate(); + + ENABLE_INTERRUPT(lock); +} + +struct InitSequenceDesc _board_init[] = { +#ifdef BSP_USING_GPIO + { "hw_pin", HwGpioInit }, +#endif +#ifdef BSP_USING_SDIO + { "sdio", HwSdioInit }, +#endif +#ifdef BSP_USING_SPI + { "spi", HwSpiInit }, +#endif +#ifdef BSP_USING_I2C + { "i2c", HwI2cInit }, +#endif +#ifdef BSP_USING_ADC + { "hw adc init", HwAdcInit }, +#endif +#ifdef BSP_USING_DAC + { "hw dac init", HwDacInit }, +#endif +#ifdef BSP_USING_USB + { "usb", HwUsbHostInit }, +#endif +#ifdef BSP_USING_RTC + { "rtc", HwRtcInit }, +#endif +#ifdef BSP_USING_WDT + { "wdt", HwWdtInit }, +#endif +#ifdef BSP_USING_TIMER + { "tmr", HwTimerInit }, +#endif +#ifdef BSP_USING_CAN + { "can", HwCanInit }, +#endif +#ifdef BSP_USING_LWIP + { "wiz", HwWiznetInit }, +#endif + { " NONE ", NONE }, +}; + +void InitBoardHardware() +{ + int i = 0; + int ret = 0; + + /* MCU Peripheral registers write unprotected */ + LL_PERIPH_WE(LL_PERIPH_SEL); + + SystemClockConfig(); + + PeripheralClockConfig(); + + SysTickConfiguration(); + +#ifdef BSP_USING_UART + HwUsartInit(); +#endif + + InitBoardMemory((void*)MEMORY_START_ADDRESS, (void*)MEMORY_END_ADDRESS); + +#ifdef KERNEL_CONSOLE + InstallConsole(KERNEL_CONSOLE_BUS_NAME, KERNEL_CONSOLE_DRV_NAME, KERNEL_CONSOLE_DEVICE_NAME); + + KPrintf("\nconsole init completed.\n"); + KPrintf("board initialization......\n"); +#endif + + for (i = 0; _board_init[i].fn != NONE; i++) { + ret = _board_init[i].fn(); + KPrintf("initialize %s %s\n", _board_init[i].fn_name, ret == 0 ? "success" : "failed"); + } + + KPrintf("board init done.\n"); + KPrintf("start kernel...\n"); +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.h new file mode 100644 index 00000000..da613307 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/board.h @@ -0,0 +1,48 @@ +/* +* Copyright (c) 2020 AIIT XUOS Lab +* XiUOS is licensed under Mulan PSL v2. +* You can use this software according to the terms and conditions of the Mulan PSL v2. +* You may obtain a copy of Mulan PSL v2 at: +* http://license.coscl.org.cn/MulanPSL2 +* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, +* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, +* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. +* See the Mulan PSL v2 for more details. +*/ + +/** +* @file board.h +* @brief define xishutong-arm32-board init configure and start-up function +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-09-08 +*/ + +/************************************************* +File name: board.h +Description: define xishutong-arm32-board board init function and struct +Others: +History: +1. Date: 2021-04-25 +Author: AIIT XUOS Lab +Modification: +1. define xishutong-arm32-board InitBoardHardware +2. define xishutong-arm32-board data and bss struct +*************************************************/ + +#ifndef BOARD_H +#define BOARD_H + +#include + +extern int __heap_start; +extern unsigned int g_service_table_start; +extern unsigned int g_service_table_end; + +#define MEMORY_START_ADDRESS (&__heap_start) +#define HC32F4_SRAM_SIZE 512 +#define MEMORY_END_ADDRESS (0x1FFE0000 + HC32F4_SRAM_SIZE * 1024) + +void InitBoardHardware(void); + +#endif \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/config.mk b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/config.mk new file mode 100644 index 00000000..b5b98fd3 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/config.mk @@ -0,0 +1,18 @@ +export CROSS_COMPILE ?=/usr/bin/arm-none-eabi- + +export CFLAGS := -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -Dgcc -O2 -gdwarf-2 -g -fgnu89-inline -Wa,-mimplicit-it=thumb +# export CFLAGS := -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -Dgcc -O0 -gdwarf-2 -g -fgnu89-inline -Wa,-mimplicit-it=thumb -Werror +export AFLAGS := -c -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -x assembler-with-cpp -Wa,-mimplicit-it=thumb -gdwarf-2 +export LFLAGS := -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -Wl,--gc-sections,-Map=XiZi-xishutong-arm32.map,-cref,-u,Reset_Handler -T $(BSP_ROOT)/link.lds +export CXXFLAGS := -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -Dgcc -O2 -Werror +# export CXXFLAGS := -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=softfp -ffunction-sections -fdata-sections -Dgcc -O0 -gdwarf-2 -g -Werror + +export APPLFLAGS := + +export DEFINES := -DHAVE_CCONFIG_H -DHC32F4A0 -DUSE_DDL_DRIVER -DHAVE_SIGINFO + +ifeq ($(CONFIG_RESOURCES_LWIP), y) +export LINK_LWIP := $(KERNEL_ROOT)/resources/ethernet/LwIP/liblwip.a +endif + +export ARCH = arm diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/HDSC_ISP.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/HDSC_ISP.png new file mode 100644 index 0000000000000000000000000000000000000000..059d331af7baf715267d4181895969c9e6080d76 GIT binary patch literal 33370 zcmce;XH=8h);1hOf&!sQ4bl`VNR8472-rZuMv)SVNE87vAT0^K2nZ-DASDzGgM06@&v~EoyyN}zF$RNiw^invYtCz4b1t45U%LolgR+4@ zAjsuQdN)8IW(WwxL^uEj?m*G%<-i{%)QyYhLHV7Be*qW!9d)kifIvkt>|3@h!1cjL zm&{Qh5NE^gFH^H?_FWJtVBxZ!&MhzN`PzdO4vx2{Fez1{cd9eD*Lu%f5z+-+FKTCT z(}s$L5?#Q@m<%jj1Hn8z`h`62B6U#qcCnX5I4&KF-Cyy_=0Gqgz*v&${0oc3=GI%n zIX6(JKfKMN_B-K9DCWK?Yn;9~Oy?jyncVz8efkTd&=qKAdN~GOaLmBD7%EBcq=b z>^wtoMX9#dF5b==Xv69^nl>44A*uC(mxrEH;{EJPeb*E)o7mcdM+l0kD6=S>h%qc% zxSi-a?Y15hY3IEoO_oE+{9t%c6@}Z(bWl->y9L|1o5osbaYzH}G5`I* z{wQW~{3te5zk#R&`@Huq@JV6dM8?R6M5M~7IffK_Rs#Ch19>5lUqL4{Uv-{~MSArS z&;Q3Kr)mvePEP+Jb%To=vfJ%m?@`ZI>ki?Tqqcb8;gK7{;o!d>aFp4}KvO>*ffoPU zh=8HSU505W9fDlcV9#LsYYIX95A|UhEdRJ6+;a$GBpwc~x_0pIyXV-SH1eBDk*N2nP2KuExhgJWD;(x$#PXFY|=&q+dkM3@>{M!`e*dHKV64) zDQtfxFmzUaoG<#=lo8+(N_mSsIiBoSbNa0>3q8%qKDbb*l_;~KNxa2UyREt4O;j2y z$1}WZ&sz&@)zNYyzzWCxw9rSuf6i8*lr~Fwfb% z@+zF)%GAJ_a`LEb#i%SbHBM`KGIjk*x#z;5##G_^_G+cqogU>w*lK#pP1z?FWe>lO z7PQ(om|Ta&eoeMv%4gAU-=zBzG{9w81;&n{RPLPIIX_5-WXVblF_`1lpW0z|%-~f1 ztnBAm*eTw-)h;>uu=eekm})q^1df7lzEK)rw_e;wC6}ixU?)tmjm~|azIJR+9UV}O zADqN9Zoi*8KO(*}BK~-&e`x24XZKa*HOH=Vfyk2^%pvM2EQodH7;lowwv8|BvPBFE2pWfM2ker;?XgoFQG9! zzhx!!{RZ2d8{dcrG&02PAh_5^Pxtt~o?P>>No#!1_E+52Q+ldt@}xDb)wIgMl{|`F z4!=!F^`*ECQ4z(WTjdCMxveC*YC-&Bh|6qG-Zts=8k>$RcjQYRNMase`bV>9fwjIb zHMHa=w-(jR6>8+Y6ypo9@kVv3Z}W9@a_xDaOT)S2tD`|vh4ALqojg^gp{3D{C>k4) zY0aCJg=BipRLit>Z06ma<^y~CA@`ujHz(V^yWEib=ZcXPbCawCk%)CT%2s>ScA(0` zg;MD^a!qAqzcQ8GZydX3>i1o9b2^h!)GXFEM%Y;=PB}_)imHvT&-eG@^pj-RLipJ( z8(pJ_%Qm@A_;Pw_f6DGXXPG_OSdrY^d+w@WJti^&OiN$k{{y2Gqcd*46i7@cag`=I zMi*3Ytr?8}p^!J{q;14O`&*#*PU){#uq~-YML%l{eAw%JG%_?y%%^30S&mWMU*Z^} zKAB)o4uy!2aSR%+nhQP5Ofh1t8V!^aw&%BAyp5EtYT52w*t(WVebZZWe4+d2!G4Vp zn+W6qf!SN(%R*Lfn+)d*2smn+!7Da;bO&N$<9?LuHG3_TtU?&S+(wk@O0TxY&B{3WSM_V{{*_0b@OTGhaeI&_r10K~i6>+qDgxR>~!*74Y#D{d(-l9e zd;H|u|CiM_6#0h(V2A$ybn(U%Hb<^R&CT_dI-UMe>#K}B$fdd3b*s>knA+q$9z^t{ zbWFV|x+R9)u{=XJ+N(^G9Yg z<#@4l*zgZqeL4O4M02UjP}@!%Du(EfOn~O@tBEvY@e(YGFzw)x1mCE0TE^e@HwvtEr9`rTGi)CevMtKm?X_#Iqx8F(#e7@- z{4`YwXp{f#n!tNPr<>I48{AJBXJ+UmTeYYxPQn9`35x&sZrv3I`TLGQIkAg<)(m!T zNO$OMe@~tq(83XuCAK$pr$1MR-wyVK&b{V#C%yaiUi$|Ype7@1ZG}ZFLTdQ3B!?Ob9t#z6g!IDB}F*yVT(AC zO!l|$U5n`PXzr{&q|6~$Vx!2xPl41c^OtCwjnwpV(E{U7STXSYOX)q_6A- zVtwl&d1U}U+bE>a+xqU305{}j*ngE3DHbX5x;PL$ct(~BT_uDlk8M=WUYF8ip4UA9 zx@Rl;^uS0G!d+xpK?({UwQG2~!VNj2BQSckfn|GVWv)U>3hI?Q()KER=a|8AJCoqn z9ri9K`)~K-CJq`7s{77$R zWm32gtozAr+;xZ0PL%^&8R;827p&iEhezzwMgH$AX1_1P_VZ&C$oy`@v^KbcJMG4qY$Y~TDYngwfc=n^W4~}LONi7@btx)vZZ?%!d2gU&jS-P_ zVFFU#1zT3A7gRnRhD^}^ubLYDG$J&m&Ah0#5H^m;Fo=0QF>!f2LsJlPD>iZ;Cc_aL z;m94~DCTqC)^_00;PA2(FQmE3!<)&1kK0DE<$R4ti%4dPon;g7CORH!t_=e*|5tUi zFV2u8-1=~W+XO8oH7PjoxM$K%ld$S&D|z$~>#8Z{6z_2f=yJ*7(Of1aLPbJkXh=wa zs{}NnvJ5$VE`hI@+x5g$)wXxtj!(Ji#!bro1A`SZBY{Il*-Wt4Pe~p4U$=sNeTJlN z_7!nlzQ`v+XfJ{*P?;`#h3ATH>aQ$Se z$4S0X8R$N$(s(Xe#_A|dlf4PgS6jjnd=d6gh14NlosZbg!y4kd4&f2?=u6G z=NMj4o6OOnwLN>;nI9r0V8+L>6Sf~7nwp(v2gDBTd6sYVS`1!&ek&ij#0gm0uitJh z_6F=4)&FjG0W|<$5c0#*3Vlh4Rf9>W0^whj=uv>t8s2`WjjO*0;c= z--i2hTmTXT-n0C>t^lxk;5{|u89bX?&kt(`=Bu{%^luXhG6H8X3GG??J@fzDM?{+G zd-WEwnRXrKhS+~T{g*#rTf8d)^$+;3_ULch{ripox26H#^H=BpHy8FFPVRr2Dyv?D zP~qQh@Za9}-(19RasAsH|C5s5KQzdvG=(}pW<|c)p2uA=0M2QPze3uv^$fpH2;oSXjhAAW6)`zOF`on{IT!|HAqg25Fji54i$3MK)Kethvv zxZIBv1DBEP_7nJTuZ>hrTj)g~9@7Ms{S;UU=xs#wW7}eZQ~Xcg1DdjMRDku|7$4+R!9hZ&TCcLn=7iZZSHlQ#P?s!}8^Z2l zJ95&qe))5GVW9;6Td~})xk%q*`1)e?k!--*zbwTd0-qwHtLE)_+0FCxxj;%6@^HAU zp7&i<@9e$(jAJM0V`d|BVPd*5ZDJRNYEEHiL`6Bv##*}c#ok%gzy{J2I z_#sQ&i!EJ+V`iatL8{9olIX9be!QM}Qp=s71lHyb5Rk_|2KW$)9+ zu(@6faShYN-5x(&g*_x!klL<@`F$mwW1P<!#$vN8{Fx@efY@`<<_?G^nn%M=K~aoqtDM4v z-i>&T+Lrq!O%Z5uwQ|n8B>P4t5O#d(#3yj62Zn7^vuNgH7&6@U*+JTQXYrzn(5d~PsF=44dO@Lj%$Owy#DfzuLImzndSqh7 zy&v(qE7@}Hl?Q&Ye7%!~j_j!rP%>XNa|8K{(`X;=0GlJRoc(c{s z%N2+U!!+u<+Q$Pf;BBa*imzHA`uh~CxIoCz-RVr~1r>CRBl<=o4X~2yr&6=Z39+hK zm}0r-3W(}!yD~fLh{K!%DMjvRv=EKH+c}4Td)^;*!W!kCF!RCzT0JorI*3a!A{K1E z#L;i}PmSSSlg~EGTwlYeaFV!nCufR^%7VAFZmb+gWCsa}@6IcZ9|B1eJVK!hocu*C zoz(*r!csS++sbo*<#W5j6Ow%9v`1%sYwwQPLzC=Ht%u8o%%x}5PJD}TzIieZXyn<) zp{Fu50M5o>@pw|L16 zMKm_afA9wRZ)R_%93XYc|Dzv&S%0b|C~f|hRip$IdSQ1K%p}k~{%~*?%c9nP(5IA- zPCRV4L;ThADyl{ z>NR|_UOBltE@58CY;VPFRL;PiUn{iUeCtXq%<((4d{D&HeuW0MH!UdLZvS|8men5B zQ++n)O9g*V)pt}5`OVsE0vxAxO+F5A4$S;t3j=gup9D|8y!X>CWK<@ATF>_sY-MxD z%>J%L$&2cm>B+CA8_id?L?&m-yVhLuh;p1*Cr#YNiLfpHT?OmC#Se@lw^htu!F7IS zP64IkGErdNPrMz1N$p>tuNO?u4{<{hjm>L)N_mC#1FmZb>@EY0IT9>=&M9`cZ&|*) zAD?uAfEu(Aa_SJ|HLhs1NI`mBf4e3L!M)FB>V-uD5uNb^VVz8zlo4Q57TS!+-_EF` z_M(Rn45e`|HRkk)C%lJg6?`OZ)f`1P`A>3va8c7I=#Y|w?lpFuFERd|ZiC)aiP-uG z9iV5u29RQS=z8FJo{WGxU)u}%%%#T^iEk0#ZEbb<=!xMi!HrkYAr9p# zLkzB*ZYgN?w4C=-qm2Uk`CvVE9|3Tv_SZ(eg$fhB@MY>_Oa`m_tJwm=peU+cf%5I9 zk!Zy87`vB8x49u5Ad#qk$Hd zyp38`uchSli>F^A3vn^8+MY)#u~?f-uJHe=9rc@de8h=ihmg|psRVE&ciZN&P?#R4 zUIWbTAS=#BqE7}ojlqrD&$MvSX7^{s$w$Dtop zK9CZx*12yXL|C)?GsY=Ol}m8#Q^$f+S_$hmo)0pU8YZcB40^;7nr*dg7-W?lXEZQA z*AH(tShZ#!WPzm18tZ<5Cj5g{sv%i5h6s1WLASt%<@X#OPSNAt$ zNWzG)FI%x!ufWEe1?r%2zem@0bKb+&_~dIr2n{t~r+j?8d>L&o98E8~{n?i(qi(eg z+j-?W?rF#tKJ+2akpPKE%!6iuxA%D=gBkr5cQ47ie>Gl5b4_fn*PLD|nQXJzu z(_W3q0T_QuL%pPwQ21rs{WR)>Y`If$1}!S(6DBde+X;R`ZoeFQhzq|WwnyF?U55ov zCWe{`6$7tc!pLzuJU%EqRYsm!suEv`&)l4?Pcx2+1VF+4#NI)ulO#$-?wcI*Ap6bZ zP`eh(%2KrA@yN|%RRy+gbsciDId-_6H$0W^>*C{%s9cfQ-JTzgLo58{Ci$_Nr`#_a zYsFu*loDLk4>;ef1RH8ScBR%*EAzRy@65#Qw76Ka0|&tw&oTngywXP0QlscN=jd5{ zfoN!t(o%DDy_#yT#nFmMCZ{WyT@pb8o_%ThC%CY{mcA#&@%4Uyx`7Eq$I-Yo1p$k zZ(Ie!EZHX`P_RHP_RkHidh4Ylv72p1Zo5&5IY{XcUJ2|?LR^L!_d|~o!;Py6avsSx z=kCuYg4f&fLioG2X2K?4D2O`Z4(9oVz@HcgH2Lw3*j?p!#<2a?0TcAOyUu{JVJk}u z?fNcmcUdZCjm=44UGzvVV`#Rf85=~6hk=GK@1>OQ>&(dFvZl#-@r0#^<6}YmHxZgNJ z?WDCtiu1$4>_e8HN}K4*y7R4i*704wFLly|1R=rLdGwc2XzI;Q=hCx>yH_s3={Eq2 z(5k1);ba(5;Pkg~Ry;_O=uH!P95whrCH}dVi-lH>cRDyK&r* z)vBx`&C_|IDB)jYWfLWv=`~lrSPMp6v_8QXao-V|i+7bSLVwt3x<7l zXvWn0XeneD5eRKQt-98sRkbiB%<6!MYVW6vw0EFB?Sy>dNIhKZ3J!T@~kjzyh zm~{!}&-Ay80@5g#2n+0;&=VNE8?Q8?yn%0_`83(^N~8IXpmnS8j)BW{*#61H2w;z# ziva)XwGgG!&|^}-piECJR_X0&TLrSK%W3N9*_f_M69oO|`{xRkXMkM-5JyjCd~z#* z@UH!I93P}7{?>G4+h)ef+RtVz!jhVYcFGmsG;m==dQT|ETBkR`QL1RGN&!glSt6_v zFc>#rT}$sagoL}j@s&RoB4_chT%YBIu2p>*`mN(>h>Jt#SQ2xZ8#nvnU*PurN0&ep zJQr{Ato;>c{VRU8aXGKZLrDgDPq4TwVpn4?Otxy#?;@J3 z_g_db$BbDY2)Sdg0(j;mD_i4ohV7j?z#Q71{u{=L^Er(HH$cLAy1qK;2S}fXYk{6$ z?J6lVXsdbHB305RO2>(_?)n*$j_ zccvOHCXn;{nLGRc9RtCFJiI%BrgwY!UMO1tnkY)`H~-?}at|`=ZTm4_9|#VQ{tIL2 zDj7fL5E0UA@Jc(vdhSglTcf#M&yW$IOc8%86W~ohXVgV>K!JSDSU{wPG1oaSr zTi8bNNG5q8hWpdY|6AL<5CO}yO}iS%^)J%D1y5Y=}g znL^nZw_Q3mv2a0dGGd`87aG+T(mYeT?UpVC%2YZ?`i!IU3feOcyWvjf}#%MQ$v53+i1F@5DO z{8g6*IV&%COz~m^76G8~kX`XK@j|3Pli7s`3ysX-6)GEAl0!;L@m3L>TS)5Us_;Qd zm>q}%^(TZn>yee-K9wlsx$_plply*ZTI%=ID3z5g6#7mh9B%(g@PN^Z(PT{~$;~r?z;;fj9_B0@RlvQnr_FZe0L};*`z}26a_#yb zM$Uj~F{=!IB?3^z5uLC_5pBXLDHAN4qG{**=k_Y5^z+!uSE9LgclXsZ8IlWafrFlt z>7HLn03P?nsIiY60;m6o;PPjB{b=zZ*zQI~KyNsAkIHd@-j^LX7z;_81*0QnTnFc7 zHDF)ey34|Nq1J5^Jf8DmuiDCBHV^UJTlNBN2e z@_1G^W<_%4F8=#9+m}TgdJQil!1LYC()Vm9X7i$*aP8$?v~=gaxaf^fCyYZ09mCAO zeO{g$#?=Y)hd%!eq9VX;#1@s(n+H2=OZ(6NQiAAV%OtMDayM?+b)4^ci%cu~(i&&M zF5GRO1OQH0%MJYoDQo&S%;M69M6mg?*0OMH7K^$-ul z8}IRz_aGCdDUc2*Io50!OOh^-Y@RRE;#Jk)4qL!_fdeBpciuQ21fP!#-ASmQxSS<# z_9Suz<$`rHr}Z=al+x4PA)o$HfJ#(UHR-=7lRu)`wr_VIoXQA@Er`QzOBGdQUBPQa zn^gluluCEuA7!yLMbq-O@tLximxsmow)q{shOT#d?!q_V6n+l9rN_r+d*kMWK(?1; zc1QFQ8NPPxu)){M^U7CsVB>b$e0172`;Eh^fbP%D=Jl>b8YHT8Wu%{w={qfSpg4;N zYe@*Uf1E?AtXk;5B7+d!)AtBuR{?I}Y`L{#o2ekolfx;QD?C(~2hx+&&>9B_YX#Zb z{ygIFl#K zm*zIJ{BBO6e9bftz_L%lv$f;C3udZ#OP4l{pSuvC_u!u90!iu3*0NFucX)^*>N2jt z3Si;@tMFl3IW|PjwEUgXjUKtnUzhfv)xiibC@Y~XGW2E5b@bKi#Kh2yiWWJe(IlMu z5nztT^@1K+s1~QZ$VpF#`KEDx@-@re>gxqH`G_X&-gu17J##8a9LRlL(PJhsAw_g! zNb`K+&K~5cZj3bX$g$?IzpZi{FNAmJ;rm<`wbUxvx07e}bzt1m@DEpn9EA_e8U`Ic z(P^?uaUG_C+cyhNkWdokf5?#(a-7%R$(3DAH_T_*ogJX@MZGocvma1-T1U5eqs{Fd z;QV{G9R&UthPzA}rU$aqO6A7m-;Tq+#v&7JTaKTC3Q6aWXjFc0u^iyqr4V*a(VhZX zpP=3O)qBVF=7EVDGUrTRVVeAre`5k}h>b~NF!B;D@aTBFrOZ%#!_JS5tN^5t_BjA5 z4jo#?*x61v;Q(?*VL4=%Bv6omUI>!WhasDm`byv)oC8$J6+3O1Hq7wY-;m4@@clx+ z!Gt699wa=JB$0CjngwtMKvryz2>DGRgx>Q9IsyV_vE4>F07#$*1hu#J=!*3EgZ}3F zeq!TOtc`tMHYCt2;OD%Ck8qg`0Pq4RL^%j7%D+L1fQY-sU-meM936d5A<@~&6#d+( zdp(7zf?5A^=^zk%c_qjW^6CF@_W%6}boQ1i=&D_<(TR|)tu!+ct{x|?Su^6Hp#Nk> zbP;CqW)?Cg+RsF2G@YVzVuh1@kPIeJm&ZRq!id}>Y4B$$$sl9`ws4X|A_xfrx&MRDOu#Okp@!ed`ouLAm}d5lP_DF0uh`B!hGTM+ z(A!y^Qawu~>$1Y<$@p$^`Zn%K7$>@OUfsQ_pWdZD@CtVli!XB?9CyLbiIZPBijUwi zePiT~sU1g8(tYCT@!(h-PA%f>=GJ?=XOOjb06(37YIm+qS72{zJDL5yL(uYtojCGN$ATyQ3HGyQ z867uZ&y_Mm&M)oMTrHpsN?TLP9(otb7jV&N_dlAARk-GmcFYL(L-llrOJWNYj+ks6 zUej99WY}2E@ZJT?!m7rrU-Ye0-rv?oMB+wSL7(DwsXa;P_&!11=%=M80(Nak)*?$P z+;Oz6*NfAG$71>>o|osi54^NXk(8ENU9(}%gD`Nho%SxnaTOpF&bPQTt#x@Y8bp0I z5Cc15#K)}S*42Uix`D&6@`dL{6}nuQzWM$Y1?u!saa7n7Mh>d_vOF5*dlQ#B^>AR3 zm-=~|`qbOA;#n`oYLyk>JgpkvylwYMLt*UC5LRFPoRT^j5xVFoxw<3whqnPh@|0^!j^4Fonh(&f3e zdP=WkOQ>E$xnD<%YLS%ANkhwVT$45hYUf_N6lf${WUKqWGlm5 z)V>aEeV?j!f^T=bjIj_s)m^-Ee7$;=m6qIsP+UXfVw#Iqp2+@-Y;@c4srUJI&k%9k zMV8X9)s!3P$T#(G4sFR~pM3|ytTW?&MQfkCOp^GpqFIOfn#ZNt8P?7W`jiBaolg1< zSD2DZ!x%FL-VKQJ_z(m7#1Y5FyME+7oBjzotttLfaP39`x9Db@6+!zI)<^3@;TgX6 z)ZSx$lnJk)*D87uvAZSXaVm(gPGVO_ZOTtA)EY^^66nAULzw@eQ1i) z1x_09_}P}?JNMW}srsTAzPqy4RF&E?LFtMvsNPnWMX{Fo^^20di_|~Sj(C0*L|p&D zbrcTw;CCuI`#B=cXcIGkdOJ(l8YQ({qCG#j@|jN$wJs)pzyVi*RNmbK%igOzZM|+O zPK`5q3#_0n&emN07r>5jvlaQwk}TVr4L?a)4wP+^bgKvl~oz+bo*JYYj%BIep|#GuUd! z$_9PE3>V~ol#6kG+uSb(h{9vw1a6o-@V+9*0zOO*5`Pj_hCVqp{F;Dr>4$pKs-`Lo zIcSMCSWk-$qVj$35*-H``r#C@N>_m0b*v2HO8vz-;Av+o z&I@EfO3X^OqM}i_GR5QDb7NSJ#32}#l%~Z_qyJd(p7qN&(GvNF<4w=~FpCk=B^aSG zwcp)b=;4iLHQpaSfdTnXey9>CT{UFpNBJo5A};76t}(Cfo3JQs-E96H+HCEkYQD!r zggj(KTH+Fg-egjtE&I%-Cj4#_A3t6uw6a<&j|p`IzBxd#mw!?iv-2YzgM6Mw4@H{Q zMXZV8jO4iu*c%ll?Kw28#d=wGr9nH9Iz!f6K!u5IT$~b1D>>MFZ*=&Rp*(t^(rV}t zT^uh3_kCp3Y&uZqEO@tmIN8t!-6ZO@$l*C0U{n#rh5j~QJtaPn-w&T&cgEuS{itE& zt3y5(zvYo*mPx(!VCVt8%5TM8qQ%JW6|*hr5u50mljW&H z!}#+BNzrRNSA-8i8dbxsi(bTJ;@d@`$`MFz7Ou6GO8p^S+o%PFnX$ua6c_C*_UyKu ziBp{eJ5(12#&3$8#Z_%pzFpM6(&gi6)B7_~TcuyrXAwmieraH16WghKK%v_}1gAn}N#14?eco^oSnZO;1f9cj!Hm^)5q)|I_jt*VeZFDv%7X z1sT0`SuSF4)>krYCsc2SR3ARkpYAkwl)j92F_H1jH)UhHuDvQ-zC5S90AHXsbBbCV zB+0KP=*!@gYcJj5u~_y(JLe4X?7E4L7>!2Jnq!AJJZsxDtCm!zDBCstgbBTJMx9@~ zpWRv!eJK8EFyQd6E_l!vw%{&9R(`)Y$!lQhV#mem+Fq^ZdBTj~z>ak4M49C#FSVtk z;BmR-@@D-O6j1vdvu-EtY#@;AjMIuVtGUnSbZxpsepNVw*guTXprp_|aeW(#)J3vq8Qwpb<>Y=ivo?drV=Y&GJXbyP*yA-~FZhmG9YB5xs!mK%@P ze*U_fR(b(MHmIMzgVRO7+72%7OG#~br4U4x%obX&#Y&qMh#Z}KO-Oy&xPj-e!@4OX zH4wNGMYi~}(02xH!Eiv;Hsl=C94A)~mY#_euGevz{#PE35yo=j@w=| zqoB_Wg6t~sEa6ddzjt?1N;S=uoSqZ|sNq^zr?bYnLkF5Gnaj8G)gN^`DKVr6@J^`< z>sD)#!ikqEW>kfVXTn3T#%mD=+`qo5CkrgE+;l7wxTAbyn_RwptjMd|rbAf!+$qxM zg%8|n@X~^2RDU@TnaG0D%s=+b0eA&j6miB(tvOyi>AlNd^t-W-)j7aW(3m=~bH;Nz zqP)UtNUcel=n*Q_ggFRjhB3mtk|4V8Yw*OBtF6U zuqC*GpD?^G3-2C4Ep@Z6Z2m@$wbwR=52wg&&vozI8s9ix_eN=#nUoC0#}vh6W^X0)5RKWhU)89S2%Q^}$2|>9y`=K!yIcix zTjHf3iw`{)`*3Yr@c4sKw<*K?@L93yt@{*;>)}aRwQXU_(FN~-YWlhe+un#S^E;J* zdy<*%I`aSrRE%H!Bj>q?))QsZ%HWSm`hAxa5>-@AA7aZj-e8%%HT{e=wL0 zh+%m%k%!s-eNPDeG*`kjr&U?2=w>Ies&>e`s^9x-H@Wfsb~gRT(2gfHotp24P-obc z+tb%aD2W3yC~(=M>M^!VUB_2_S2JS7Cpx_tP6JODyprfmy#z{` zbKXS>v)`ZE)J~Q}uW2ZFiSGmTUHe{o0H~eW)quTH1J*_;lKKDnNuO7tEHTj|cj{>! zog38kcfavB$NSLc{}?*|ea`_8K~Nqj!*Glh=V z(DRW7R_rmQU6=2+M_5cNc zCA+t$tx1JXJg~{qxp&5Ta+24aO!yz06!0&tIgw8<7g$>el{`5+k^jW$r|FNF#h}Ey zS^BzzQ^dfHNcEym5?UvG+5;_G7@ICpH;u{5^pi=r^E$AuF~v@)@fh2QB7XhG`uaeI z>b%fhX936uj7wV{m)OnYe~(EoNKf|MDd$K(?nU~mxYKzz*_VkHHmhuWduWRbypKtY)Jc*uV^L()>hnXgG)B2RTgSi4B@toSvO(X zrP;=d^a#W$zL#mS)2e}}*N6glZ0m*)mQ*+=FcktCZ9d<>rJCtQ5ci6*3d}v@2%VX` z`I{)5Q2E6?Fg~IT>FJXkbdOdAe~MRhdj57v33BR-fT-}4egvk+Ow>r9c$0NG$g%OP zZbpEtprWk)>ERBZ`al-#*KP4<@(?9`dFHc%V3lrptN)3A#tkSzG<}q5ibq~g6%Tn{ zsGnx{>NuFEsU|RMS|lZ}MC07?FDLEW_NX8Q zecjwgT;p91h5%pKuMxjrpHQH$OUdkQQEOnTiaK@}9T<>cMe34%V@kPr;Mt*g3CILX z(~=tBof!A_R#6X45nc#QL4;}--dwClJu4&ojhb`wOh9g4hR&ggn^9v`&d$OEtZ@O6 zE64R4tcebn(BOQD>f=k?OzhX zqA?TiH)hZ8k|Ih{&IbRZwEd#(X*IzW2gf%t{le1u3rB8cYq+;GqzS4;Zt+y8#j{$~&s2+juqNJ^&rX?_rYuXIR8?~~uOV8Wv; z+dGm)yW{=#G*m#o^$sk0?IUorNpdeMgpJjD5Y{w9?m8EuSSb;-aERMUsDZ_+7%7ka zjtpst@#I3Kws+_Sd15u23=rAFsiB?M*VK!6NZMb3Qby2qb@0@TLf;8GukcD~bHG;G z9k*x4ppTc&BQ#F*95Xom{!!>>RF4ks{`6C>ROUe2o&aPv*N&yRLem}xdU`KA6^tD2 zy-rBQ_x@b|WhT?SOj|zo!8!4A>R z4@b$X81NEVoOesGzUT*8+x$Z^Pgm)EV-k$Tb)cB500~NC0y3!L;k%i4wQf+Bi0t&u z9iq-9Sn$*cP(D=CTssEA-lRU7NckE|>&*0O++=I-!TIALM2f9Kv_t`gNNFkf$mXzB=Yz2bS$d zlAp~*XDjWcx%b>XpwcVM#XRt%tTx!3)Cs2uQO^@+n#>YnREN{u=&c zuO4jAk?Q`PicRBPZbIJfx=4h*tmLW8Kn~k~p19Pl^V?f4bJ_kqN+$m!UgCi>!R+f@ znvnFiB(_52V)7aJMkaRXfzS`>ziC@qSP4*{1te+DF_A#pJT+W8ht+g#l0_H!R;5E~ zJj4Slnm>EeUQnmZOCND7sD@Hwe1)>YenYfev==b3&9A$xe&)-O5tIPa%nWIh-xDPZKCIJ~cK50C1 zhRA)FWBdCMx4+evhtiw($zRK*O4v^9lfSM-^Q}F*vQhfva63m2lt1$v3G{I! zb>mRRqN?F1CXj6ePH=VwI7zMTuLQB#4^;R~7M0he8*hL>ttE`xati;drWPn%*x311 ze>mA0B$3iU4u~hTY+3HsKBsBzGShoMI#3=63WW+O11b|VDuHI@#n#a-De9|H%~Zcc zHb*#90<@U8ntoJ#YCW|WiCt$pKw={eN19^+FS}8C(bqB z0rJf~MpMw*cq7U}6|{i_s1;}7961cx5jO`^aA&jbaP@!5uU1Y}1^H7HD~x^twcq|R zeR@G_Lz6-&ZTfyc&*);FM)CA00R0v|pFP12u5V=lxwF$~JvcW}W(mE#jJjou=?omZ z-#|PqT??oie=uDt!omXTX4YfQj(Zvb#+@8aSXWRJ0KNmoasr6Hn|=356Od``340|+ zhYAC=<+0$uA6(E6nhT5YlSZrqa=n!qfix?9aQl9)clb9CI2bPo5&~BL+vTy0fPNoo zl9n{^v9|Zeh)~7Xr=i*Ny3O7k^a%k_7c=nESHR|2E>7%QaC*PG*OqgJPSYoZt4IF~ zvwRz{mDKK!8vgnX{(iqF(H?K-`E1R0|fzT*LK&} zCR8{KX;Zh@q>LwNF1H+gM}!5Jk?;LD@!Sn`FY!i(ZLh57il#cb+=VVe zSuU;a;^g=0>tyvxfR&5)mEYS-%i!X=$@%8P!o$PVp~9fj3(df!8O-<;XbdUqSe z$#h^gzZzBT`>2_+iQ{4d76H^Q?-2<;Bh+$3FKBQ^rQE}^Nd^uoF%%{(ehyM6&oX|g zQ+%!6d}0|J{fT)g1I1vRI!~9Nn2l-P8F*Oc5I<{vkm|^072M z-Jkn#s5}K=dvn~p27BmfHk- zoIKS^0I(;Yzw8E*b^D8~nRka0S6_ERsKw3^dbdBUeIjonPN7Q%A!M1Dw`U|1hi&dY8`XDHIgVpl+?tNu`~XiftJqUp%#>% z6zt58V<EVZaC9=-0JCgC1Nr|7V*6Q5 zsbV+ucZ&ck3UF%GX#;!L4!eBW?}`X4?DmhqCEHrCgMNb&Ln<$p5{Q(*&Xqb=t@VWu82{qdTTo|zYGwMlayVb(AVeN%D&W{bp}cUi+3!G#CBa5v34zb{sougcwVuj+J}= zR-mMKYFc@4?KU-ofd9O0*n@2nA$k~Lw^b|U3!8Xu0C?Fb{sHNou89l(^rTajXMKbw z<;Oe9(@;xM+}xUrn?`qW0>f^AMSxFd`x1J-(QivMwO$?hP{2s8o(&MCe2)}NbQ5A zIYBDy-`=irVxymA)?{VSJmD##-SOlPg5)`TF*>Gtqsn*S>QB6Dwdcj1xB|q$qZs;} zva2Tnv+P4<>=Y0y;OcAYN4Gz|yn6%)yEN4(6=RzS@lMQyG{WtoIL008&FlPuc)|Nr z{AqIpce)&3&KX<6;7r+fR?thJ>fmvd0qkYt8&*SQZb+PMpI!rxpL;aD={B{hz}nlW zX@L3lf(K(YB#E4Jt)gYSnT;U7iU2H+FS8>v%>8~hEq-YJiPR2nT<}h@->hc;z$wO) zO!_;*){Q6a2$Uze`a5POqrV-~C_z$S^vG3o6Q1Ps7oV{LbuqfV9{D23LQBPlda#;# zXIIn|&JQcgCR?+3euX_Ggn5Fb$=Rd9oAZcD6Phm>#pg8v=cK*>C;SeN0YuGPAo(wx zbrpsl4@~M%mEv+4`n9uVAD=ij>mRXdP#{7MGUn$!++S=zfVU5$H=U)9Gd%115aEn< zI?f~B+7GczY>AG08XhWGJFQRCgxqz%SH}w(Kha<85b3)ViFnv~G(AHzwEg>h*Xw=` zx|AX(=p=AhZ5%K>SAnvJ-L8{MwdVb_yAVXeqo1PQ0j?cNY(|VR;zaYq`EoX?!_$o8 zX7ptpNBy1E%%QJe&SRPtP6Nd}Qfxn_Ur3!1IL7h9n|%KA6j{~O)g!rIP1gRk zILH_{1^!h5I31KXqLAwibLjo?4K3~Za_#UC%YC2*BJ}aBPaH?3 zURR+6#ot5qQpH~l`SyTOa4q1!T;SXtE!~~o8DutHeous%VcAU!{zZ&iWrJ)qpEJ zl~)LN8#vpvAy0kybA;2vYG)EDzB+sLz2Ek0LzN$NgX7X$jCG}nokQzMMzy(R2=$Li zPs72RXQejb9IRYo?F8*h5;dFO3!V_YJ5kGL*ufDut-m9TmTB)|`n2xKx}L#BG5war z8(v7#Ip3dFb{!xW_ zufE0Alel7`A=x%i+>x3C0hFJ60khz{!f4>8!yzvnpT!3YJd~bnqfT4_EH=nE8mK7V zG_=5qs}bflE|Y*`5p|y#$NEk{g@$|{&@h#TNW&SdJKmMOepfk;>os`Cujw^Ji>fcr zQpSv}&nm>WIw(6U#CY7wj)kveSdb@q;U2Bz$JDZM#-^d8G9K-)L@+IX_Vg)u(}=hX zKi^%;?%u8B+_rOZx+~DR@sp9IVsM+?6D8TNrrMT*0rpA&%HP zlt~y`=rPw?r{iP3)nwg2533n2Aj}PV^xUS%?X0m;UrWSS!x(adN=vUXd>mO({}r9svjm6$TNNs)D8GGobD#x}%7k6INrzhJ|lQ5zu$ScD&j9~E7iE#Ce4I5!2~S=YG_stiEt9iA!Q$+ z9d+7)Ov~XT9}UG4MvTjX*fM48_@!Y6J2W>aXs#8fB<-MHb)`a9H+USLO#BeCkG5g< zZ6M||dNRAK$F9u4W3fg{7_!7EgsKvq7CsM=Opqnf5s|}-me9}>~v5QHF)m0l4_OVeBWEY z#6E2Aj2V(brH!}eBXN};52~&q$NZJ`#5xy0IyLJsl~rDyWwuZ+NO7av5v`!fuaDFU z>+lhw3JaXGU7j>WLtx7J6ej0TI$Hfa3#CR8yM5u7M`rt7GI|Khvaf0kFw=bby+^!K zdB4n+Yp~fZV0J-t|0nM3=%p+7E5yIlD2u?%l$;2Y*#%Zou?+iPBX4~64@}RV;N{# z(;keKM^D|#adeqUpTTn`Aj}5%K_J??b9{H=qVz-;*==%#J-|gYxvkM9NjIc zZJ^o<$3Ep*MuREZ+TlE(uZ%t?6Bd|521{c?|&E^YEds7X%m{w^S zv(?q#2z1fhG(;UAr+Zkdj5@g!IJK^+rnhpu%xcR`O-|+oy$%43D@HgAPD%orLVuB0 zZ3)zy;oPvsWXN@~TkHE}VKnR6-sUs(QbspbrgHEZm{*21$>PpS>Ya9DI%+MW^;b?| z#8&h=Y)?_`tEFzKZjIin1#B6__wqS0@7uhP>t}N&K%-1qs2_NATaQ~F+otHBJ1^GH zr#<8&`_}8WSCD*q`w7S$c-{A9>V#_~`@q>-f>j*$Y!&C)OgSg8yMJSM@T>jLCwSjX zdoPXZR2b}k2G2o$87^+1evb1fA3Ja@W>r;pe&CodZehM|f$loAr0IzKTuZ^s@1;s~ zt^xj(OTRT0L`PrXGr4w|yo;P^SOvP0bSy=(`$(jLCFDfgeZi`cvF>5QC%u{W*JRR8Gj1p?X^2z$FpNf= z4qZACr*}o6`b2$i$bPQ#VV$lGY|W%it>iPb^`5rB048Z0umA>oT`-}3Zc9w7{R89y zjgrHf|%mR;@xedGmD*|QWC5$Fe))1g}nE*F&YP-IZlVf=L%$>6&t+k zakV|gAq9Ei2#l_Wj1fvJV;m&Vzp~+%E7^?0g2}*P>x$`N+%cR_ufRP;Ehy@wurKl~ z>mV-nSZQ%ZK^1n5BwcC;@&J-+#R~3(&0^*+B2^lO2 zdL@auYSVDjTS}9NHHP#Nzs&pGsZNRuv{Ud}OBWnGRU!?Sz63S~J@ub?6qwB35-N*s zOks5Cbo($0ErD?X-VUvonK4`5{)%y#VFjQ6yX$38aaWlSoI8~Q;WFrR(0@>^Y5ZQz zKPH)C(E*B11OQ}AF7ar&d80vIa@{L?_8tv$+D#fLj@?kKBw0{_j^ujks&xF-ZoHK@ zsWdnwYjC_>IfX4LIu9kwF4Z@7z&e?cheSjK#!&SAJ(lwKzX6V|gpdf29ZMhNaq0Av zRFijvo#&h}c#nW|;&Zt7D#+($kSr_^(6K3kN0{$YlFK&!`xl1xtb2 zDful`v8$~Oo7B0I`6HvMAez(AKrb<=oE9#VD zcLle`WMaS0L{W7FnFa*yqP&dZ;dqHRD+Gb&3w` zJWyge0eBYte%^Y@X0GQ<6A_R+<$(5e_C_Q2@uq^>ZFTE3k8Oj6v%-qGfF-F6Hh`H> zh6mtYeLE63pe$GkP$bexV-sFkv7~IYyOo}`Alqc{{4%!cZ0p9^i9+uHLsUS8hV;8w zX|(xb>?km3<{BBRInZ!-!h~~RosRZ-VpT^^v95?g2mYSww#TpB*eZdeqfXr{uJbsK zBT$d9J4Zn#e|X8wNgX^I!8rGu3_4y>tOzy|2UZr%97?dUZ&XYG}uZ^ZKDtz`+4CwiA|K=d4I;ZA9 z3ql{ITQH%#Ro~K{5IWdq8#0_4{G0bnPtQdhZVcm+ z#wIvqc+;Xq^wNAg+kG^ATzeB)ge#w4vD~cMzEoaa7-_p~rP*SzeyaGX0&t{fH6PB9 zFgO0~&>)<%vy|HOT`K!r#jJTjvis>;J0birBpsp)#l|q zVwdNsmeQW`&xZ*3%)bxpwv#G5$5s*>4%oqzU1C0}$b4Sc_Mv$3n{yz|Osc1JYb||S zgGyjWbXv~{Y--eY>9NW?n+1k@_qC?V`ku?xFRCy8r{gj!#~%b&gVz<(Eidpuj2u7} zflIK$4oOCnY0a^a3A18IVheOGJ)|}VM8CR?hfSXc*VKQj;>H_kgt!$~wwzqkC*{?ny`v1;;jZr7cFM3=?^5F> zOs_*}V`p{6oWSg4HK+0#i*owg8FatSJki%rW{H9;?>>En%EO3Z4@nF|TZZNs9YtMe zT7OqD5oL*SCQii;iONsKgrh8$I6B?%^Tf%~?~VsIp9B!>fw<`c2RF7{ru|A9GSGT0j!~0^;@@}COQ57&^d62&vR6e(-Qjg9V)IldLH9I9@CrKMzHgMyP`*-b&3FCO`ovMtYm%w`6bu2L@z;1^DK+H|M$W@Eu5Vl^6~P6VRZu1< zB&q)}2p=vHroxWXY#zWy>nMM-k%g@1G;TB*MJ%~2@u%S_-hF@)UwNBIipUB z|Cv$WZkNILE2DlB-k|joO10+ozRsIz&&_xNYjj(w_lcJr(@n)ki_m={#BQ6U(eab+cPz8{XV~+;a1^kidBvNao(dk-U+PYEY_PyW}&bGK%H4 z@~LWrWSL6Fveh2z7MA{s*u3t{vDXiKyOn05rLtB%4lTXId-|PcK*8rySK+PLpdzmU z5bp%bnU|J*_Ji^_9OxiDSGUWY;Sbn<;jHea#>OgE=&mwn331mBWo4D}AT`WcvJQ-N z`aR92{yxaAosSuhZi#|xUR|6o#GBrlr45`Qx71uq5rt%Gg4WZ;>@rv3lm|p#_*=CU z#0xY`QGN}eU)g*PIPA|$TG-u9P?a>l^Fes|jrNmC;%2J~lWjK1-9iiA9M5vnq^%Fy?F< zdFtV)ut*o@33)-!MuV;!(qg)kqp&L?=t8Zmh}?dx*yKxRmv6}P-`rKMo>2_MCtDE` z5vdsPJTg@-HWj&Y6&~*7ubbAqgjPS^b5lbA^2q|kp?oTo*^;_-;Z5$ihI@mkjvssB zq`O&7+%{F0v-n8|4(5&bVxr+@sh0gDm+wdqI4Y^;{b*#wW1|#dFgWju}GO{_+DB^bf1K&320|bkwft?k52e3*sMMIsc`d{j5T>YC!Rz6TA^Pb z&LJI!TrUE{wrJnhGM~xU-%{2Iv-MY6-hG!(YUXX8Kfg)#?v|aRlV{J8MHD8(M&9f? zQG-?Qo7}0P3#jA7RlQv|a%#_H$i0`?`$^#J*`~7Xk_RO=M2h1es-Zj>Z_(?gKzygg zOm7xlTQxP}>=~6fcB?;1R1gGdz#i+$mh-JRno>=Z?~y%_uvuUWsl)FZQass4pRESK z`}K+ALIUQ}kQNCLtZ|$FD32gqQL>j;l5}~#J8vZWO(oXFx7y@wq1?pW!|DaBs6dCG z(tF&Mtw$O1XR3e_lK>H5NJ&zT8BY!THNo-m7!!{}5Yj6%vjwj2CXanM62WV=E!o&r zf*_wgZgucLeMHz9T+@|`_TZ3J{bv`1LrRzD8PnmAKb zvYJ0S>eDqD|1h5`GeqOnH9~sFf#vu)?OtxLoIvGn$-8TUt4Bq7c-|ZxfO5_pP!G7m zlMVO-A=I_mtFE_!;a^XEG$3zN5g4XGMytrl&@E3mx{}XS?vdox(G9H?}1Q@`t9~UqiAosm|1_-nQsdvjNCFH}NV;cIg?Eu1O6i1d!%- zDdJZ&yfr~S4C+k*0TVaPY-eV&g(>>twvx)fRaon% z>4iyZq(M^)(%dN;s`FWJ_u7AqYO0uk7~b`G-Q@x;d%BaO-^}6EN*tvq*33|rkUa1J zR9(5tO340`uD<{xceM{gn_hIwQn~vuXJW8IdMN9Fy~6uYX<6346Ac6y5ndZ^xImH6Z~z^cboBK z@mny$?=~N8Fs`#DhS8*Ss3?qyuXhLCq|Ua^)=*RSvEUuvqw-*HK~!si^t|7$ZhxX) z4Hf|SD`HIPq{W9%*xV}Ei0IF(@A10ADa~^W+`1B@`v6)%UTBMV*h%u8-29>g_( z(g)auVH5`OE+aNM_8u&S$_)MU+eTeNZ4w=2ljpiGdK%*`KWdYW(B|`Q;J*N+1b#sN zx9St$k9Ps&gy8zo;l!cprWbXNEV0e4jzQF%0(yI}zHk%1Zs?jDA}*|OKx1U7?gz_x0GKbl^n6S&Xhcx3{e8WxlfYK11eLsj2+mWDb;W@DKrHD6I}B$^K(zRB+u<2T<1dkv_9 zmuC&-?k^zo3$QSmDn{>#I|sn)F}fzvjl7b)#eG@MxG(JltThwCec3HC#v?BP{`fKd z@`_u_Wlf)2mSFCr%a|}Ht|eF*RCzAho)}sS2>>0Auid3jEKB6Ck8nLY&JK50K`LvH zdX)wt`!vqnStXQZ&lSPUt?#Eh?^=C3#Q=3pu1bqgK}f6Fgod&q8}jb)VQ_yC4?(;3 z5n}IT*jq=)>wqF|T~j**g8H;uvaR4Ww{U0|cZBeAj?S4qb<|6sPN(*)H?vT`YvKDX zZfCme)77V1I17}Td%>a>3*3X&-_}J*$;|E{D0g8nj zjc5r5&!1`V>DYG@?mav<^>_uqaf{6Go*6kw$es^Xv|hKF7Zf@Zq>0p?#*7FrNF0|P zQPP+9+E#J~4Cx_wc{3XjiySS@Jh1A7;Z%B#uw)G;rN#@_Tz_`TSu%yBTazMr1{S9=5m6sd6bU$?X`&Y87-UBqAINPw zFh{$G*{Wz#|3#fS(tRw(YjeF!@w>aE(gyzN4)=jaw48TJ#!OJB)Uf6=Up`naNT zi^k7?Z}qw_J{jA&k+n1UWoT17>}bZ%)p>W96B@dv6*~0NLt;9TvUm5>IW5o|Tre|| zuFiCNM|)N!%hcc&0|UAbX({5wP`S@W^I5H6=Zl2GM)X!X!5bN4%62ns+ZZjt+KJcA z!(2KdB>!{$vRrY0@gQnbjzsc~Sm7dXoS1S1{q`m>QZs({f|#C8TYHq=850&k?PGJ$ zllMVaU(Q^p21Fta^n7zRI_S12f1}jhlQ7Q>vyb4kA#M7>68MaXR~WjpSuJHp7Yu%g zlDalw$IrP4uJH9?$-c>YOSpv&;h6IBbXw^-! zC+~c6o+0)p*$|bgXHM!0k77BF``z*e;&0QQ&u0ReS$>T!qU=+91_|eBP@C=bVsZ-X z4bg?ef}=W{i(6QD!ud}Vu;EnVc1^5kag5mx=G76>^czH;E(#ylOrLE$>=hBkE|ml$ zCjfQ}vQzX7amC0t|WI=UMgNu)Ex1)Y*NAL_~Q$os7oC^3~o+U@03; zZ|QNzL2c&qrRyfG;O`3&>K1I2ZWO}_<|)0$<{uHtHP1uEIGJ;PXZH_T8XdW9Uu9m{!~P!a6BM{LrGIoA?Y=`(OS^b3`rg@#e2 zT>}1*AHikKBK-eTszKG>_J0d6B+4i;?UD%srNg|4GgGo5J^_@Iir!g7kA3pHum>A? zM*oy`Rbx3juB^Kbkb=sUCs+|hYB;EXpxN~^|@Cr>5HVw z*W&JKWq>{n2^sk=t~w&X%7Tc+Z)mqoXOsLQ1P1pjpN&%R>!Y!9y##Yks&uKAzQqMSqeSM^R=zoZ2{351? zt|}SQ%4lsrWcc*$Hcz09M{j(uS1ioi(0D^C%SuecjhUbP?(U;`Kon#CL+NN-ZWO6W z&21o@%WK&8R&qoNF#yP7_Ud-eMk`aXgaqx`UFvmyJ!O+d8ox$t5axN(A`LqI?mP|s zOI%J^(OwJ3DT3l%VK{TZz+~#Nk<_e4avxwXNEf5rCP~7n0Nzao#5BtSa2W+{p9E|V zAbX8{pIn%aE=lyFBz66e+~2Q0?xgEB(Nx4mQxhizr>~jYQuP%=A18_o6FY;Ij<-Rd z{9VII;LLZzaG%TS{PLn?OK$z#Ge3R^N?RLtI=`;ZJ~6*jnyUY7j7gfXZ@@y?_8De} zHX<4o08i=-=CpH>>?9jS&^5aD^F8vU?Bcb}0+|o6aK9z=T$04WP>}2a*M3{;-_rnF zzU$}SGCCh|;{+F{fiEWh$ACu@Dk5~g&4T9kiAp-w*Lyg*h`2f@?T_2eT2*)Qubcjk z&G}=jB+Ny2i=Rvl;1C>-#y@w>LPa+m-Xc!Qx|+hd0XDy2LQIM3=7GDlm- z`hvR&#d7?QL^rHy{Uy}zmDJ+aH>!yOY_Q!db^vo4bJ%X_G1F>~yf*w&#!=V{1U02a zUt#e?eZvS-t<$|0?G!!G4x>13cSF6GO-+mQyXZ8C8s%xV`l*S33`hUH^nzd6e<6~?i zUrzXn<$BPX{buixat}+hSm3-Eek)#(_I&G;g+!nmA5*mw#-w&|(y@2b!-?VZa{GSQ zX2IkC#_EZ`A-;QVQ&%y{d^D90lI_APSM$Ed<3oqkHV=E+GKr(JSCtx$O~O;d5(@Bo{;~7? zo+^`o#_S>VFZwA2is^_zc?|(oJY3p)vBa=#ZL!&km0K2GtN%fGb!@g&PaXSNt%{F> z_e(v%FMI^K)?cQLth(@_CZVIxe4Ar(z_0=CLVTWYrp^nw-*R+3I zXV4D9&Exw7%pM>mxCAI4Hy`R!j$EqS6*-B5lJsJ>o6|q8XsLL{>JSm%0pTmo3dI1w=5>gcDQyI%Zj40JXJ4;wRQ{ zuTT7cte81#J8iY`|A*kZM1MwxgS0c_7SR!{h$REUtI6E2B)97H<2#VYTPhUT+)G2b zrGkovkKnw$4(r|O-lGFU2X38{~4KIKOTNb9!G-I}BcBZOukFQf=c9)A|I*OCk8H zQa^$JPxYw>l{DvMf2LNz+Y0duZvHRe^n?`3c5QeMCwZCc_(?)aRlVQsx_2`sPWKVh zk8Fr&ScH~)o^0Cjw-p36^#Wubp{ZS0x)nx}9Vu?s!G%KGb;@Qe>%W&NuUx+SVgdvx zO??n=-!&YL0?6_3oN|EovaJl8L?a&Jn6~$r<5!<~Wl`-WAH}kTQ^rVVT`RuF15OQ; z0@_oC|2_#F(J(ups)uE|IXyrk-lKHQ*~+d#dS|q&`BzSMTwe02F#9F|zE4=x8TP-x zHE|D<{6zwkoC)@kUMzehdXePG1jp(Pno0P6F@iG*e*R44F=Fg`KoqQ1(719`jgTPW zvyEBkB3w~(%iPn&7L17+|9#mJPxGx~4+?^m@+uG@`q>U>eNB*#%zMpT%n;0F5;7E} zVB9FFX(*U+5CKnE5Yo?4YIBwZg=eXbFQZpZQogBEqir@6u1&dXndkV_MmW;*2c*zH z-mb4^ON$sd5m9VYr-X}nG?%Yy0_vR4fqqAy0oGS%-8#_H_7t9tbVUy3ucxMCiq{Y&xip;3Q1vZYQ!k?J_5VH_lkPvMLMF4}{VpXT{%2wx9n~ zi>Sssu1OQrHE+to_kX8WC;`VN9ZTlK0e8Fc7;nZcdNE*L@yA5Og!)G~zTAMiqyWl7 zHXc^$HUD#@|7!IAH~L7mc+Ok@@T;?lrIPob^`$2`Z`TsMzWYyHA(?qe?#^33{rB|5 zPFO&48fwfb+m2D~D}+lfwYGW?Y8EJ8Dsjn{n) zkU@JY&@Zc!HGiVhZN=}5_G%Kj-u>O(21)G8EG;|EgC=NJ`WF;F2;@iTasVT!xMc_t zSb)k>s|nx`sY%Oo>GV%rJm6xxa$DXP7kD6MZNJIBcBP{DjOp-$g$$Rgzt?@7&+ab$ ziZW2SohUB#jH4$D!`=XXa_+OsY519AEG4EGe>6m+RpDf}HlNHlmHlSStyH8~zyCyA5plxe2 zEm!P>pGN=XpGN;E=2Bj$R!+UX+?1L>yevN-3euGJFpTBi<_ z;%>m{3bRxyAOkgB%Bu858J0wMo^P3_DB2{)m5r|EAM34%D;_>RQVsQ zd@Ji?EVPx7_sSCh|~p&>5VC1PPBm<v$S~wrs?^uL# zo|>90uzrXV=r`!CZl61j1u-PFuQj{Vd{`~)r^EHrJ=!73wd~Nq{}x$$K8aowviD95 zQZlAqj$*sb43Tz)tY3DnEzFu7+zfx)@@5z~uS3ayBiyM*4ITqP_OQmsF%ud|EvfJ> z4$9r>uq3q%623u<|4o#K<&15JINRye`?I)@B->1>+9NGxlm7O0Rm%W=!5YQ}mxOoiOl%oj*e)KO}Ro#A6&yPCW1@*8fAs%SyZ3 zd>iUtbP8wO`r)ZZP9N{{^VbK2=f(c{rRD(KcyCC7hpIE*>%*Pc#!g}L))(P1iC(~g zE|>OXfx6yv4U<-X$dZVF9iCuKnp$D{CE=KkAlGqJN#dYBe@bqbFg&Ii7=EBvV#AoW zOg`=<#oYB-6aFD;c@qln@px^oM{ssP6uxe5KC8l(9x(t&|D7#Yno=fKev<+``9JW0 zF$<3uYfIkCyglAX-+$#kF4dh?kzXb`YBR*9P0BIRqerdjcpFz1AP{GLRZBgZw_YEY z;V^^NwZ8cBB85IX{j7=3ys+ZIHg>POKewx%Q^c~jcCEEV|Ly4f0C+pmP($q|iw+L9 zR!5e#WhmZ>(Z-D41A1~EA0eNfHV zhKV{kTzr=DF;HhPHpaKR(J?yg;S0Tu>qdN}nv#ZkrZO#sGs&m7k3Ek?LmVxh<$<)YB*tg`}Wa7sh1W&x&zvGY~ ziBN8=rY)04*P3z8jgiBd5_RQkB-IRwZ9#2aF-lluO4hx2+k`Ue=_{< zoWaBZ_I`L~`j_&AAmfKJ;REt}cAv#H@x8dzU4pi0uR3tX>qsx-J&|(;((i>8$0FX>r4xsrSM|n+_%;Fq3MPg?;7HB(DyeX`-tgIGKo+r7co#8GVEC zYePQ!;(p`x_5-t8%RYp|R6--DGEqz#jt2)xaNQIX3-1T3XH+Y-p(c|}91(e#Lryct zIrd7I^BA7CG<;`p`aAI*As*6$GC#q=xG39p5BDS$;50lw73C`j4(+gGc0k#}paA1S zfb)zANN;dMhkEe&fGBEFGwi-1TF+jL@}&sFRWxk99OO=LYJu*NY~rBfUHHr+3RYI~ zc%5KQ{Lgj0eV4QOjS&cn0jLtWXY=X!2Z#DRYv1Q`ipJ8QnspY3nsz>qd8JI`-Tf;o z;aZEaRuuv)$GiJhVi9D?;865S+Scv#%eHCU*kg;#b8fot zXYHKv|MP$1C$sx}QGBZ)MqO`~Q+AU->`IQj(q_SEZ! zJG`!xiE4R5oNp=kap#A#45#L$kOrtS__z@qh0SHwg6;n7^WxdjQ<`&`@^6Cu!6)3m zp=`O`kaLE#*?~lmv|he+olmtsg%@r}%gt|k0%~}cFG55z6~HMmcHGiF?w`wQYg3He{radz z>o&=ZsRZ{K)0%jTWhl%Y!q9$e&zgg>`hMV4`cZd9ZmSvh?{&aO5rJl*?7nr&ac1t7 z>&}|`yTDQPoGoGk%{PBOBP7pg{(6&oi=8FX#$b{z&9~NH*v6p$Aa{&U8$y~_LyWMQ z@RN_8{cUf`LlNS%h8xy$Hc!mSR}lyFKNv7_*DidsF~k#Xxa+ztu?80adX!4m&-*kh z>a&Jk;T#%+%$JHD_MYVZ$cMC$W-*Vf565BN9>4bd>LCBR9QmDLwSRHvT9_h$Y<%Y7 zbN$ypm>R2W&iH6p6&JBauLj&+z}xOkHcLUow|!4is1r8&Zw(gtEH=C|fg5c$y)7)v z{rS51kWHWp+3CaW)ji|gBK#nw{l-XA4lKbH+kMiD?{cSa^X#ZKQQ5}3oqGTzqck<|@}hE@c+@Rw%_mn{r`D9kO%TUU-$F%dVOx6b#>ghL2ZMQ zlG4W0r|dkGlvL7`l)lmac0KSP)$7W(z=v{-hvP3w^*y_%fG^)%v2_9d*^vGH(#3Va z_wRl?bv{N(Y17M-GphP9txJ8>;jV|>$X=ZLQTt@<1kuP~|c zYNL;j&tQyr*OD%nXmzad%4N!=??~fdIC(mXIr>!6#KCcV&F5}wF{d*vBS_WQ;aC3X z#yK;q*6wYla}#x@>?}^5M-_11FR#TL_fbo?$wY}kAzadJIyKMXe=bA~ht#;Vv&{>y zc4b8G|1wlb>BMZz*nLpTuwk^kK@-N1WA_)Y19eXFq-&s`N-=9@)Ja+Jl&7^tXW<=5Xy7 z#-mbt4!j5GwqfkMw%>FA9jip3G!%ARaRe>66t>Q*n@(jxP3KxT&@nP)_@kM1__oO8 z1NGnhJAM)|VZEeLxcoYbSp*P8K*A1x#MvxI|F&?e&U7BHGv@T~*lQ!4H!4I(SIU%S zd_Tex+R62u{_Ib@H0~SGe3Wi|F&GOo{=e3KFU!&pe#Y@1s*Esa%|60y|ReQ2+N5VvqKGn=d$?zTNB5T^X&Mb@*7rKHiuy)((L57Z|PZX(=4KU}|Pu`WYpvt|Tx5rb4)U#28F zgq**E^x61h%>JYQEc9r5?%r9%=tSgVg+_xyqp&RnLvG^)7UC2JmY3MhrqabLe>o{F zZj%3M;Jaxpp?i4=z1#?&ao~th#xTLBBN|@_7vnYYUg%Ot_!wB&46G5f+(I5^Pj0lF zo*cjq*ZQM3>nl&H$F3_;aDG$0wx+j{-?6N)p21Xnx8a3fHj!?MmB<7pT>DFM3Ma@E#z~;TVy|ZHThgCx#GR( z%(?GQj6PC|R!t-|CuK0c>9r|-+1E$TUL>}8?S|wDlbc`Yp|pf?Ff+VQ z=Y1z)#c6(tM+0(nsUhxdik zxR@Suj%Nr-Fs`*clpwroQ!1$V+tNJQkr~PM)RDk zNU95l3sV-KQTVLM6QY~umn9YUT^Jl#3$Gz--^;T7E>?8 z)tYCmc@eTMwH&uTO~QEB~HMh8GIfgLZ&Bv}wpq8>Kj7w@c&XsioO@;lLj5j!I0E~HJ+I6WK>Ny)Y&b@wB~ z&q)1pcHPNd^TORv-|xFE`p+vG4pu$@$5lO|Z*|-~ce|-6axeTI%|+s_Kv8ciHB30g zR7$;=8+PcsC`V_4Z7&(t6s~NA`bpd8xv#LYOWN@1MKF}!O`EIn-vwHpre6DP@!1aq zlM_oXRJ4Y;12v%B`X;n|`U=`fXp zg`Jx6n443_b4g85+^q6RR(mb=+b#48n6TzLO{pOfEL3V(Xd!W6hXYgNs|<<6sqy&c zAGLih9O+;T3dMH0Dn{1WZwKfu62>5z>8yoeZrD)q!pnNTCW~ObPHEuEx=V4ifybIk zUg~%lBFfEd^M<5r=QzcYQ`?Ca>)VqV^_5TxjX=_4t-Xi$%{NY*3_c@yT!={m3%aIS zxKk4^;LU|WTWbmzOXT{LC^fV|7}rZ!gT+^Y!{{8Bac}0-Q0^={P8e@56I%_;MW41o zl08P-Q*3S-e>)B98+h$RGl1fLV5BZ$WV#*R{BP3a&HKtZwzmZ(rdP=UwzVgIQ`o7o(vA!|Fq%5rzPY3jVTjQCwmZsNTf$TmPMG0JaGq0ocSS8EgS z^p;4?6K4RXK#q7>ovSh;Nff%rIb!+HnYG0b{Ego??0^TdcooS5?*5v;4=Qpix*)%~ zUw2}8b*+7Yud40jK=sdY$GvyWmI_K?XWm$*rL@P`B6iAMXdDEeGa| z@RHbEZ*z@VC&^r>|5R8PCosRxD>p&9mUf0l700T08^^WtLg zQzJJIpz7t^3R#mIq+@%mIAwC==3k7cW6ERg8s$kEqi8DOPN-IpgBgnx{F`231%{8I zrqtX4?GV3|fNN5=LOS*rqnno1V&KkQ^<9urk1&u^R4#*-*d2k(Rch#*e$k{0R<~v zM)iVs;Z*x+e4P;kw>W0joJ-%DJE!O`kwaYUp}GdeT78P9c_KgfbD`EY2x>;&pw%c% z?EVmb7j*cfrSe$X#MzSeJq6!w$xyld-Ivfy_a@-y%5b_!H=1N1eeD!6$ZuD*@>r{c z5Y=c(6uwo8R#{eQND0D^P)>~^m*w%@2Dsm0_6vXMJ;9u&1tX+brAK+Eaq{n@bA3OP z*QPpoem2~^Wzk^sgD|j@5OJIp1`P*Kxj-O=5cAm#3A5|Kh%d5Mff0+2Z@e~v5JTtU z3GIwik{a34gnYn7()ZIoz8kR)QEsLcW#MYbK~&j`fnUx7Ov`U)B?knV@^8);57wBt zLi)Qdhobf&-`D%Bd8N5TdnPAQas;$%U_ac}&4W`xOg!ww5kyf`Qm>25J8<(YJ>AL+ z@gtFX8~rMj2fa|J$Z)NK3=yfnGHbFT1@_z%vLTlH%mdLuIxmG64GJ47_!F{IxMtI^ zmpA{y)7#Uq{)|YyVr*=R2Mms{LsV)hQoq3uggLXlY+SmlP?UxllY}YY5T8VwcP9T} zGm1h@0Ee)MH}(w!hs0%M@qHE=hIQ+_3Dzg3Rdutd|G=6@yYTi?9)?k?^ao85^V@yA zFGCaQKnVMQJhG5QKG*j0a%~E$VpQzpxc1ee)~iME%MGfW<(oso4uu#yJ2De{?HpTl z4xFy9dk|i0%r57Dq8ie?9YTagBj{v*TcRi<(ant+t5;*gYmnH>g~qcTnn{)=aLsEj z-5i7qj!-mXP2ub#OYjFr6O7lNmfer6vDWe}&?Ex}8|2ar869yH`{J5hEi`?@17KSH zS#+|jm}=k@^ z6@RD<_0QpmU$2dY^m@FoV|jr?ntGhvR&*k=8Y2h;o0ZpWWc8cPHZFd!J+tnXH$_&D zSDb@E&U%_@h2x_#ZP_&KXB-F`e-I3#u+Pd^2Y}e(EQxNY{{`*J6U@I{RU^i`Tpm3kv#t*Sz}2 zB%QtGfU9(M`z%B+w=WjQ<>-(+^L4S?bMtwl4a4dqtPsrC&^JI{;Bp=az!S%hT`c!8 zR{!Mv=a5$3R_(!Hx1HgZ5>${%j91a+)J?bL{4v|LmekiSZ6Sqsj9nM_LCePt zEws#=@2flz9yKNjA3f>BLeaDF#v9^sKmI`3`UMXt8P^yE%bBJzdFRzfT84QEjCajZ zjCUrZParixPfwd!@AL_?Z?qlp+NFHS{RlYE zf>=I}UPX1YJ=o$W~y?*hU--~VKn>DSD|6rj!sR8%SHQq%@+ zuEHU5mu-I#U0lhN@Y`mI7kj@uG5cg$A@ilMCwKo7Z7XSem|vwO#lN~$+|~|ttfjl1 zS-x^Dkt+5FP&M2z(7g5<_0OMAPE!=ql)oNryEgK%LylYaA*4Ul{+f5FB)yA^8lDzM z%?cin{bUcw0j21NDFYQOBKbgFV#VU?W7mi$LHc$2smmg_W#b=?D^CWh?i-2fkXLi! zV|%_NLjJ6N=hs1-h)Bk%?L)QB11w#PD~!e{R2u5FQw}T{sr^GG;G&>77D3kwLJqVEfe@E}n zSRLG|C^UtVEltHUxQInA4$7^jC#a<91TYtnTO8MZNwopfUX?rx$9Y|bE&$j}Sntvr zp6b#H zR=1Qy*|bo`(1<-?rW0sfh7{fwjnvmhiwC4rw_|I=>a&-)ZZDUNbQj+Hugyg80}kVN z6y5xCVbNjt_s#zCDrs@+=DY&!+XZ5l@|fZ?D9!qV>2faGM=PVA`mXz+Hb!405TWd@ z@5|gji&?CH?tX0C!*VOxGsuULuhqPZ?;PHDCf^~sE*x?|w?N`(`*xTjH!d1CI=H10 zkzjO^i<@xFF2|v|>+_o@UBUo#kSWcLJ?tX?oj>3!Bxl{a67X-mH!2 zS&P_k!-36wOoV7@#tzst6|c9=$br~}csqK5ppFI7;mhKeYf)puQc-1cRLNZEA@?A6 z6_y}c-2x{%7lUmbY#6RWcg=)zp5`>{_(G>goZG8%(J(^*EYt)(0m|UwYLv&K&5-2I z(a$$BN7pXjJojSXI+&{J)^#HS^lk56yXyzo`nqKn5aNy4k_%P1(k{p@j8*eaHte@f z`xl^fZ8`PH;?vj9u;^ipG}WI5i*$d&K*=E^vwOx#RmH}i57jk!X5)MfCz+LZ1UwCO zSFt+3Ml;hy3#%2SXnYPoWN}OWtT#U8(2l7_9NSCB@IG#v-2DVW*v&Ehk&o5ngJo~A zAILcMOctjVQ`8M(Egjdx&p^yG{W;-;82#LN%$sNJ0q2EZ#hu#w3y1=XL$#!dG}Gcy^y1Pd^D=hCY*T?970P* z?_|~7iNb_Wbp0{^cxh=#AnuobK>Q{>>Xl8ZA)=$2Rd=4CQpbTLCrJ= z#hCwbQeB|k_@OZ{u^^TCP_Yw`DK44H7%cDc5 z#T3S5P0R1O9(~vR${(fQP@T$+-5@Aq26f`LYrAWoysqlz`P<3snpjLy?%av&nPv_5 zz$l&VY$=hpEUQxJktN>0t0aWo<{FRLVjSdW^ZkN%Xt`N*+;!lqe&pR-Uw>6hQZ+X% zqQD4xCaz_jl%oHKW&6}ZPnCXKfi z(d$fna^2x|aTG`gDe8)W*I~7oUH>wdw0)Ji2yr36Tz}I9z=}uFa1rx(Tm%UU#zoUX z!KGNZ)vB@5TemN^JTQkNcz#P)>E3z=(eceW{Tt#{H{PfW7`a^c;cTC2@r|Qlr4K4y z_ZI9G@7;Ee9*89)GB)KlB|68~uCLWQeq zK}DW9V18KgFSnnT3$DD2Mz`2tFm7_fy-)q9i}p~HgaOT zevR1LT(#J9^EFJH)m;ub$llIx^ekRl5X2j!a=!9b z6()GQh2)?r%r*8}7}7vTdadmEx>z5}*7hg}JpW&A{G)2Z89H<^aP&!4LIkb~*AYRR zNgO^fx^yG6V+NugGf;Z5+{^fpgFrjYvv-d?pO!{amA3YmyvQoC-ICkQ6rmqMB{~(| zWv#TOh2+WT6z_07wYcR+ixST$HE_9l|Cz*hW(S& zS5o5t?I_#gQ^`R>Jh@$HQrN)F4Ge05;8F$-)D4A=TW-)*?&TXA%~X5kJ%zZJiF`}ZXwFyB$tVJs7;oN}p7pr> z%-#b3&B^%WO=_9e1y^!2JHh&a{kJ4Pb3)RKx*@w*;Y=WbJ_pT{fW3OU>cnrDr@IIJ zfs5XYMe=)&eNnkkuxbMT0jXUa#kdD=c+ot#L*OfM zH*ZRf+4bd|vCgaKd=C_W%@YU_jmwGb&;3B{^Prhkh-W?X(*1h)@l_*-E(6U~KQC6K z>MHNgd7FKdrJwkAZeUkY_m`C(`LA-<>bMmz3(FAsqj6PcHo>0tNa_ItWdDJnxf3h) z<=ZdAm6W#ptrN{2AOragmo^}fu1VDiT+VU9$7i^-!y8@B#UuaslsG0mg5g48=4_`7 zf8wDUZquzG+pzF=n>xlWswd1#kZ+cPM*cQ=zyBpmy=Nr)w-EGR8ESE4JXAJ(a;@ke+NU34f zBYsB*MFBFF=X2Ru6yE8dRx3RfKe0-LuO*2eRA%aSN;*x<=I1(`!^3g{$8r}B{TDN$=o@5 z%Ii+U<)@i#aG+O!3sFyyZZn;E+7%(XmkL13uZy2}yUMoCKzVH@K>!RJptY@iHExJ} z*Lm3c+C!kI{B`IxBl~E2WYw8x6Oh7Z$u*g6-0##Ir`^?)hA*op4DW=B?j`a66wYi~ ziFm%~JTUpvs`E(&3x9X_J^4HT;==438_@TcBRxNjbD^h6obvLD6 zL%XB2fK~DQNVkei1ruH$2oP6l5WDxa3Y<+pQf1I-d;apPSmT5LnY7dX-$@ZwKrze! z`Bw#axygkv|6So#aj~OIpc65co6UIUtl8wgGqUMqPn+fcob~S6oIWt4 z&h%rof$5CE5&EtiKtDT1qf!H&yl_AveE+vFK3h7dp745n;KLJ@G)F^NuY&=;Ym+tl ze=zAz+og<5qR3qxH+@tc`8pV2J=t`AEHy$jmc)PZ{r`vLHsnP$9L=+i9De}34M*dU z!+TBRr%sx3|8fbi{TlcxDgBN6%$K+r{^uGLpcPgZgAJ4V9l%Tb)teWTEk!pnO$F0! zFP*AFPt+}pNQhtZ2mqs!>{MS)=d3EqQT)|~be$UIOY(QI03sE&o2<%#k6p&U3{_%n zd40rk|B3>HybH-5e%6g13hD0h-C`&&(P&vvgk4+sGv;eg0Wfb;R`Szjj2$4U!y4L} zZM+oG{z9mTnhGG&%{Hljld88dQ2u$jC62Om_+7ZedHy3JKMMJ4-uq>hq%ceLTK@sx zZ0{c1l|v-?eLZc1uhr#k_0;XJvWF*~&6txJS}pE7tuLe+>|2GzkFF$r{sYW>6;7_e zE@U6+sC>$>4c@RRyxz@UZg??emum7%-E{{trKoV3VBuI2e2hE`?F#E_{;+#Rrh2#8 z9eww=q2GlZcmTkCV7K5r>r26h_56V)WS}FZy0$+I^X&@Ud_lZSG9G&|;8*Zn`h?v5tl+(Pd3R5A zzUsIAM9W>z#jtci!DAclvs0YPd~w(ViNCP4i~8>9=r)ta9Rx_g3LO?JbZ-qGT-D_9 z`s8<=L5fh5<5uy2=EqFEG!2`R$G=&pKK-b1=5M^S$8S|pFqSrqB)9bqAyA0O{b-Oc7A+kr3HIhy#IkGL zh?gOS|Noe?`KyEgZ8Pw>lYgg^L_cj%Bwlm0eY}+JviSo1&uX8uZ(&>XHtU%%UH1~T z008YwFxt=w19`b#f8rNHpor(avsL=3O-(NAWU;f#@V+IOQjf&HiNc5{`3@V8a_l8~ z}AE|ErSEJeZ8w)?HH)q^< zRce^>e3O6s+fBq1%43%Qr=YWKF~-lfS8eyYy5VWn9q`=%=hFD}v)}<&wP&OO{nAH8 zDwg&y8vPKGYkvQMg8M5~82=Lr60uE4t}ouerVHYCEWHPMw;}w84Gg$e96D=MruLTJ zWe+3HijWJ74d|Y@Al%?NZ-=SoL2Ha$ucNs6Y-{Md|Mx|vw*$`DS*zux>Q5sf{Z!fX zlh=}=7dvYk)>81+s{vGcva$kbHd=|iPH5fh;6%N;nG1QY@1bA$>0c-qbfF<=7f_V< z5QDhBb=@92QNxx+Bef62r z241wy&g#7Ejv%-zfZf8y=26G6{xv9)uC>oxw)$0NPM}GBHgjtcas+Wla1xCa|bL%C4oDlp4{cIpnH3s8GN}+$?KIM zqBn^>E9K2S%DwSRpW7Ks*t*<(%je(2xy_zADlfTwEO48IV<&3=iwtwOYx`KLxsk9J zT)NA|du+PggSIlTT(d>kSS3jQ^NHHvS4f6GG-KlDFh^K3<1HKEOzSS0$AYVvN7u_+eQ|Ch?Q9dSmyHvsP2X&e5n+pgwB}eKm#qJNIzc@Y)W2 zx7E{14la~EzpwJU=y*r9i8ny{>)1WMMNW0`1s`8Lu{!mj+SkF>Fq4ieMN{K!h;Ui8 z&W1{RF9+FeL0P_yC7W~IvbnDk#PD4__E+=5Zo2H{4F@YFzbLSMrzSbZSOK3hUj>@? zBjSNP^7L@_jXViFxYo8Ixa~E6sQ;9;i&L?QA`w4?`?IOlt(LxHf z1{Qb>v8wYfyqZ|~(QBGD#2MQ2lDxjTyY=Dtim~hN;@92Ai&cW6Z0B)$@T?nSc298j z#Q6|vyjr>Q-C%D>fx6fkk*UbWVIT@S1g#~@ksNn7P9pWzV22||>T&n;>Y8`hcY4oT ztx*4(ZcjeO9&mGSgX>vdyOQ$jHHnl?-6QQHO?ASrH#39UM>Y{Y9JZXS1U?ibf=xo9}#b0yU4kDo@lEl1ugjx`Uon&5sDUCx@Cqyo5mpg6Td8kS7(1W z`ZT^Hp0f(4?4o(d-j%~zIHqEV|c zHS3e@5CF|8DM;$Gpe?)DpMkc(6DxtzHHGVcmvUPNEc07&CjPfNjd+{Cv;XqK`grd@ zpFODDWaFajBrj?JOKW76yBVdh!R?J>zBartCVbg(^;nDgug!%`E4mGP*IcL&}rng9kbCL}~KR%hhBjOZn|DC?P_HzA7z@c4n z{0fk22cog;)_Bj5_xmM`-<@Y0=kg++HaMGlVKr?&-LQmyYQ-^auZ*brIN7favnMM3 zx9SmlW2^|a8c|tIFkEtvI?pyl?~JNmpVno-3N78PZ8Pht4x5L@_x>aCz^1@Ugm6F9 zwB7xX@y-F>1Jc6`)1imu>eVkk0^QAqekZ?{xB$D_@#E`X{I|aTCB~f)S#_s1l#qG; zDN#*Z69+_re`PN(e}2Jve|fL;HstSxSNUYnOT z8QC@T26$op0oM3k8GlgQcr;^hsPc~l-?gtwdpd+b8>RZc>JS|++MjO+TX0*X26oK` zCGodU}k`j`{66^zNZg8eBE})FR)x`Zt{B{fU@tyRM5mdUz`elySAoDm{;6xyg-{Y z3tc$kUsT^q1?SqsLi)aM&%)|rBQob-H}u7XYAl%>@65$w3cJp^H3WBMaSQ#HpZ8^M zR{Q(HT8MMBql3O9*~T}8-}9-w8zVGchPHJUDfXnOz-u-U!Xbo~jz7tzlU(P!;<(9% z77o7iNw@cmbNh#68DFm}HdVt-bWU}L5zL0~Q|ic*omZCPrxr4TuuIZY$RiIc@~Z9& zJ?DjC_1mEFg=pV`y>2`{#jG|dm^cH}#Hu3=1D-v>vzUW~;pRzEgS%T)qQNOh1T^0 zcLy`FQO8Q#txpF>g^Uyo)WHsa&q+$ifdx&zOwDRgEGYjj{66HfA=*Ov8oswL+yj%9 zcbSp7=-pBxpX!&6^!(KQ5d9BzE@w#{)avZ>Wn8H7j3_3Z_$xg?Oqc39FT&2widD4- zmnuR8-{oxu^lw&8yQ+*U}2Wyb4zzeK?XO@nf#mpFC{~Hm#~{5z~Y0yN_G9CZbTkEg5!MxlK(4 zFFWg74-)dA`;ajQ;dkHC1d1|n#Z&{8CjE1%JDgRcG2n|2pU*I#ZCu`7{7IPC(>$NI zygeIxkvQ8`NXTn2UWNu1@ba#e0xM)vu?>GG5uX*6H^PVKAPRL z5m_{g?IWg(&O?BRx~|Bq_|dp6<)}h`U4aTk7+ube$?Ob@Wf3CkV6NG0I3*ZWVPleX zrYzki%GkoRNFbc6NN+0T1cP<@tQLf5ZW8=3E2=Nr#G_0Dis^ETeaGp_p3p|11Qw{# zZ9TN76Hf|B7KZ!abv^9xyTrWD=DBdrRd?|qVRCMphWb==B_a{-3eziU(0oij1@G1zx;hDP&yLUPa(Z23+tU&1)%O-$gieu*Di1rgcg29>pQ zN4gi@SGh^wo0Qf{@50fA9;6zRD3Y^mOD17b*iI=G_*r+7e4<#*{3$(*F*?c6a}e)L zkoGACcFq}-+ejG1jzL0$1Fs$`c4RlzDRK!jHkcI6aJ1q$2rV=}1J*Bp;}_c2SAcJi zB=K%9Qn|8?&9m%%{6gVTwt&bM(x!qBaZgseBh|={xk)L9S=bg{9i*@MPY1-|q)p87 zXinE1G{`~=Z#|DP1p(<+GbjC%s^63C#XuN6|5uw!XW%nN=V3gvv#5jQP>d+lxVi|W zM*73QSoBBg%9o0JOS&vR#*V>Iu6D&s@Mww7cZ3Uz_iqZ)bKLzcV9j+)qEGY5tZ;vR zRlOj$;wjL$81_o`ky%}1O4ZSi@|8@bEN#5boxFW$`G$*JApH@GF}99}kDcL}lqjm9 zXf0L^OLW=|3YRg^0$Q}w2&nHk)fnj^F{d!MlvknVvF3A%(9so9P6jE~U7Pi!O5G7r z{xD*3hj|TVlGqO--zAl^X|ThkplXaoO2C3mvL+$mE&_&*!zM@V*$tmy)dM?HYsXxp<6ob#K_HtQ1b<^XiSEW)>+;#hR%>J_rxu#OWz<54L3X zboysG-Lf+Wn<87?peZ?^2yC4?@pExTByD$i5Ur`*E#|EvpMeYh-a1HdVl$xJP{AjY5Xh{&Lj!>OYNs*rQ;T}ZpXL-(0;&B>V;3+qdA12 zHclHUDG(jZrwI%B*)yfl+so(GHH7eKd4GzR4d1yB0A&j;oz()x;{MD|Z;`m0C(hw; zlBY}Nq{+FhGbo>^X?xNFKAkin-&qcsiNh}9eTPL0?tY~l{GR^Jpw6YAKEt9596_k& zI>c!|hyIo8evhA;7SjE!nw0-F~! zE|N6`wDD$QxZ{Jt%~kTrhCI)L7J`3D@$DAg zE1zX?IjTjxuj;;)A!b_;d+F_YosyO~j~xc3@ia3x6c!O?iTKOi-$}C5pgf7NXX!Kv zC)Ck%2PcoZ#)-$geMU3Ot~+bV$it0?-|va;>A2$};RlPGDk%rq zr15YY zm>+I|IDi(t24Rvj!Q;P4qy2uJE`b77+^UlBYU5_l+18$eZc|(^0pXYolD6Ipn>b!O z;0P!S2!xUM?fxVWH>Lov%I05Evl< zKJ8RWm-wac4kr1UkIv6cjnHx^QZa;ecw66bTI-~#*hNNPJYE-5X9JTO1CIbY%-VY! zg7O4Lnba88WOhp~s-j%2c&ELLb_X7pQG}s}22f{)Xu!>Qun{5Cd~|QK&8#uk4RB^9 z7MWQMCD`1|!Cz!Qj?QdES9RaZ4m8ec&mNhLA0)gP%E&og6)}Qz_ao40Pf`9$VrN;6 z1a>xdcV+FUEWn{3Bt98@cDVA)))AZ)p>OF_AI0S!oh+oZMbh?PbXe`ZdLlU&Eh-xt^0S3IY?v?%`EO!z_W{YIrkp_dsNAEEK~xhSwd! z?_kv9DyrHetr=JnhsWVn6GNG@UClKjKOt|a)eMBf$K8?Q?Wn|^)_I=I6GuQhu1bmF zbye9NgMOki0C|aZG}=OcfN8av0N(EGVRFL1Ax+41iFf=E3^zO}jKnp3Kl?ronVM-K z^RX1&QHOrI!TUQ4_GafJpu3TfShH+#x0!GF1ChV<`x)BROp>l4@@nt*Pq|YKuJO5j z+v-uL`pv8xCN~!39du$3+~Ov62oU-P_h!1m-xwP*=6Bu|-G0mIY)v~SjTYvw!~;X?DW z(eP!YdL5I`nS1>$-0l1TJhlYk+THK>GP3t*rO-`A&*(sd%*DPT9@66(cLD`4a=Gl3 zz04C{u%oX5YgTCEsv&c4^-H&kN=!LC+n7fNnyWL)_@VxstA2*mP*gYE=8y$w>Zg+6 zASq8=lPITP7Jqmr(>P5e->UTF)J-*l#*V>EFV>mJtlz^J>7VQpw9rkZyj>=;S< z4g<|~p%s)bZXL~=IKj-!(#oaC^75*39|#crNp2qBaOlVutxUq*NEDcix_P(&8!0gF z8Q^;6VCD{5YhkF=xa`h?JV*|T=YVXg19~vZ+tYA?O(1fmFI|G}?qaOUbMdO2li+S8 z7WOORoGsapfxAon+O;4BjMH>irhSmUdfgu+NedA4obEzpftL3$XtbuB?1OndZg(5Z zEJ0G6BB}s*U?d41Fc{<9N4eS4J<;XsG!B&@Dm>*r6J5BBJ!~QMVRvH3U6SkpO>I&(w$$w6Wp=N{cm8Nad>A=zBh(xWNJ-y%@g-!em*vWq4@Cj#O!l1y38yB71GfasLtLF{+7a%3Ppn{iC;0r#pGFL-=<`?ycVdlZMdBYIV%qs?|S^bse5J*3-O zsr_2z7}1*i2cF>MWo}gePHXcia)w|D%M|Tg4qw2q&djKj44D`B+_eyDeiKj$b5eV+sld`%prj8 za=eRdKKPfe^lX~2G@6~hDy0XpZwkV|Vn(0vevdHrOxIO2>69Oa(^G)T{O*_f=m=2aN>sMo)I=vL05_2t(oSV;re-_OMzRafi3?bt5NWY~u7$>jhZm4|c%#v%G6AvN7|Xx_5p>IK?xI?S1?)~$ zq%jEPiv@)s9Rq)L0d!1&w@&2?j<$}>D^&OygWiykv`dd$D}!)e2LfV!f!bM0UzhFJ z(Um+-F`^L&!Z*hMrlq(I0X1B;n4(_IbWMhMIT%{NFU>)VKj>j~esJ?7whTN#CC3^z z2Wf}R!Qn;3Q)MAd{19&6{XZA0bc|TMjm};@5a3xf%0(bnDQ3(y$P{t2(q@}eQyc3# zr(*(UZ+l9mDdOMjVl%DX!plL5u^L6$RQ;r%YF{WgbK*Q{GMkdk0K`(FfVJ+C=~1sh zF(K6PL7GQ1)zX&p`{Mm<6E)w%diS#flY^Mnon8)nJJ^`;{Uq$s`97h;v98D53QBp^ z9{!~CJY^TxF=tkd98*8Qc^S~3)k2H5?`jv&jKUnpMe*=Om|h6^qK@<#>A0b>E8u~2 z>_?o_7E49Ob>}lz@L{QG?0acTWe2Q)UXzeg-gRfD`(aEE7KKPL>F&zuaj73E%K4dr zY`S$AYh!IFXx@0`e4*H27+A)RSiKvTc+A&33GPi;Hrf2CRTn7=QbgTn!V2aZairTAJ zn&JSXlJGmteSq>?P}68=fF7^QO$X&~C-*LFp4e+aFUl@|M*)vqMva7~ludFDxU>8y zH83q|j2#nbRrKsSw=1kJ$zpvb9qlhLVnimah~Z)>Vo}R-qH7N?DBx~f0;8upw5>Rf z9bao=&7mzh8f00Fh{qjki0rtftMZ~QxjwI%|*eF z2W499?dNF@;eEHw-^tFJigBmVl2=3Jtl%Fq?RnMzCilh<2ZW3tZl`q`1cU@1J_jkK zv<_@C7ap)&XyQRX9qj%J2=6OjLSF2?nL3qGfjT7qRJwCh`BVe9oSl)g6?tiJ+wb#_ zb-p*81)4|Wmkj4c>(3M*Vjjg)b@m{Q+`ys6k>yjT?Xw3qvp9xZ6bD{(<#i-hW5ei> z4!u0$ZQVVyjb(^=F}3hJv3E=fG0Be+HQUIbEy3`f{$VG*T!V#B!%_f8lQU*(autc^ z>sl$E79fC{e_K)y2c%cmiXo-9fF7($EILUeyF|d~q5qOo(SDgyWAtg{S?%2AyA^2Hy82F^j2<=K zfeaERm)B&?f6UIUhawLFQ7jM@?ucUIGDNL!hLQ?mH5uh`)I^gmvB1QzKuaS70u$S3 zs~30M8~Y_d^}+JbtEbx`_Lh5D>T#rg35I(!dkp)C-kks~bPkrhIob(WSn1NB#f*s- ziGm*OE}N${-%Z{)0IF-&QcpQ_J8v%72{CZ=V|Ypqo2SHqyEttUZ%*cXY3n>}p0lD6#`PsY6wL+VPS>e| z@L7L9Y@gpJnMV*2TQW`sz<^b=Fdwf@36>7Ugw!Y9ZP3SGAScSKcm+Eu89j%_%!UK#7Po-Hm(WDr!d9wcCe9KnvPgYdlau7%Bs;iY~VS6 z)aQ3@b+Ini9hv^_F^(M)PFS9UHxD*V`WbT@jgO@=It0coR@g&~4m%i?-;js6^Y|z^ z>OVolyLAae5C71IzFUW5Rth6)f~=E2?=l;Dvu?u{u*R1vLh%n6p@g|Wzz{@XS8 z4K*;I+*IvJWg+6RY9sibK^tl^@<$(YsO&aY=U!95-s(Jwt&Bz#n!yxh2T0kdp>{By zB3$~8A^rYLQ2pIXN|+&3zZfKD()A2=Yz~VJU3Q}BX?gCGaye$5*z=QerYQ67JBHI8a?0L(QfmJkb$G7$YzEdnI}DGa$6lJ5|lz~3EAJY1FB z5u&%)?k+m+%#zg%#I9975BC8r7yDNUx3APeL@tn)E$T~gn8S9WGolpja;8FLbLCdWq~`)v<4 zn^uM`1}hfpqaCEwOo>t$2u)Akh^X5WbRf`EW19s?bR23Kr_xhgu>=AExa0G zM>YC?82k2kDAV_U)yl3`v}J8hV{12|(!n98p%u22Nsc*9B{3MvDPs)EZj?|PDPfA7 z&xaW~%&4UlF*!36Q#8hDkTHW9GxNJ=RLg!pzwh_s_1Zu7mB({G*L~mD;eB1#`-&g6 znA4VRvvD%lN*P~DhL+|qi_l249u;2oW37KT);{4tZcy@#xt2_J7mur#PQsi4>&s|O zQgw5i@wCh7@VQ$y{UV`L3eGAy&!NFO(zbd?F$am*+lBj`bfu@TI%k-&&uNod;AWJd zi+|wyOD)nrIich`oxlWDF!~X)BP`1tQjz)s{lmxQ`?n4A`cmer7BY>BjZI*5`uC-9 z!X{EMFK(!EV$VaC*Yl)&5h#1R35By)T?yU}4n3!17$*boGKV~~*v&}ueiRE(9KXm7g zm_|Mxq>z$bU}()2wEH7eeFO_?*vIk@Bc-|>i{W1lmJo{_S}^*jF;C<7akc7 z^s6u>)j!{?#|Sg{*iBs8+LZ@`#0Js+8rnT>dfGNe6Lc6a_DY0d?$b?w787ghn9M(l zGGi?){4$0OBcrW{6gIStunHGG)RaVa)lSyO&%M1;J}oBJF?nQ_IshT@Yk>-}XR`r! zm%+z*S)I8gn$FxujV}grB_+I)z>Bgvm3HVK#5GL(Qyx?BlOlBCM}zqy5J4mQ2Cl-N zk~bTEniF-xXv~SP?q320Lyle=pHqLy2k3)-StKg0-Wl0lQ{8{gbI?lyU~|b z=VI|1>U|1cMqrI{qsiH&Md)g^OPbcoPJOQfd$9^2`FUzEW~|0o-8qgtTk8~wlS}q_ zGBuLh>*I2W6yrhMtP|G8$jPXh9_)NmTb)^?W6)8}&l%90nlHb~aV#AL@XN?c=Sti%5`-9hJONU*lZ^K^!L-=`gV`q<$o}#a@@;TFd0IkxseEi9({I19n^ef7Z#3xHL zCSanPxPMMFUf<|SdS+ovPh|Yg7EM#wnJbJyz)4vKg#;?%QrvE_*OR!Zno^*op(bjBM%OjnKgt?<(?%18)md!RveGeJ0FVg^+ zy-EDlyhk=i+q*l@n`+zMnpBgMiSahJcGE?q$vda^jCX!63jdxnI%3f5p*mm1uPV4pFN(Zc#NACDSJVh7S-Px1)2>kME$n!Q zKa`PCG*&CuLmAEQ__D`NbA2uhir}YXl(4{vO29klzdf``ecM?Xwns-_lz+ zgBZnC7`ICcML}I73fd#_zJdMX*Fg#}WuVMmv+^;J!R;)$7*U@Q*!Sx7O`J{VFxKy% zSIm1l#D$02VlZB|CcmVo7>YgC_%0km#A@x&)l5t(;b}{{&A){9Wk!T@YnB_I;xX8X zI(T|VQGI&VOsYcs8N-us$^3AA5~_iz=YP?~qu`3K7b9tg(vkecqX<#Z5z55<-q+m_ zE*Edg`&1zr03gF3SUdF{=J?&I(RoI62FK2{bG*=gvKW25Ickmx`V4~;dk=Sd4R%4* zjNzn<91zWE>qn$2U3t)wYHE~NphPQ7BUwkJX?f?qT0Y9{90`YKGR;xr%(Io@JO$hb zn!J%*9#&nBru`Qw@g){gdfZ_hEH|A4$K9jr@7yn zyLpP|L{I2#c!gF#%q!B89DJ0L`^J9K0K5YVDO!QVl6gs#YBc!gW*Sx4xO3hP;(Wn?WdSJ~5Zs&HgL2uU)oL30C zKqXvrgebF)oN}L){&OkjqG0xZ4sHJNDdd=GiLwDEbm1V!r05{$ZJr_KryeLS9iJ_o zh#Bt^cG46;%Bu3LM0@FZ;F5$32z?d#^PG(GGgkZ>`@JudfF z1OZkb0XqQ?REVKR+L^oFSCjvV7A=hY_~wD>g9o3W9G zVj0tx6m>eqTEJxL?Zw(eXjKngCzV&LwzRhP**q~8CUo?5T0UYrFiF&+klw+`2{+y+ z#{4_Axgm2JC~;JmGqR|uD&DQ>n&nlJL>)6^T^=L$KD}9G^CRndq9?;9vFpH%8Rw;1 z2f;FQZ!SL!ZigS}bHUo+J}@(Na1bMQ!0|5pf~ikF<6__6lvyM-5*qP(GN-<@*1;9X zp=ytJLr0kGi!fZZn|f&&E5lg}+p-m6qrb5OKe5}Gkx2H*O&`N`s<|R*~ zInHcIiwy0KG0K%5L2bt+OAMTrl+R1Ax<$+@v}-o*pNOs`+dKJB1s<}kb~Bnu^!JHW zhhT1(S|C3LYe6{IR8BJaW1A!fefV9=Npn5sNqt@}9=pSQ4;N?k9t%v}I2}-2lAoye zSG!GzHfyAZJ3*_$R=F4v{d+ExuaL2s&DXmr4HI7Nom#j%xwyiCU`>603}TQKp3Te8 zm}b&{LtGq8kGyl=7@{*#nMfF77LZ>hCSPoJ-NmxVH0<-*j8WF|&nUf2A5pLP5o!$e ztc6k3YD;Yi^o1SEF1N_mg5_n0?YZSSaIf5M81S6sJC*^n$H~A{WgBk;*RC*LN`1K1 z5-WieHu4G6_d}0$SU1+Z*?d60&AF0%W?=_CVG-(0s8*X(q)oIHgYGbQ4Y=L2+tW+>E@+1X7p1ORd!<*JwZY(h2-sFJ^u3`4i?42`?dCIO ze{XiXL{JK7!G*k%E5TXU8jl}W(DA>)(B&0eOlT?X`S|?fF zZJxPiyw~}WTS~#g5ZT!y$0u_-c@{kD?fxLQ-eT*6RZ|Mo7d+_*FTjF+UY}o5vGqnq zR;^kSk#5l3<*-0!f5TKcMm1<3E#@C}_wTL_$&2)Eus43#(_UNX_Dia2B>!ecoOiZ` zExz~ND7T$n(EE;t^fnkq${};VH-iUasLDyFjgS^T9qm3PiLR@X0d0HrV?O7%GURTI z<|?%jEr3$@#t>|CI|425EI4JP^tRH=ibB#l^^J^$+s58QNL=lV>5rHzU_coT`;F^D zZgCzca#Tb=P}=YLn4!yf^L5)^3RHR}%rM{f9iGoFR@UXr{`5)n`+4y{$kym_c%hGh zpbXn3Cs%-Fo5B4)(ty7bm&bbi&Wv}gVZT}nr6VmnGolcg>_7kK^_K1li!9)cj=b%! zY8dOkqZ(373^j)oo^6wy|s&W~lh1%&fk$sx=!&X%F3j<7|y5SX0Rz zUZCo#-7w!RE3g@nU<(cNA7OkP-;!LcUEN~Y_Z!AKbvg@~Qk~B@nBm;=1d|UVTg;~_ zFq|pl;YpuTC*2(=AdyUFH)l34rRJ2@xalfIhf>Bv2-+tB=UaW4kCP70)t_+lEP)Ky z^jB@Un>mBi$_aA$tNok-<6~*E6~bE;worfYvq83-tTg#j^O$TZ=i(oe5yESJ{=ufS z@=i1SoM}SstBr5;N$iK@>J3d+kX<~@zq_R4I%1m5L2ZE<{Fl&FX#Zqm!CYsBT2BYj zTYNeI7+}_73|hP-D_jsTSZ!xTo5T#ryrviaIFlH8=5|E>Z6+#qPCmYHt2bys#pJVI z{F#^yE*s8a(lQxjz4@R>-N(LL8uzdr*5PiN8KIAR9H@HIX27u6m(}Y!nGfyL-<+JQ zk3kOZBuDBS$M?F@iJUu7iN)|y(x!Nh%SV(Q@*~e0V8fL|fi~M$b}qwTYoiht<)mM- zgMPLfR6%5NkK+ttIu88R$;Yt)4HGBlK)3$pZW!p35PDSX$L{+u7zYYsJ1f^sz?{>g z^`ZB&KP9pB9Se<@`prCiiqUoQ#pr*lPTPjwS`AGGEaH}|5v(=LZ~PCZ(wYt;E+|D!PVm(&f$o@g-M-z~vM!|KV`l`%J@(lC#u?qBw60Q`5In)_K- zVUXqds|IwB`Cpw=OY~Dy=A-KbPb#6IIkYZKdGgY5l`dP44)=S4fpJG5(>)Hf{4{)* zG}mnL>Ad(#MR@r~c-3NB4%|EM*2K-0i8yI0`=FcE67D4}X{aSs{zmUB`o0#8z>~kG zH@jqM+ra@Z#N>D?sXl#2W`tM6FvScsh-2mgO#x8Z97ncRAmTexEHmit`z(h%XJD!K zCP2!adrD!Lna(cmsO9Pvv1~Fpr4<=D0cPAOZoxu*DkLRSAEa2=rS(-21IwXoVov>u zEWK@Q@h^*s>LhyEK*-HEusfIA*us>RBTW$i@EpHm_SPOm_Fe{L-mq#p8)tW5Hz^J9ugVzDcjSf3Y7cF^bT40-O7u z(@g`jwU1FLp$4psEEhtsX27kb@`35V-|mFy1A3$?e^88f(TQmH&n9=&dpUC*-1w;) zW}{`VQgaxnGq}fSl14>NdhZm`v6S7{O37!v8z#XfueylG&jVX}>aTh2g; zmY?QGAh;>H5K#v|Id_4z%6tBx>f+a!2*21k3cqMdclC}Qb+MI_nK7OWS2#Q}^+nuyIl;}9aIR&E%L=JGKRjJsC#KMS-RNzN^oeG>b{M>i}>#J@ZbDGh{9g{N1ogw~s$rwssr9oKb!^$m92dZdp;l z{_Zp8cjJxiYw^5to7B;x<4%V}=;G$CgFtI2TROG3_M)x4s&X(}CVLiZepRY&F~jsa z9;IZYG&JucC*cRgc9?wZ$2DwLuo%f6FAea z(q8CzvBh;Rkew89C8=B?z<=l~0dp23aj~H@bGX zO?vi$UW6T=J7TU8OK<%H41I6JIbW#noiAk&a6>8`eMd@f7zlN=25-EYGihzbfAR2F6SE)iT&3hHBEq*z}Hl`q&Bc5z^Nsaqv+>t^X~TTt4hxf%$znDyWi@&Xl;oc zgG4u)Uex5cM=jp^as}5Qja#?TS1;6<^Mk?ceem2JOW)ZkGo8@h-xLg)>kZCsT(i=| z)x8PHk1h7$&RMwnM$`A;k5mTHX2tDR!;$l5Hv`T8@u#o9aXo+VcVmr{s~aRBxraUf zL6v?|=_Q?*jFf@w|Ho7N|F2ruPJ7U^90(P(Qb-(Fv(Ti~3zg*wK76o%11Y+kHjqTaRYwElvt<@ikiT@vh5+2lzq%$X0FJkSw zfl4_)^sCPNt6zHrM_d4V*f^cM&W2QR_3n>fI^zBpiF))~%K_ZGG11Ap@uFtMV<6S% zhuZ&P)dM|vu+yty_k$Ov|C$h}C__EVkF!y9u36#zTYC(e_JmOaIeki z(zGa7hUKQ1?uk%)&SLgsEQDcf+>>2}bV9in4NP_lVc$Um&15z1>K3$+J%#JXaBcl|!vOa}RpMAZ`L-=AA#Y|M! z+C?pBp#s8*u-rlM_x$%VCS&>8y_=|wqAu#3*p7i}1 z)#JZLu6|LAl{<6(8>Ke;CJ<;F-mY|Su42Sr41?*z+~xc3Q-Lwc=diTZjEiILYfQD< zks_7L@+w1~Q{fbDncf#dge6ex65%~?nftzhVW2&H%`uF+w4S8EZWeuNnfva#Ve zr4BFu;k}k-<*l6BDnFybz{Kzpc{{kS#H|U{gl0t~R!Ogwe}3%Af8%F72+oiy0G}ZC z3FwHXty6(niFnejG(_Zqp!5I5xw}pxyxnMJ+`RFGULzYDP%D)dR)C3kSI!=YPAqHq z=_Txh(8F8#8FOAEx9?L?84O+49twTd203#BUWQT4xPVT4;Ey%BkidI!)#ksrsX`^k zbP?(Z{6dqBFZGz}z|cq{jufBj4ur7ESzNV>HI^0Z_;ZUie=g~8D;pbfonah&m7%-z z3&r!@0sO+b$}i>B|4T}FZs}O=0I>_$&Pr1G2Mf2erk+@2v}fAI4ZDzwT@$Lp>>WoQ%SpF*rpl$`-o?EkbO&HZ7?xP5nD^_^y+ z`v^a~!85~;3p4IvKRirjD`Sp+IR`-jmxW!vD?jtlZ(=D9db5ATF`kXw>z`ecBbQ~7 z1i-)DM)Ch)^-GN;)(x}mHtT;nt#BE5vKNNLbv}+UeFYD42l$7qfHOv?47smyezt!r zQ(YP``??iu&ts*SGu{W5Ez}2iYk786z-VqZ^RoH?f;cxy16e?XXJZ9HF%)TI%7$~FS2dCY> zt69B;nbLn7wF&vEgASaX4HwhAxmIfwI9>SHTAr)I&ow5VIUk+i<`tcII%@GvqComn z(#Q(s66WYUUnAE!Y4am`Y`ecmavTu2F$!-Pj?aOul|DSY2LvGFBCWx>J;rlL0EvC3 z8GVK3i1(dPbmnQ75Wr)*F!ZO6@6ZkfEqWS=${Job575n-Tf4v?#T)@|u>hRFOPNds z;Y*_Ue~4Y?s+%UddN(H2c%{718NR;>@N4os_ke5GR^1?Cq=;OiSC=028X5*~SX_>SZk8cITQ{BnXCeJ}p*#7gGfWJn`OOaom-v4H-5qtt zQxrXoxo0lG_0~5HW<8ri8!t96AOe!0T3>mvVX;>rd(WDDo<-LNsgX@1Ck^ow0EQI(SeAJ=dLeB8G(R}!yP1<>6Ejs!9r=g))pTt-j;$=q^Z z!*XOu%BQpCC2vns)Q_*b2r$9q8)BEyT9K^Y!(T3KDMuJ8xLYi@Vsf^XQ z_qpU_r84c&e~|4TND${5pm*GoCVDp&X^@(;KIK05Mrau;|CFFr>1H-Mpgj@j|8eA# zvC1oE)|caR6#Fo1{-W7|CasO+gk@&hzK-QZ;uGQwFz8?AZQ6TFe%cw4yP=2s&*0=vg8-=mA;L(_lP z_lz*RC!A~q2Yu72IyjSx(U(*DUHh5fX{5$6H-^`k`L z4X#yE>FxP@i};OXxW=VCE$JUPA%v(b_#LOXKAZhk4&DWOJ7kMG_(qo=o$M!CmZ7n7e@M{F4?bwb?9uB)e27> zXBMl}um2#QA`pzN68y(if=?3(p7uDk&ZgHCiTNeMNU zNn|GJjdfUM=1=G4Hy|xIXBzH-UIF02NoRnw-{$PKfu4rkaB&~drVvY!V*Dyr*a@ys zvM=T{$_B9a*;r`%h6Glgubaiy+PrkDZ(?Pm>>|K)oYX!addoRF@8;aL#gp{?eQ%aS zvBBcLsnbag7YOp=u?no3>ba$kW%H#~OKSgTN%Ie&Lbi+j;10eK$CEy~GXhrx^#>4C z31!`IVPAs{;ijV?&@nNXRW{w6&Ws-P2xM^|Dxt0b|*? zBEC#xx6(nENT{=$4uO1FYEIXwbO&=!Jm;OW_C(}A=an1v&;D~xV187B4w;*~ zhyx{xs1hbf2I19w_}5b?bhwf~sJfn)$OtNzG6Ii2CNYGTj#CAuupvlD)yJ^b~*wIlqxQU143;p%Vlgw5c)Rq)pf8I0DFmiJWP?xF)cTBA%S-niFGG zA-W1WtE_IYsm=&R`NUDHM33eKrE>!zixHWIBAG?`iM-1rs{1N|BT5DyFnJag=X*cm zd>DB><;uHoiqFUSH38n+>T!&d@}pl(-pRY_8G^FC{iP>>*Oj%@W!G=5Ec&CnuM0n1 zB0cnhQYcvO@_q1M-X`DKH;0hVlI~71vl1&v%7?Yrz;g4*Fl_H`lltig)PW|SV(<1g zfgim@;7Q@LE$W!8z-B%%2vFPLy?fLtKBa^L$|kve?_8~p=-~q$=kwcW_I6e$ysVUrLg3ZBhM)8cp7fCV>|+vUIHg9O^z zJ_m^#Pjo19EU&9?K@ss?COPEODz;Y*X&Qr*wCRnOA$4GZ(v)78k}18-0ixr?bc9mSbgPCL*qq<=B`J=KNtyY3EqyQRK9=P|-~TY#s4(KZdnfQbQ5k}o45Lh?FP z9d6XkLms#F7-e5Hyu-!vfye1ofAJ5&MF^MFnfeum(bz2@M)O$QB1d^U0KifkQZ-K% z>%L*LaT{CdN(JN4#82F*BO+t?c6%81o`klMNq%$f@lei9K^}kRoZtZh%*+Iq7~||9 zrQwxZQR`#}>M#o>*H3uEXoVS1jBBPCzZ3YebG8nw)8jBx-JKB23{;GKjA>o-k}?8!Q9-@|_xc>40iKeY0LC z)L>;groJiA0*`Xm$0(n*l{qZEkvjXzSVu|4Ud#%`ia77IO~vk+6;jP>0`uvh}iCtql+V2?yTMJ2J9uDR9Y?3iv{JXU9`B_)( zqNuWKjl#<_h~O+C#MNcPPelHpSG&VzsrJ0hRXtvK75v46X*kzTkJnv+w;P)DqC~eu zcocRLl(O?R&A3_6-EbDmkro8km?i%Xy=R++k=>pGdVsnLrz7VD`C;seB;J zFtlJL2K`PHg9fnyf=>olrR9N6Xv=n;OT%)$*m4l_ZnldG4fp~{h{mFhQRbn=Zc&b4 z>J8@sLi|sbAjZgRPm2w2o{;~9m45BEa?$*w(&;W9`chX{ef_n&Zsw?h+#qp1qq7sN zn{111v-2kTd4szho&K1}b$_i*cF4M%jYLduQ(=d1x0H4tsZ^g z(F0G)x-L@LV;flYk-JuS-pjUXg7iZq*67mdHOmv74l%LYJA|ehJlTJH0BFxH81AZ# z6@J~;#7Y2-Bhe6@Rw!C#4Q{eQs57p=(W6|S&IDk*n(9Er)Set zlheWzE+r#vF!7th{z;H+Xj#u){$nc=`<-e(G;4Ig)1v*`HP4M51B`6THx{0^-rKvW zRojyBJ?K}sQs-RlC)J8`2SjW=d<)ddx(F-Kiz4O@2%iio{veS-6+-2WunLd~y1=~! zeaRM$nTp!{AhdYkSRtRa6#)o>W4yysdu^ur%d_M!uuLw4sav?m_?(ju?J;}EFff== z2v~^T@JM&XcdG%J?r~2_6i74i@4_nAZH0kDVO49WYKOJ3+%SazueZGsWu6iN@Kb}#6| zmuJ=J&VBMq;QSpb`tq?h(U!k@)5UlXE)vMdmYuuXa5h@ncxYpS(aVjBI?e3Q83_HI z(lSErXy4Uq#H<@cD8KI}TuUMn5M4RmM8Q;L$=@uMvN=PUsdZM_8jksBP(?$_eNHsz z9!J#}6228gKFbW**3Dwf3#8@76UnD*cV8+DkKfzo;L0#X5h2G)W7{UxsI5MAV}^3$ zf&SU+KFsrQK7{@EMN+(i^|uau0&ZbQtA$bLkjfVS0Rxu742^_cj?oEBk*DOR}t3fVrYlPTNHEc6M+ zj#_qLj=5EDSJsO6igYV^z<&z5dTc4jN_YH7^-R6jvXCwjo8GdU&}&%TNw*Ibc&k;O zuyXGW=nPjlco8q9@0%*6sHgTXr%n>& zBC=(-^}3_HxvEsT(HSFG`8V67U2?!=4tlUHRBA4VkvkXWrc+EQ2xC0K{GQFTE<5c| z!C4IYv$W;oRUkh=qM+{Iw;>m0px%|24rnK~FW(#$`V*bu8sC{FMx=mX)!23 z$$-ZVxm}_hzPjt1Se&f)IVI=q%1$F=g|(X5 zpdd)Z^f11h7tw8%g|c_+(3?8B)@m1vtc~}(6AyJ3E<6lsdadKf`A#Q{T&{C|`Gi8y zs}Fc;S>u{KfC)7ROdmFmCAkVn*xH+p&q;=53W#k_Z6k&fT5_KcWO9G#vAey$#m9Uo z#x{$;d$xd6yPze0kg4@ath^-ZWLNrJCuRv|M`z^S>g=krJrvmgaB=yGpmJq0*%Y9* z1i<=-Ce8jgHO&K0w=Oa(u~? zd~16pvb$+qCu{;d)v`@NC!|Wsa815*B|fC`IT!23JIzAow^Smh7H{aBoA_Qq8yt~Xw?%{=dxb*Kije zW_g3>8@H~mWik~dLI}B#s#3#CiLRBQ`AP?9-zuQqdl_7K^NoR5_hE(bw~yDRdl&m} z%4+yBN88S=#G59OqLZ?av6M;REMBY|nebu!k(E$gp0&BUd~1#{rxP=0EZQpTC>;!> z9t7QGE(3VKL8n0~Xe(sp*8@clLWdQTjFA<(GH#fUZs_q(7QVD#UGgzz!&!+$MIVX8 zjI)iKwjop9b)+&Gn_+7^41TZpi^uob0Zhj4>}Mr(HR>4@A7 zO@Px*-Fhk9WrBN6d{cn~DCb3Qg>Q&2?p@I-QGAgCo-x9`9tsVQ#w-!*raExd1GNuR zD1*9gNC$ZBt9E_X;=cd|8eo=HUTXFx*Lp@&8?;3~sdd=jU#*KI+qNxWF@T4)d-`nt zoZ;C5P?%b~o>=RkQ0ovOAMRUKnv~Mo6*osTM_D<%Er4Y5%xK9um(>oJ1aP){C)?dV ztVyAGA+`3!TdZ?0R&$VDi9Ce@TW+(ICQG~3Q$wHx&{^tROjvxcjy~VmhX0V`5iLs=gOU-W&#lDGWDmdTnkV{C_7?Xb#ecvtj=0b?UX3~Q zPC(mIGP!^+sj|D|C~6BsQ@vD+WpJ|VC#_zsVpruSCE0Hd>J?{?l1tSST12NViXSbs zUB;2Lb=+B>1+s+ZJNKDLkGll^;vl>GIxU1GB{#5F4y(Mzx8>-F$FlBrN=i;| z{h;hnx0OPlc}<}XTNM9T|1u=JzDL;^9bZiNkom6-M4bu+ z0}(FD4KZOo%|hoCmehgPbKUY#;s@UGbGa%A!UD!x#g4`ly9~G*2QuVU*w{X+uCRvy z4ae>4(Eluf7?A`p+ymSfXxKpFP-qk1n`_E$?^CW~I8Rro>bm$S_^&v_?War*^B_$C zA)>=v&5ATE;=Va;movmA?!H|xhqzrmMm!qK#Af-KcVok<8uG%25=!3MnP_v)Obs

zs8^Oy+Xs`@fG-^Hf=L&;6l+82iOcqED(mf`u;oEN852mGb9PXCr zAXdSsR+LXc;x;URYE$NXnj;=dJNYk3&0N!EleR$vyV@3I?pA>|9i2rQBk9)}q( zu|%@8J^zLJftAI9zX58 zCHR%}9OT=)`Nm--kcXQK0ZuCaV6k$PGY zpV<8OqVvK{bi-5mvnZ|?-JSisb%E?mDyl$AyZJcV@5M>2c|d060qF+62Htx;?kp>2 z%79dg*M-z|;0Mvk$TO%r$oHaXscWlG~dyh1M)7-WW>_Ti%6UdQQW8^qAq<1zl@guFtQG+9osr5rXtw zhMYh20u_A@hv7a*X1Ci^4`@h(ffDa({#Xt4DvPde19$WuNHQfE~UBS642D%i@D~1=0$@pIWM2#K0{cd%?hP0crl#GA<=+}lNQ5kGh z_gaG|#*q*yv4G}icC|nBtnm`ri8~!wIK|kjOVN4BXEkzjb0lh@#(2CnVWij}kK5*fcoVUM1cipOdz50O?zgf4^ZGf=tdB`SPS zx50(ibPWvz+$GFC>tTN^_!a*t_0XDK0FJNNCor96P>88w=epUj24ml&Gu&@w79gn# zuIH3!qVpO>6vdwngG**yFoz26ii8-}bq+-=n^WARWZ)P6$FZ14O3GL!(G5)|K%D&J zy{)vqO)?rVW9#C8=#5epAPW7HHqjy5>TSX5iaiUQu42rAIKELK&J0XWqgf-Vl3@VxN zE}#ptp(zf@>&gAsoh|-7s$U>cDxnWH9{tR2!Mjyx`L^9FeKD!_wxGGa^n%@chpU$2 ze{_XOzAH%Z*Y$30W?c2aZa7w&$_fdB#9Jc9Bjz2S+qPwaQSpT2mzm{=J*ij330+Gf zF^OTMMN49F2)iJ>PpUao%-oM?+7VIqYplr0_<&NfETPl~_!VMEM?aiVhBfdJShjvokfuzIUtW zrp)hK`Ot?81DbGGPh-@%WX$bvVzG|FKN}wa@n}@S_|d4tf*Oz9C?uh_xU;8(?5`|l z|K4F-Iq77ioBruSCFzgm4sw=RmsvEia!zTvZmP5BFTbr8ImNoA{uOXyZ7($Zaxz9R zU@$ef7a|c`{jU5~ubbJ*HMIT(lnDGL+dmHi(w8hoebJolMc}ygh~-TifpHFJ);Sv4 zV+Q*q>wAZh2I9MWO4k34(8EpgdI;;EAtE|LmIZPeGE*L12f?;7bHY|S`v`WGKA)XS zQQ~Qt%|bI$N{evPa7Pd06@|1N(mTeXl;^I`}S z{-Sx^aB`flk_dQw^sD651R-yIr8QLalvt|8N+Fj2(9>Mb)-H%);9UZDk%i}7)tI_r z7q=*yKxeXb+xNXa&m+wIiv>4Ujzv_jNTye){a%p^qvqV%LNM@W)Y$FFO8L6iy@=W~ z#-EC?FMDO1tVQ!G#Kfu+gu1XH%mc>@kaIn<98I4$j`go%NV|BzifV8F2NMt$9M7BR z!LdKYT^U%&a7D}*hTJ6tP_;#R?!&+I+{y=ueYQ5NcpSUXzo=Ro?gA89WlIP&;4YF{ z^)ADurd!7?(Ek6A^-_s=azr^M9<%tjHip z;#22@&|HxQkuzZCy94DOC8eKJ*#3DU)!L4Qm8h=HLAReuoc|=-WE?*2ho0$p2nx5T z&Txb{~ z4ne^%Gtv-Z1{!u3*|4CF4(R!TQkEu~17flyv;sPxoC*=Z)NGo>od+4r9+g6go2}o< z6iVT=k>sig_l}6n3dSt&=x0!sw`IkElQHavjD>!F~=k4^{()Y9isoPU8u^%M{;=Qw$Bfh-2%EnQ8)wQzQZnHzB-o2)u%qMejX%s zfQsY#8v>Vv<;IA{(X`6^an}x zC}sg~He#>K(@R&35Z&~lSIt>^6Prd>bp1E6t*4f_eUK_DF$BwFZ33qdOL#GaT6RLy z9&0d;iO2d6ONtU}_5`u=Yhhu=bYoi4vuwPPm{Zj)n=tva$m;^*v(mMnGmrLMB80XS zB41_id|Xc4FB!Wr3}%!M2O<+kNvpA9jk4=Bc%V;qDubF?V){5B91AE zKK^0fG!EWSI|L0I-^V>mQDXP@P9iBO`>LCD_uyI8V01g!z_({G2TY3iACFizggHDv z>H4DJY&KaY*@0mAR2cgcpbPd(Buk%L1k4GM?wG$KI)^L`1%^YZf0=Z3DSpPUu5l=Q zbR%~n%Yi(yum>kqjr~{f9}~9jym*)bFFfeZ!4mth%5JM-V0}){v^a~q*})ewMg+rH_VOPje?(F5s%R%DE zEFd2OK_C*%`!3Pyt{4EZ6L?X)F$EAcXcpsBfQ=z?y4&!yxIXgrx|Fq;x^Q`p+qU(P zHcVpD*Jn$*;7^-xQ)G!%1nn>ZynzxPW*Ey2m54~Y_6^Ui>m*fjG4?WjOj{CA9VE&Y zYKVFYeny_PVm%(IiZC?)Asv)Vh8D3yQ`< z!>bxFg3H|LhtdNInp96XH6+o9*F6|QCG=5RlGg-QE0NfEoiqhDgzhFX+3sxi!^8nR zQhH!#Vlf`4P*Uyex2A((1>_?&uwpUu>AA>epNGiSd$^F1y(t3~g>qzCtK7icq^9JW z%+_a{wPFumT)~!M`R~opKFv1xrH zFB#Rq2k4U>BeeCzG-9!x4h7xHlwHaGA0Y`#D8-9Mc_%E`vu3%78kI=r% z%ygP~+&O3lW{csGlplM?VOqv*?Fj#898o;?woW9}YKRdclH1tKu%L#&BGxe@&#7yx>ig%6CV+&uj9Wpcvq&~ff5XR>E%?)-c?dxVke0I02e0VmxR zw~otZ%tN3WsWz}zVbM`LAt+)+Jfx!{P$P2w58kM%^Hk#kq(XX#NF7>w2^xu#DZZ_y z4rH(qYxMwe2B3VWvzx(b6eWa~ckg~6VG<`=B<;C_^v#>=iQtR> zr{a>6+S#H5m+e6P9QZL>i5>+VKXTh*lvRc<7{JdUHI2}5NYwiP=gPU|f8lP(NN(1I zT_Z>iQ8xEkMWOV7n|fLqg@9zTs>sR-cYRHJ0L-soi4xsN6wH7)?*o6@2d1L-4hCNuV)8Fne4YVy`0B>0KrnkgUbB!*T zM+!#=f;t|)bUEHX^drQ$e6Qs1IY*qO&xhTv@_MkN-mS#G#&A&WRo?sjmK*D<)Mu{R zO1l)43L_LNO3z3v*_H@@UZ|rL;mRu138x|qQ2P&a5MIbaUoa(rNCHg$l)cd}vk&xu zffGr+C!dGMTf28D(mX_RewHDOB9f^Qi}!hR+=mQ{8Dzx_5jQl1vRgO&5OjmEMA?w2 z%^k9hlHX2xX48b(!P;Vz@{~^|Pncra@ObAcAYF^h`lK1nmM&;8D}Uk0wxf0^>Ejb_ zU=9o5{tY3QC>NGUXr;qHOoDpYGIp+^_=}zft;5rdMSK;g%#AqCz170rCA8=zoq8+5 zv(cs%_+Z2WbWvdIt6xJy(F6jsWsuGC^s7=;u79Ufvb^XyvbKt=%VF6T1Eeb+ooo7G%IAAqn(K^@AcU7aT}xtsdV{dsg+%7 z^(4AUE99zdRuR66%>(~ z*jhzp5*cNRUInfLB1Hyes)@`)jLd|}`sjD^_&)vX?3}&VUc+zw*4q07LcW*{bY~xH`J>^Re2A3!D&Rzu>4m93 zlkm7r2sE0A8$!e{HHcTEG^-X`!f@=knad1GhduB8S=T|Tg%bM3zx7nFe7tt^b<`UD z{M1a$TQj)}wt(*`aJ10;&E96h`SO|T6WY_WXW))NJ+OxsAPR8*;$Nt@F1?|u&8u&# zfq96#>vkr14r_gy)EAmP#U}WB0QX$!)-vYlF&|ui&1MH`i*%X`9QVE}fSH3B}_`t2Uyy<)UC(9U++ER6m%pv!ZHMTmS#b2uBkg7)>4G(`L=bsMqwVU`~gUQv26djJ~!##-19Wc>9cQWr_m z!3G8f1$VMRs*#lmi$93R3GVYdEg)5hmdHxt+W2(_uQ#M_ZEPZv9|C@{=?5y8J4&1P zW5$e->RD${2$3ynRXd8Y>@X7O-4xYWey#DFZQkk6d451D#S4hK{CJ=y@g40f5BLVq z{4>9W8hu1#pJt=f+&y97+4kDxhq0$Ol^|gmzuTUUgo@bfK#8DPiXgwo{eNI zQPhIP+2D7{{t0u4c5FLDLK{hpL9rjZnhekBSKvc{EEyNi{meZ^^k!Qu_;bn!Z8rQG zqy^Z>uArRx$C(3+E+A>gdg5AyBc729)YAFc|2M@iMT`V35SzOqL%k6TL}Uwb6=2S1 zv=G(qh{oT#PNBSH(-3s)XtK4i)D8eyvE;FYsZ`#$E2khg$uQ-)gQ7+h{F;o)f9^1t0&1ojphKSEmT7xUJu zwb>QU0B{YW*B`z}uj!#%Z*NK2wzo=<_%`eHcZYZw_S`(aQ+poE$Q)kP&KUeTm0sJ^ zwe1Ru4``Vwo=1u(b`Fd#Q^>F74kH0`{d)Ctt{$+|%v`_X$4Jma)E`>%Dy6Zh;&m-| z_Naz;)l~lIcl^+%&d`Q;U${5F|A+f6;rFsP)O#K9zjF)FkOk6OR)}b6M+tyDUF;e|&}$~7P?U7l-SvB2VeIngJ$6{sbj8zLm2=5Ym2HmuIVQhqJmk4)@NxM6hErip9T9wx3+IigSDL zU+#$$nh9B9{|NX8GQLeZ*Ak~HU6xL?3m{TiYD4_m&0KTjL0(h@mB)5JnfRva zz;WAm|MSlc$^!U1Xn(Lvf2~qlPiG}apb44@l6Rq&M3kN|7E6835)}p^?1CASiW_GY zfxpuM@*A(omrmHPJ4h2Vx#B4_a_V~2O70MZhT~w+sHo3BaFL&!ZrglxPP*g_JX$=! z6=#Z(es7~!yv+8~2z*K&kpNph@NxP_cWlSlz-eQ|7VlPe~s>#wY*PQhmw++QqGy?xIV~^sMvz~h45UnQH{r* zB3NsN?xV8-*LEouE`IWl50LPapN_~+Wv)x;`m7#(2yl{=Lw&4O&l<;QBj@Lz58^Ae zhfSg>MjuvuMfIQK>pu^8Hz!Rkcu|RdxI*dJs98Ms!n}2yrAx>{(y4ZaA*fIr7n={_wn%!|rmF=G~}* zXCdyrx-0+ubN(OZG^z!mQY%XFFIfMsVOwe}n`)#D1@X^0G3rVlEqwmx_Wok@FY?-9 zH97B8W0bxvgXRYt!Ybfz^}Nigj&v}p55Z)|l!EI-z``u%AxiHYqoSv~ZuzFpaGcp> zU6gH4Ri~pN3ix)z_5OcTj#~cr%q*y29`Utnf1Rnw#zKvU*4ss!E8Y zfbw>5AqC8tDYTnkrd2)Gf(`LFSuIbrue;2rHGMi)P!)3?{4MR))`}OS9;ey3W6A5g zcf$H-N4sl+r$wznAC>x-n;WaX7?qbsv1o!zs5=Y@X!>GL>+V!jyVYE0$Dx{|VMld? zp1}5Np8nW5^JZh8DGUel@8x!|E@6fLwNVxO_Na5C1sDUgi~9p(oj*Xg?B>f1VA^X} zI=uK!2SYvTbOWa@0}r%=7nZ)Sk@@PM&RKJ9ang9O>@> z*NdBD)I$bQ;yYQ5fl)@~0<+nBB&el&QYP)2Ed$yM7|^3T4ZdSdS;KD*q|Z(I?Rn;- zdo}I%9sl}hk=dtny-!B9zRM!=iWlVQ9z%O~U#z$7T#taF??zLb!F|eP8FYX3FyChR z74{uM-c*lqpf=Tn+Iua;;Q5%s$6wxb3%=zR^17vbTR5Y_--8q;_XwK6D(b zIRP$;{#sGu4rI?O>=}sN=o?+f>hI83>*^@)?|lktw5IF-W!Q>ecmtIJsx~f=dv=y8rI9CCbyarY6dE?uBP}6)f?i89dkzIHY%{n{O?@ zb2~BrT}LQW!O(R+NoCi-cE5Na*!)0h-R|L7qXQwQ)WiBY8hglR9poMIiI(7!dd6^| zzVR%Ezsope;D;VqR3KOPho1{$^q05~=AC+wQG3PU3%P^x9{}?wn^9yu1p4W?4WlXX z5O)M4f^&q#?yB2Wjvpsf6%L$C0HyinnGCbUp9%Plo=BW0)~pfH6sHZcO-*j zzU*{xY)lON*9`TooJ*RV$dPI47J$lfEL8vlR!ObXNd7TLj+`4o`1GT%+O%423p#CS zbP6_9;naHXAKdlMoiG=aossTp%Aa5M{@~I|`8@Jc*Dm}D%L#vTDjBfATOC7#in`iS zwyi(!2GyR-vN495HgARcvqmxOWd_{94=||ONJNJR-f(tn66XNdA>N3`I^JJ&KZ_8LFsdBP z1{ZUGdK7$WhJc?CbPnEnA6Pavu;Bs8>-L`A&9~jbU7kqK8i#iEqE;;P;d9ULxS<5M zYa;Se)^Z31=RZ2I3qJtn{U(NcZJvWxXVAw|J6rEG=)25YDJ|DSQi_aagsGvhHJfmc zI8_FHG_|uBVJGS)xset;I)>tps=DmjX5hTlmb5NXCcbd$M(`<=R)4rR=CJ1!te60Dt-@{fzqT>pPY_c57dG7sx6y06$Uu@$yi=!Gqx)zpWL4+2NyS5;3wZ> z{O3sfcM&erIzl|bH*=o2dc+*joD$-yNxPRP!cWeZ`&%FnADD+~bTYPfb2I#*J{vnn z!?@y!(rdvpsD11y1Z^oDZBRcKZWPSO1mC4R1_CzF>53N*R}a3Celv^;r7bz34Me}q zlrZ!@n%Slj4DsJCPd6_I1QR5d{d_3a*{U8sGb71DPY3rd49l>!v7O%Mrbg+o_Eo>` z_=z)R(<(`nViCOmezoHO@*ubiz#&>N8uer3d!-J5({!hoyG74ls8Ki9FovME!K8KRB{0Y$(2l8f8GYpcjnQmBqIDTQ?@ngR$3ngclaz|JwpOPwQ?0tlH-P+^3fqk4o>pM(k9^_ zQQ8&rjflLPPD;V(w*Y5-7GM)Z2N)NVXi&`eHPWe<@mO`V(bj#rz5u9>)4NsKa> z35vTyEmN*3A#Bk6wX7psFaGz2*@|WvZmUbB{-_nbjIjj8WrSsl%T^#Y00QZGAT@wf z+AHBhg;99HSZNlD003sPzDyCcgRPSoHeEgLz{yGJ>5k zB3_}C84qdCi_=Wykg%r)AT}2lP8+FPK>8jhf}^l&%air^@xCbhJePh)Fx%=sqmp#5 zaH_Cq`9I*M#6~12X?rI?LL6Gsp7ELF<~bbP1$ap$|D63)H>e|5+e0oLTbB=^lhP*S znAG2M9N=Bg7~OH}u->hpmAnDw`i~7DC9xkJ%A78KLMS^MHkY#UWT>kWQKJ#9}r_0@?iGX z2LG_(R7$>z6 zrIk-BAmo#C=i~}&`7TD0`MBAx9pLT;*lc(WQ3A|RVsu~>trAuN zP3j-Z*;3YTH5ViDq$RqU3V<=pqf=+&@4-I689ZfoMoGE5$Md}nM$Pvp5%kYROvzd*QDk2h z%}48?c|JO^g2~L&Bd^icMGMwHfx2iZp=mNqQ`(t-FaMzC7aPEhPLeDF z+cOL6-9p=&CNm5b8DtP8M}Y0KJOGVdhTIXXJS$<(f@iWf`(B$Sc_*j=n!&wzFtpJ~ z9-{?(3n(A)(S2e9UVP%V2{P)pE<>@V=HvKyd62XsIV=`3s-VW{}uHg&`)J&vN1pnMB=dKL55G#i3NZ*Uxgm0JKV)^zu1o3&DhH(9C0;+(zl^$)Xf(udN zS%Y3WtAknrqMbCLW;9-7m;NYjvQVi&2;T}nn?%U4gLFT8K_U-$am_vC_Rp-7KUG?= zUG83XB%%{!Iew{pDN~{xf@?|hi5er1&(UFL7TEq)!wM0ExVwMSM4LRzc~K6NGCKez zr_j8qDFk4}tA6+r{^gES!)h499v{%Or;4|VfOTpyDcQiFSrh_J!T8~8_>mnJv0r6J z3O?J$O{`XuQg`Rasm*C7>}B)E$S>3!U@`R59aiBcs`VThIc_TuZ(CFKVXb#f@jPC; zTVE8^C6}-_6_=YjM6lf2;0=iJbh(E~t}tbiv3~iKI#DH@{g8mKoANEQ9#d%NX|#hT zd+%3p2^bbr@)b6Y=cyjI7Bk<#Js9bsnpEyrc~0~)9ejs9q>L8YYQh?%U?D02Ggg_9 zra)&>?%c7%&&7F{L0>-xbxv)oP^oU{`V0ceHcd#80Hc=mp%@Os0ful$2(}9U8q^E@ zoRc7M`f{DCk6cb<(rPQ?lk$`htlq~o$)8ABB6mhVT$BZ z7-nG$j_Sm4WAne#s!a@xlL(5VC7CT0F(h7Thj+XJT7QiC>6X@QfSxuMQ)-YWkfTpBBB&fKu-w;??*-=&q3abe!M-m@UWb z`2TfR`Y{q(3#A$&RhJ`4LPo^vISs<~kX%UgKD*coD$Q;yHg5iGrDQ#yHH1q@7I{ld zIL)FX!h9eZljD0}G`2$RrZbpISgVg-XL++Yu2AZ4eoPzYaukx+)ngXUy&epWJqa$~ zJJ5CAP_ZDhfwzk5mag%U?y!S!Z7X4!cjC9zqZSTE#2l>4 zW)Q@@)XplR+T^w+`kJZ%5VWNX=#^5h=4nK>))Tb7}8KneO`v2x~QE z?38Pzd`g+~#0(9HYMWPcfV)V={%n<`jOu{`&L3-8-4S2Es9V6C*ERv)kkd+yS3 zqbapUv^^9SsnKDRt6Gi&7V^e^71R|L(J|uf)d%eP6eMXYrfq_jnb~yz*#u=ny^*x+ z9(VV5l8Opfy-Y46zppbZ08=he&wn^B6pBdQJ>c-a%14OfC) zA4on5`GWjcVPPXkJ^Kf@50JKgAdY`7Vj#I>5Wgj<3-llBtQAh+Wwt(|?CW|!p-K9Wg2B-&WTQ9}IyqMyw zKA`q8RbkhYe6jo1bnvAGvu{3%c9Uy+l(2fEV~(JXOIbHmQFsMzy_iEcKZZf;zry0M?b9=Ra+(*;5xu-EJOj_fYgg zaetv(ca%kjceCa$x)(O%Y;l1v&1(x9t875y;W;_D4fAx3XS2a{td0d!DGc`*(}W|y zsaeHeWsYMFc|z<`d1^&&RKy4{nTr_Vbu2 zb<3IXGyI{fp%}A36E=9!@jWY%4xb_xwbpqB#+=X@|-avu-H}{>I z)c%~PLh+kEx7a4F>wJymVGUHlZE;;z70eTSj9SGQR@an6ZX(TfM{-~t=C^bLqrz<| z!}bO@+FpSNrD1)q)CjRDJObgZV-fb1FT_&SFmfKd#M^BUdR|6>L%WM_;|@H3Dnf5k z!$PIpGqEtz&+clOCxmrCpAMSN-Lzi-sswDDj~@#5j@#2+NcBZ#v2V@e1xyBd zCu~?~FJlamf5K#>Nnx&nnYL>B8E`P)9Y4J?RKg@`9cP$==L=Q5$xb&b|4vL!x3z!~ zIdP#z6RO##K`6W}rh-eLfA^Q4jtAj=U(e1Bz;4jj{Aa9HBT(k>;Yk^N7{SfxL;cLA z13`!t$}35`!Bj8T|J3cHs{DEEtgehw;!w<#?R+!Z%EY5ZT|1UeE-Ty#?|)L^KRch4 zZNEKQynoy3j(q#>bnpy8zWuUBa!ewhx_(y#>&nCWk2M_w4H-XQ%(qM)J0n8yD3i-t zF!u98e39r%O$0l6jZqI?6kb|Pbw$pxQyUiFx~LOk4)5_IC=*Z)lnl;Ud{vl?vR8iG zsyT-guWsr+g3GDYv}G<6kb!S6gg=HVGWN`atL6K2{e0SJW>kUnWo^UK+rX8P8K9P6 zh+kN_KUmjd2)-Vrd?zvwATi7u%|Yvz(XxWcMMJyUa)e4o^cTzvC#+N^u88cznEc>j_y$9-F!gIrE0H7qq~VOJr^ zI{?FEkvW5Z1-^}1Ps|F(w^=ahH6mT{^*}`)zPy_V6aIc@+N{pPWMK##*0`LUJ~i%Q&u zlw62XHy=`AY$rM2Q*tEH+&X)(Oh9q5O-zb zS@cScDaWcw9&L)FJr5JX=yzmTXmf1X;j#Ew-Mp6O{SNu7)Iu#QB-x+Gz0!iu|cOpldJ5)Lr&7BS(ftVd|)tgWL zs}i}%I5FeVhVh2#N%}N`lG6B)I32mr|E}RS$*@Uo3z~02#CZN{xqz)?I^OP@Io_FG z%@y$Q4QTdv9@h01*sY5CCMPUeT>b6VLCH9<^3~}}mJJbRp9%MnpH&lB4O?8_VL*)+ zGEc8hl(usxXV#+Q2o|3SZW&`B@mMK=d1U zk_^=ST2$h{Z_ppJCMwf8d02}990eG_%G!o$-s6}f$Nok3V|8IT?@q_{ZWRJH1jt|3 zE~=!tR#uSx==#)DksoWUGyfmly<6yMqb;coLTXZJ5zhz4iD$o!;})2DLCqn2ghp!W zlsPMD+d}o%S~Ca6>+@GBrj@a*(o8EZudT5mVfmJa<-lIMzX@8h-q|TwHXUGzOqE!r zQ&X(Iy9!9@p0)r15?TLNQt7yj<>PX4Q`3ua;-^*k-vKcZkAzVXfW^TU4vuu*_E$9IyCOXz?jMS`()AUH&MYJ0y zKi`3Td&_QqcB>cSgFe1Xb?1ux>c>Z!JCO8uW)Yk#>gG)rk#Y0e)8}~U%;`8j$E6uP z2Ei??ob8IMsnQdo!`sIJNn#R5(Nwu;wI!S?*9YN_x(+1#K3} zU%=!!<*@$9Qv}tU%yp3xf7~J81G|uyi>cJiPs^;ABR_7}=tjZN>N6fP`p{Yu4CE8m zo|?vs=7Zxz?}1m1sYL0slP+rY+wk)a%X$?-B4Etz;wDZNvj|$F+@}b;k(L@=p+h+? z9hC`A;4bBR^T{nFYe-ANum;o0QW=3@Cl{j$`EFz+Zo7x~ zwm!92Dkk)Br>5*!w8WjPRCm-k<=JE8GFfOgIgMFo{c*l>`>F#Y(d!A=ZpUsE1k;|LQ%n1JLan9f75_G+S#zt*!Sn zM`lv$2h4$R;P8L?Vn3KCgQ373aKKU!nwn{qQq3fNPEyY3+<4lSWH#7~_rR-E5@KSE z;-jMvl1L0iL?Y=-T!7t(8D~pN!#A*R0y;)V!V{ib=e6Az2stmKQE-GMvBqipd%ZFM_tX+giyNQg!1kVpwft%*dabtB$1&to=8P0N%# z)AdY-9?s<`aO+)1xvi~txfC{$dp^O=a(-0Pm5}IVu#HvJU&}Nd1s+Xg@f~w~l!z6uf9n!R`n#enfL<3@Y8y@oJh5KV*C(*Nz0{MTR)dfh!l;V(N=S0? z)Bv@UQ)gBkC8P6Q$~zym&d{Q<5cDRN9BvOKr=2nWa%eZQmSA-`qFhFlV0vk!CZJH3 zlJ#bb_+`O=nw#)i93Cen51s>)>TSWA&Bg=3N>!!88Lr^n(0##*Xo(cRm-iPbrO;D)|Axn1v)RT*)O)Hnsqol;~z$m!tlkpdeS%3V<>W*0dE_h)?CCKD&*-H>i6^(mHe>Ces9mfK+44MIJ_1(VTwIVT+C8=$QD>RK2c99?Dv5*3? zWO}gP$|TrRMr#8xF%$NdLzyN-n#5M-ru0nVs4rQb_#h^B@Yiygo1jl2?o?t8cUB{x zORwf~RK6gK#{cSi*~HYNc1kQxVLKA|&Xz}08iF>ZlPB_baFcsP1#_>v2J2e418|R)DC-I)dt(Z=%+4NU)70Br2d!`2 z^b3|ohk!zo!}Smzl?@=SN#d?<=&d7{`RYlmVjj?>_t%-J&5*-^l9c)R9?1+oYJ9l7 z2RZp~S9NHuR@0sk9NU7p@g=B@zYiy-#EC@Y0{5A6L)2Flqm~+ei95KQY4cx=>q5NK z!Fl~wK*%rC+YN3l#CZ^qC-qi1xQ%wdxBY`8v@`g`aX>a19H#lC*}Acnha(+&x)O#sjp8Hqx{AvF`S0}1hZH=8v{?Qx1GAYU9qc+ zfh=!1we^mG_ZznXxe6qZEv8t==mAt@xeUTClpH^8!&01nX5)rZt~Zc$zvlN9euf-pH) z(ZHTPJI5seM^Uzg9^^OB!z%D8xjO=i*ohndiv?#@BWcbrinew(XZ$TqMlKd3nvaVU zHk*2lSg1IJYGOp_ovi-GQKaPUJ+og!WMIAgmS!{cr2IYVsXN6x$ImdID4Q`gk%_L1G?wA&I?iyYATt0Wgwmi)1YBh$Wxzq7lEWxwr3Y!TVx(;i;oteG z4>z2w({~4NhyCpv{mP1q|0-~{P8G#;B9<; zTF%_mIJKLI51MKAFRjF^J$wirKG!EYM+MxqTEV+Ei~#obb}qB_RKHP2(vJ@n@!!qX zfCswx=s07^;_ZWy#c{7V`d* z#>~OaI)&*xFT<`){Ea_cSx*+s&C$54>>z_%{t5HmBukfpe#-A{PVla8m|NI&qhNIV z)@qemQ>ah4&UJaUoE#Y3$*HX3dFq5y5bWiH8Sq7ymE;{L4Jw5rZDMq?zdbNFmjgR1 z?r?MTgzVD#+xd)`bS=vG(vsT=auc4@g%-&D=Ix%a3u+@~m$!fW`zShP;I5qKH>XUaq$zPZYJxHJbI);d2p)O5mR zfUXI&_`ZB9!&@JC=t`?fnRWAKs9R)DQu~EN_{i(<8s}c>@8_MtWvFvJUsGE<2o@F+ zHXoR+z?i)bZ(YgoFIA5HemhlGRdzeJEZJgogLivFuu1d}E|i*Us9`n%K3wUNHT*#?Gyl5NHDwhh8`PnWx5;-oIF zBEzP;`-DYZuL%t}%4JD3nSAgNJjcK7&v|8b0u>P6>7o4CJ`A>eX{2dq3L6j)slp)Ra=vDD``=(r_nJ0LTJ|G8YI0;c_>qQ1_I0?Y z=UJUR7sYa)?a}dU*a6y|q2r??*@dkMz@1gyfHN&GV|Y6F@!rSPvv9j0&l=N9I2+>$1HWN1 z_z)hwG!=f)k9z-ECo+05N?O%FXwvePOZ`>aI8}xP#hU1)NZ6^Y@r)mlH+sG|BgQz+ zds~^->4jkXmIJ|6VTRFoR4+Ifo2Oe{n85#edd6*EqG@L;&b6L=@9=JLv-4Psj$8>1 zO3MqeM1;KxWaBly_n4!u#3cKCn`cAR$42&BxLmapeV^hsVlG2HIU&1|H($TBU+u2NALE7k zCzor_7NBoL=saR=Q4pI%*(ijbeD-crT@5u410Y6m*O6)X0?%s$SP2>r6_}|3ENIef z8^oq(<-DVl^>N>;*yN_!&%rnCQnVBT`+cWWzA!=DlIpl1E><=j&mV715HhJdrGgf$ zoa7V=^pyMgL)J+*4nb8V8m8k!<>i-^tU_;bv0zHdNq7jJH2fe3P5T^z-p{g2OF}~8 z~4dRLh{=S``Ua-ra^ zF+yCh}t%OvHsv0wOhNG)m&}Nx7a&_Od{a>stW{MMY|~O47cfbCTZBic@h5y2 zqt3-GIzY%M>EaydD*$qkWv#AqC_(I)Cg@8v;1nVaB!%48${fjbKC}b0VdZJ?d_&gB zz~D5I|J6%^?}8uT9`BoAy@LJz2iIVhcpqGedLKBGd(ZnAM2tKr$-Sc4qvcAeNp^xS zWwjYh-tCq##=aaoy!7Hs58O6p73iuqe`0wAmnRP&gMe$#d2w%ciRjdxf!!~%uk3xu zDk8skRDjLz-0rxkFNRAhOR!BT!`}bk{*;1GhrcPogHNENtRl7ORknZDbv4YxT1N|? z;a_KuO*k6F!@%>`PG{rptEa3~i(TX-lBadSfmiKw)t#tVa1j4A;OLjGS8d=EEAN<1 zRj*1Od6=jtX=_D)zwHPOe4@s`tR(GT$_xLam1(n|r^AQIXVQzvHEl9N^mF}u)zt~b zR);+U51r5T4RRfg{B!)BR+1fRn=pX!_=2TO*GqDbtOH&FN4bjARAjV&ryWxSFj9ru zx<+hYINZm%_tLSAV`6Vgz;(@3J<0FVF`RJedADW6^^RN@EA^yyDmL}=L)%X@wOF1R zx#Fm3f7U_H;dtsRBn!S&Vz8xO8|}bAE3oI#m2dJ?F^Wz=$7r7*+0n#z{?<2Ls$f^j zczYR$oxZ6^%5Ix5K)-okqMkyA(?ER)6WE=|EB4o7t~%(cnS{J~P@)X|3Ur_1*FNJi zcW_tEJ8fmv?>AEa2%m@DR}GA3Uugs6O-*w8PJ2Mu%&&M`y`h_KWOc#`?mJNfn27M0 zyhGN0XO`BvwJf}&N#G^WO*_1M!l}?_cE!IWmv`}Cg}Oz&*&YYYQ|6#klN^$FczmGN zM{!GJKW}tU->Z58+?`?5`iqK>q5&GXV1-4s8_L2P#Jn#7^;#FRi>}&++4y{Eb>73< zMblV8%eGIzb+q=qbV<`#1}H9So9MQDW~q84(?K5uY?+#q9&^8l^v#XZ0oB&(#C7Wn?& zTatH0#fg?ddElr3YKHm&LYMykdd7|=;*G- znDZlNG|k|j6rCI{Jwi))^*KIxR)(yavUA4&n9l&x1>f+xURp)blPeyIb1&NAeKl?1 zyEu=iNNp{*$JaMnNA~qmIg>?$E~bb2?JHA!e0;!%sQXvoDyYKg;NT?B)!p3&)rU>! zC8>&v&ISqJZ}0w|&mU6PSY7SzeyvW(z7Ct}7{XW7eRUwy*=EjdizwU73nkZ<@3k)S zsMqlD$&tZ+OQ;LoAG_uQY+;>@Yg@W9e(W{~iw{P4$-D1NFr|CQ2dVnf3SLnCA6*5H zmTk1o)WR^{o5AiTqq1oEs5i+EoReRK2ZOYbed41adnml999Twyn6kMLK znB!{%>PWq-DkI|OUp!VMs7>0?I)20##)r=P=NkHZ1qbDU!^`u2J?n#`H76oXb+A|} z1rJ}03St!i)WkQDT{0R?ZX#G$l)d&p)@_H;J0`ljYmDl8b(3`McfrEueh0T~bG3VU znqK<}_wv5ZYcz|j*Tb@RFT*YZ9LV4a8U2=6;hMos*U{#|p%Yr>?n>wE+H(gDs*Ozs z`aqY?bhy)SBYr;UntI}-9_DV?0Xw^}p!w_}b=390TK+b7FAB(67*$8jbEYU9>QHx| zxhbzJI2o;rxtp*(B%hz^__W&?g`5w~Q-BN@(@6c-?q(O3)>`xG`@yr|H{F&{9r-}s33M9=Mb3u=q@l|rkhdabR5TcBljN?+M*OpiVi`S(aMfU_7Ew4Ev*3a^>7!%qG1V|pSqwgC?EAst;eBl5 z9+S=W6(M*G&nR@QBBpCO5I-YJnwE}UzTfrXt-1jE>3%de^PPS z#H1_5-u~?UzY&a8fwpB8p-Hv1op@5{*d zS!uq?oT@t<-ZSq86)?O8azW$ec}9&2zM#q4Wx#}*-8AXebHcFSxaLbKv7iVXHvU{U z6VdJB2@O8_ugVe)BLShgNiXA4DR|Z5=FxxX=UrF0_~NtOVyl~r3qLxQ!p}^sfZNxk z>*drKARev|zMEaiGF>fBpo_2dgI?@c-L4Jq|K-%#GYwV8edUhj3)5e=RNn);O7f9K z#Pu&9IbAajHj{U~Bu?InKAXp5o|S!leP`#3EFo|YhTmCfrZMP&}1wO5_$mq!jOa6M=IO;K?%! z5>3EyqjS$3%%(5R%@}Q4mg}N+vAq=Lc+E%Wc}a?oQ?U%l(o|*Q^1uPt2b5Io`y5JD?(OXxI+eMa?Z@w3QoE{nv0WQ>{@OJiy_}Q&x4}JG>Z>B^`uT~w zuRgP18+w`rUDE>JmYTF2WkcHKq)9xhAfO}5+X$zjW=O-xARKP2G?YNBB41~fs2R_; zI6`B?!QUQHNTdF00RIf5X#!uFF3~U!eEkQwY0px>q`W%=r`d=bxGl=UDE71gxR}1Q zdHa=dp{-nwfp4%;TKNwPt2kxF9=o)(?E8g4cw!y-QY|(`h8Ab< zErbp4giu~Dysl4DqhcXOU-_n~S_l#f!F~R7jZ^0LfEJY&yK$ibYb!y1x{)9o+G3Kw zN{}O;z0nZ50zjom8F`xs$ORqY_wv8i{Ni^*Tj~BJsb(^`lX|Z5MQb7L+-MfEm8n?) zG4<~dWEsScyp?Ws=WnE4qEqrXOcS0}c;o0ExoiVpkKQy*g}y@cw!2i?YVH>n#&!&r zXjp{47ToA7q>)z~3*o~hj^F~nid9$Xp{6AV6!zHK^_4g}8eiX5dHmMk_RXsp6$K|d zoTgFWU=1D)6E@%-t>QhvbwaVw)@CBB8>*)0M8jfdlUaqnZ^$K&EoJcQDcyyIu#OUd zCp>paWzF%DhUt;O;!7#QlqLU?GVuPfr*R!6n;ChWK=SJ=B)p)az%skY*=Bhq0DOsG zS{Yl$Tv?k2))wz^)gfBB-Q?Wf`7iEa;TE7kU5o7M*}O7e|#XOF~gBcs}C0CG_{o$P24dZE|;sM=Lc zLu#g+gaEtZ1OB_6>FotR7i^3ij^T=4w&Z954}0!4EWWzu1^8KJz&j@!6vy4J$#6)? zs5;+$-DHLT;3e}|_eq}%;BQzyP9=Z;oCS;T6P!_iy{t*T+ma3oo%kWk(^>|lXKbi- z4%JR}vk1CSmgB5B=es$npzE*T&SBTUU&6L8EI?0A`y(_J*!FinOBgW1;fxJwwAnM@ zE~+dtVGmFSALou_NFxH*uDmp#W&zbiIm8sXL<`L<7g0Z^lj>zxO2? z6^-tB?bHf~Oz)X8i>`%5MHx=E-M=nPF@w#Qe1Ox6MZrZRD z@dZ4w+bPyvx7F&0XQi4(J*WGUKKTS5d;Z*+tFq8r=`1v*4|BFMU2=4IXF_7x+BL!! zG4lak2P*F^&9SvbEthzgi3yKn#ExrT7GJycD|xS@sid_ef6?(vu@!v%?ZQ(>M=0`UZ<?Kf63z9f&L2K^v_QhH;{KNK zKP()>wL!#TSFvjc1COL(vy*{1d4>HR>1biIE#jT@Aw#JT?o0P8!s9iZS=LD}xR7%b zZx?Ek55a^Fy1^%MNpsD?(fD2KyQ7vqE0wUN5^u`W`zG%hf|V2f5(_)H4EV{Jd+#?yb!p;_&-}D;^tKXWXG12WAHIt6&|uj60gj% zT{oxV;-FNV>N;v=r;O!ltjZZgtUzrkei9L|wvK!A>6qH8__>&P zXDKoEaZhp3g45{KO8qlj|8;3ZOsI2hX25?hg(m%O@`?lBomxx}a|9CqS&tUyyM(|`yIVM+4pB#=f>c#_mN#q1ws7C9&e(l1N1iH zK8d&PC43c@x^ig2;*vL7au7Y!NSu6H5^;L2ME{eI4G9}#_kKQJsDoMj`0vpwl6wSH6o z&s@8wie_j`LQee3m=0PzbY2)lUnr`CnrctrNVv^!eQwMR_*>+i{$4QqnK#P!0ZB4q zhSn9$h85}zEZA3{7rv@y$zD?23@1|frpIEYosNBznXmRt->N#DbQ_TyFBrNZY_CTc zY1x$TxNe93pZ|QkZv=Q<(tqT=N8cuLg0cz zQt6l8Wad52_$OB>Uu9C*(CZw(Hdb@$SfIvh^VwaeKVm)LEvL_It|=xmkF+!&YI4y# z#y5k+8wnN8hApquqLx=yrMhqbV0tsy$$Vw{6kd-P+gd|2rAP`b3@D&iEtN;O`M2I0I zF@z9E2>d@Bt?h05+&qsDJd$(1bKdcL-}iUUcaBiRKC3)q$#H&f3bFCq4<(>4Qyt@T zn`cH&t7fWKgEE-bfiBJl)qNG*?f2K_=UoJK4aV|(RWqw2H$xYf+BAO~>Xf9+b5G+v>Eu$+L!ESsdQO}R7_mg2X%hM@Y#5AWa))WwDyE8p%~*xTM3?GWhpU!gL0|MhHj zGEZkX$epq0tlZs|5=l2Ie5_zo?Yay4ihpf?cPlL5AUtK79 z@xb~o&4Gusbu}C#l_Z|Gf*Ix!d+6QQgqN!eXTJ;jYZrvzMBACM&0mphxyN}V-1M33 zW@T&!#MGqsZye*f1g}~wWX@h~j2Ft?rKR2y3$LOf#9s?1%qFHMjDAh{QB0fgBX{@S zu!e+*x%;tpVaNYco|QT_Jvxzya?6pe;1PQIr5s6kxi=!B)EoOZ_8=bcQhir`OlWzQ zI=Z#Y8$r!@K*S%1u|#br#(!1XN8%*s>i~= zacaY@&@4!koH8qRkirbNHk)W#ryBvA9wm(43!HQK8?T;iJ)vrm?ZAy+xDoUiatr6O zE~YnCUH#XJY>E~b;pQe!r~>Aqq^R@p!U?%%cB=LCU%L+kje_DP2M%F{-6z0foiKvE zI7x^lGXox6A3yTfHq45>p9#T0+%3oKz9QjOyKqx;cva2Fu-V^0Npq{0YT(gn6~$q- z@TxMXM4Bi$z?@$^f_*-eIZJE&6BX5055nA~i1PIX(lSJ%$`&`@eOlFB?%oqK0{M!E zf&7hu4u#}e%v}@CJ+yT~IUZ;0vwPy*1;T~mP%I{K@UQ2^A3e>m%`K^BBJH~r+|||5 z=Myv1dq=DO+DC0-0AcsT1Ea(GWpbexqj5{AgS>DyIuaW5KD__L{pU(hZAwhcfW+D! zH+0-mzFtD?3AW8ESwEqo>mTopDVX`S;sTBIEo4jWZj}*>V7-7PrZ<(Y?D>ekS(w?d zI9sThz16t-Z%pR}nK|3gm?WGyzpmHS-LQl`=2zk^k(7E%CFS1I>A#6tt=!eZ{V~Me z^CXB1sR5M>!G%GY(Sq&FD0*++UxJ#{-oJ!cBrTP8HCu8f_=42gpIdj}W+pSi{p^Mk{(hbvo zO^Y~j$YRz1t$NqV2hU_rJJvM&cIeiHaBgRPM6R8T=y(=l1*1R6Pd&lNm6oIqVHkGI z8CPzy8?T{d`iR@Ia19e08*+Tdyys85;3t==o~bF7{ALV3Ln)7Eues<#PqUui?*O3D*kgX9OA4(ktk4v3$%j4sFqY+l% zuLb2w!#zFfsObg0KgHlbK3HnUbLXM!yzeeC=^&-(* zsezdjgjell&P^k+;;~Syq9JqkWTe^H|1y5+NI^;W0cIW(6Q3Q_V13*&Fs=7|_q9JY z=syViRYzCh?6CL*Rxz-P85L%tn>{n3w;V9=KRtGA7?vm$g5&Mp%Zx^a2`BV&2L3Ds zCVoFt@ScUvFBT$I-<>ZrKD5}7s_P2V`qK~;yXmGNyp{5$nT}sr7x(7FP8$3lO=Ks{VAu|rU5Pl=bj@P+a*e@TQ^^?kV-cO$#eSbf% z^RRQm>hkK@hUz%1Fd_SRZ)eoOoF`I=bxkK8)jJ3GY9oNeIpXM4!>gYV^9A9z3Q zK)Mu?!qa_^y;I0BFybCV5PARvyT?Ql9n|FDO6q{fXPe$-c25|wzahk{b2U)~Cj}<{ z@PViAU;+UqnadI{)su&NHH}~j@H{hAMdG;->qVV$aa)%)d_FP?IQK7U%5OYk(Og({x{7>G>t#-y@t=#E5A4M}XMbUNgQ;aPU zrTIgxua5p{Xg_x74^MaR>5Z31o8^FsDkFCt3ReIkqyeBUZLcGzB?fFaUNf&ci)`3QU(0PCo9IZ&B&-X7sk9Q@puEh@q1sZvcO_en2<;} zx=!3#9DP7HhtceturL4jrQF#oyUgGjR zu^fSy=XWjfG^0G@xW&!A3moeQ!HccI;e>zQ_jNP`1^Nn8@&>k)-&|aY;XZCAp%8?=Af+o{zue66m3Dt-$YHCHmPHdIMwlcZx|7t<5BK-JYy|K=kjQyw#4I{)Bh zIF?K4G}Juvwrq`FYusk=V*S#y^)4BM$st-NiQUlo(dC1hrx51PO5@0F6^vo`^qvD)J`bSF5v^gf5>5wC^XaAHh`Vsp6;p^WPO-^Ipn zMNhEO-Ij}k(BsQPi3)a(n5D^Qd22mly^2|CoRuzjLCqtKlb4HwRq;8KPE~Z*?|n3? zY-FXopI}=2l7km>dfXRV+z+TF@YwhBqTpq$ip*1y&++(Y3PouB zHRBhw*HpyJD0*s5In$NU?4@#&+CMNps%Qy7EOt%K(=UU6#Oi6cxOXVPZ0jd(&YJ)> zdbwgHIr=7M-|_hB(BZ-ndA8s?<)gHrV*;G6%ZEnb1rwzhW&`_N$*J z&g&l0GwyzljJpoMS-$ z%@L(*wuF=)Wsv)zqv=4spiTl~k zBHb3%+@-W*u#S6u3G}RA$N)A#KPSoe7`pYQqt`NGk(uZ_7Z{;X^9<&Y6_E;?Ygt>o zqI~%^*9K;C2khc2H8YmWQP_ovoKC@7uCksxWU%wo@l{#cIxb)A5^mHsSfXDo z+)|1C)5)S-zB3YR_js6`!OLtoL~3{ObGE?h}_ra$3G(752n`}q@5$~D_PBEZR2YK z=j8F$=xmH!SF!-&t;LCvcPZPGu1fnAux;{n$(>@BHXq`;yvSQ3KVKFnE;kxGS3OYl z_PBJLeyR)iv%zZ*)pV(iuN$7z$Dw@qv*h!@toZrhW|JKFH2&tMf!M@K9~vk(v)!`W z?5(P{LH6<@+Xir~%GgkW4`C?eblAZKZi&^_lVQeRJ{Hxe25uW&$A@@2Z!F9l$fXaX zgDj18(Ou(;9!0A2o}l+$SUS08 zP^~el*=?n#-Rh#(=pI(Ht3j9ZY7mr=XkjzwggyW&0>wLEmE<+|1u#O&IW=|hLV_i5jtDX3y!#e3CR zOURf)PGzmhOglkx13Ut?@0Cq!%BHkp((j&xnXG)eWhLmv?3tLD~$8BCV`PgK= zCgPiPsSKI8OAqsX><#X(x$J1oJvjLFpYkV^`7%MSRJp(R2L7U-bBJcP2A(I1 zyRjVj>?^q8&F%PNwBye1u(;w?NR7P5Z+~Ptx_fNhEO-{~Qq|NWqr+~=>x}n~O|7C0 z5TNDv_+A-zt>?rq>?t`~X{v!sY5kn91>S4SjY&IMj0~6H44B8O?rZ?|d(f#G7Oe*J5lYz<+@NwG!eQfPH#Ar(iO-N(j z02FVOep{IbqRe&WIY~J)>l}*8n8K=eY3Yx;KIoMzfnuwt zl!dC~bBURCiZ0$)yzSuS#m^Du-1YkbgPYHAx#(FC%A-Z3n-sf40n3e#${-OUJg*=U z#N*5rJPyXA+@RIN+fdN;nHx45@44CZbyR)U;Pt*>lg(YCm%148Qqpaamuksrt z>t{d^UN6VqJ#)XimfLKAH*k7vt+4r-$~P%9REqw!5^tf**QL_CWQvcUeaYbcWIp_x(Q{jje;Q3>wa{w2hqzhzb2Xo^NFX9C ztqqaq+9PitzM^F$<9*e?#TZ(kcS5T*f+(|900>U2QTwCVYG58ScaAs#TCa=Vl%9xJ zUbT47#55m)#UxV2GrZ6_4eiVfQ!*o zf&=I~+BX;$WFyTRF|oi{g?)L3O1WI5jV0U_a~Mg?GOR>se=nHR4zDSrEA|$Zyb+km z?-P_)ZC-inj)gwh?^a9}m(0z#Ve-UjJt2?XSMKzDCL6#?hwhLvmdcj})SMD<7@3dC zTF99!*t0r(h@aJRJnQ6g{LkyFVNOT=c&oh3BVCgP*vFch?xD;t)@(Gc^6R4--PhVW zZs&4o7wz_yYjBtBT@6pit;()k&otHIJiIJqw4BN6TN85P=l1sCr;3x~ri6{HaMq*8#a3lE@dB<_EUy%S|H39$75BA&5$q9|w1u9;lw61}=6spT zabp`6D%A>}G|zOBb3DCYbf-g=w{ra}!ut2qj*T};6ApBvb>JN%Di@~?UKwn2by!sn;e`x)> z5eTKfr!Rc)VLofd#f2g9VGa?agDy7zQ>!Oz=bTltOE<4E3rEJr49dtO{|hyBZs+N@vmD-w_PoAZiNNl^568Y%TKzuMpVy{=%mF=HJtH&ADaO3r2d&~Y@tt*2E|VwB=O$&bFH!V?Uoe@dzTkrEoc?8{)5 zuaemof=fB|gU;m*xFYqRa^`=0=n(%1R&}W;a!;Eu;h?$mxVG_ifrBu?>f$?^an~We z+Pb&56|M|ibXT59wi3N1Sx;)U#H`0Ol5Q0dd*aHBXtjT~h7x;fYVl0iWBYepRHT#* z&hkKESDP@}erid7Jis75rsv_M%6Eb3t$+GS~LXqBFR~ zHG^X=)#YQoZ|Wy<>ig|L3ij7_-_WYFHa`;AG*)MBc6byGf}iH;t}c3A&;01`NTCIA zgy?tNid#%wkK{t`}KA>)3N#J9&UOzd5u-ygVbkRHDldLx}a=JEKNe`w6%_m-tUFz_-< z@?9y3ziT#jWS2SExP-)t0(lwN+?ka|*Og`YYMbj+*RT~z;O*xdZ9lumuc^#)4qWFp z5Ne-$NMZg`6{-|sxW0EOyl2Gls)P3Kso}I3Z%6(1pe2j3+Dsf#$Op$f(6^BRY{G9;zJ#lvtm6w3I+d}L~w`;`* zhPRd>Ende3W|p7&J!8m!@^;|&9k%AIqG`3tWp{H4ZK3u>B|~S1|5hxm(I+z=^*-<3 zcgRtc`KYlv?r*2Lxfhw2e(jc43&<~p?}N!Jv|8S*8X`&uAipif{Is*??R?G4ifeK| z?rk!H=LW6?JcJCB!wJ!T#-e8buPMy$c@VvS=`hf%N zm^}O-EUEXzu%Wbs`4sbXWz_F!^2tC)V`Rs(#cztbl>%Wn7&|cKV4=F|4X*ws;SXwR zXDIpmzCJl03psv1zEL>v^iUlMrX$zOFL@+BJ_1B{a@qzrWyBHd$_3L08>^3 zVyfp<>T`^JZrW?^;x~u=VAwB?bA0Qrt>&;zW{0W{(=uCLoBMC$`XGYbBr5y(=Erk3 zNm(1Rx4dS7|7$>dFhT-X1LFC=hCuKTb`lBM%$<0L>Dr}MtjVpqK$#+t$tg0;;{@0BHFoazvUWP>Uwb>!yTtZc{muP=VB zHNQgIUY?kI9u!*Hgs$POxZ58k<^q=Mx{p+Lp-<__?{A>_src!NzCUk2z1&oj7&*Kq zb}9fN7kf{Noq`tkF^QZGf#OPOMa8&w{>1)XpaxeQ{%LZuTGrtb{_X^T*+ep z+Xz~}0|}7J(V+g@pG)#v0>Ae;yRzwH`)_@H?r$b#?7p0zq!!M}PCIWfvvd0$au>dS zl*`8={}z`I9aac{@%3`;-rqX-7I^fN^XX;oqdQk<@9%&4*5sJ;216JCmSc#usd$Xv zDa7&j1nP+Y(B)(G`BF_6sA|vu{u4>k)k(jawZVe7!|RR@Z~M;oS7qGO9zG4pCMYMJ zOADr@W%5VNaA@I;_tD*?ZQr5r^3|!)_!?68I;G2ldh0d6jrrC5Ry`qa`&fR?nODN4 z9fi9OCDePnyq^!gda9YLQ z@vRGEI|{|!IewYHeg6X@>0x`gpVmVgrLu>7S#$Dtk;sJoEY{vxwOQ6WcIVc12n1pZ zb9e7)ZFTRN=uPLaM#0D}fv$vH$ux8V=*dmdi-kd0|NFAtj zM0lg=PCL65@LfTu2=GvF{;^W^Dbq6GxSsc%Wezzvw$S$I_(6a5*UE&?=S;UzFS%ZDrVvqF<^Ow_J)Z<*xQHrxf>aqa7tV>hb2#w2ogiG=+~(|c(*}xQo=Zm!IiXWG%6PyB+TR3pH z8u!(!Qv*15Vm(7qLiE`xQo+jt@;HPzs_^MD6J3=dn>(Tsa6%lhbne82Xi|SthI@>x z{e&2yY?Q;|EA^-t9I7z*XC*SFG67c=-}EvzkjR`&eh@xf|*70Xq+{N}Tp^lH_y@1Ry#!ktDsacr)Nw>RHX~ zVSerC5rf19y%_Z!ftO8?hGM8Mu@K}~C8Z|l%j;$eiZ73p!>23UOH~uQ=(vJ$3{G#{ ziUQdFNJUY=m)kX#QH5J45xu`}7X*ui!H$h!?M z`0XkS<6{Gst900`0s*S3-bESOJkVgvLHWuRBTs4v&CZ%(ZWM;Wf}x!n%sqvQQCA!h zn|PL^@INzAXT9) z7@Y4i7wNCQl7`O4G{@XyrK|jlIvp(2K!i!lQtro*LV^-^PnWmW3FhbZly)Z{ z<0fn$*=CvL6RC5$?z=35XTsCPQSwxT(LD%pRH65>YpITY_Q@o7Nfz^>VLk zwn-b1-13G!_NyW5r-vd7gFOvrM?gK1h z1)hRd<#r4rwrQ*TA?;!qzCb~c)9NWe@vZ?U3pu==Xm&28f~_cKHj(;m`{5)5X;jHl zfXeRqoJPf-b?imK*iKG1`$3R|$>p+3?s9LM?ZJUY0g589dzzoP6cg4b4}e@Kf)gsm ziV+M;ROH%WyvG@>%#jbUv!V)B*nnfG!(5`Mg2#DiMSkAU z+$~$%KxN(4S1)c!wtDIVoeZg>RL;VC`UX~Co3RzCr)Z{3(j6bBlP_-9iN?lA>tKJU zog)-i4xj&v6+j*ncvk5O;)0Hi*KP8ypwXZNWgVl|8_8i_d)byY9K;R-ddAaBRFgL% zzo^xsO}3EKAv5l1>Q?op-aG@r0!p1#-Q*l1lW z{IN}k#5-?t_r`eaus%!Kp8)GKD)o(mIL@t zR#*a$ZFYI4MBW^*dODbU02A)XY3k&dHplg>zL+KJ;>@IHxsb_n-@5$eA4t0zK!2EX zaVu$PaueWdsgc1JjkOGTKk9RJLYz}8Swghx*C(#g1x}e#PQu}ddeVs2+Ez66Q~T8y z#lMudR?!Vb+Uqct0#NxRDM(iMFrhbsa8Os*DtykTa+Jb65!h##j! zUwSN)s3sKZhURraHWV=gYS6T{7wZx|V8zMW?ls<>9FkR5r}eGNr8cAU&e*x+er!Z* zNY6k*_*9Iq$B3vQFozPBrhEu0?e&CW%n6*N?~o=6J4N@zxITyw$p?NQ9R`03R%UW0UT?SVcx7}qny9M#p2bDEy<0Q+hPj8vIyf95xSN!k`(+KF3UU^lD zY%ot2;L}1Za(>Q(tkWkEj)#0P2vp{>F9T>)BXCvgk(FIl$^8m3MAPN{z^7C@cal|# zuA;<9|24a%pI=!#_g&-%FM4napDbf!9<<3p=wDa9UiuIpbnL8ev1M3F40n2<0;r50 zO`aH(*7vKcG|}ceu`9m#R-3^Dra*ZT51lwE-BZdfUu>pMQwIhT0+T#Juk4|U&tom` zDa%LW0SW5xCTLQ~BcUJ(Lr15i_F z>lG2v3m*~WLK`a%5K$ySUwe=V>PT{cF_PWg9mFw7sbIPOn^Yo4rTdddadqOhyS%dn zy#7Y`95Rg3r=DW}auGlxDMSv=KqRBNqoS#Rvrn(ncH?wrwxAE4g@lgap9z-nIFsu~ zXc>1Ot2gRTi)16>{7%A@K5xB@xtX^=xl{x*2k@ZQEon=(i}n5nscq+E1-mE@8s{pP zY=dx{`IPvzPaFDBchmZ9TWc}9!cs(fF`B&M{r+&UWvBA8k6T3Vz2e~WZC*x8U ztacX}0&$~WtWFbYS6G@2VctXA^HH_ zIfk<|e?fqa5CIjZcDUJ8u&sBpJ~aEZswX7M$ELls<`Z_v7e1vKKf|^GEwqe`oQ&*S zndL5b^D?U>s0{12!*F=dAdNve8Fu$Tt-ErvG&(iqQ&_SJX5|!VY(|}Q=D>4iGUw*8~)z;*1OkxA=*CbS-e&AXqS7FWf z?EI!cFWGsc)4ES`a`$dDz8n(lcF^v`Ddp}mYp3pHGh|OE`(GyQA&K4?3uBC8u@^-n z?*4R|!9C_OHMgQ-7dmm)#)!j5VVQ#E3CIaI%^i$h`N`z-#1oH8Tdn!_DXv4_3PHV# zM*n3HS6&a9tmmDtV8xG0RgMFEIBBvEEPLQtRSMA0rWh{z)h-_XYVvElh8#UnHC8mw zXtlnW67NJ8^`M#8I7*|^MxCJwFt8|GmHTQb18mv6@+YEneqPD@_X$$#{EYM~*0q<2 z>*F8>Te=n&pQOw;Fm4H0Q==k+_Rn|bW~2eU=02*T25-S6S@4&3mtDCpigY-w57?FU zL@XpD7FTy7C1z{Jt4BN6jLVzu?~>T);o)K%BlL)~XRE#$q6+1YW>q9_LIpboA@1qL zJcc`VbD!Eq@Nnb^XQo$|XpaK1K~d(|9JquN_of~$TM`rejqwj z$fZ#riT9%)_hF)j;3A}z7g3x+4)jO2j+E~scm}FB3S!qL^G6Jcp0kGrEn6mYRp{o~ z5Bnp!lyNA3&KP30)N!4PaiMD93F9J1WIHLYAY1o&Lk~t5YJ5EW&+Z|h!N5E2NL1tz zvH*`-@-DD6Nv8t+Rsb&WFz4yWKy71!h5=ljGUfZo6qr$dRcZ_%6_kt{=o(sX(-owI zNGbud=c0PJ0UtR=Xj_o&CPyT5deTd>b1zwsetyz%XL>6fUEIzO35Wn3E!sky#;T%z zoz7+;TYg73Wr0YHjBRbHa8=s*-qSq;VG%gVo;)`XZdh(4C5~lYWTt<<;g-&vYluJh z)lwXea|F&$Z^G&WEuyAY5s6oJ{MNjFB=@#BFD$``m!b5M}dw0bO#Hz$DLMgs;uyaMr>w0ruB;vQTl1;$mQ6|-+6!J7`=owLOw<=><7e8|A=EWhOtH*tyr||je;V2te%@sX+hkXU@ACd)FoL>~yN!=nuXDP9IPq$GB1BBw zW581BX`7^YO1qtvekWf_3zxhEN-da{!|8C?MU}LC*y@H5lma@V&njITaOxf(^x@3A z@>NQAtI61KhZ`cADO}5^LpCd}rwAH&XySfjioP=bV=*0m7CdCqFlS*fpiSmdih*JKV{6)l)|=A6%;SQ7N?&httc2Bk9bAg6OyN9 zp(f#A7tZQNaqfWZyxA!C>mgiF?_8sGKLxJvNwo0bDv!Q(&8>pyu&Rv4CCnwaRgHUG zwBnm~e_C}?pK<(KD+n0c^p8pi?4k!7vM-u_mIo9!(frqKWHd93_$0mG?4N3^V zCqZuJk2Z)24+SSmiMxx|dpyP|VvR5AzlEUsSYE~B-hvdR=h^Z`icB?NRp{E#KY3B%_D%?x9bL&JkjPd}@hav6wr z{@ybn!epakwK{-y*6TaIWI$VCGnYhE_s zWv+DCTJ_?R+kXIrj>GPX7scA;u%Fvjh5ZUi>FsBTmGnfz-oI^B zvphml@~A>(<1&?@vS2O6@cE)*!4YH?+$yM3RCZQZC zX2XVbJ_D;C^RqW`Er-u+x5pRp3>$g0eZgTDBLdlu&G>LpE${4N{xbx-Qj!bA2E@T8 zbK6>34j1EfUE|cUxZ#-#q-B?mDeKSq{q%d4miWec*oK@J59%^GsPTi%MJ>5?Qb=oK zM9f=MnloX^Y+O#-b#DbXUK{UD*uVOP*E$Tid8ssW=*+^=7Q~gsNw+B*=Xb??dUI?V zNM2z7c?w}kNLNUXi%cVtYSY@HDFZ_RV3VTAKMF9gLDhG3KEZA1`RMD#Zz~2(*A&}y zEPOwU8()8GG^r(WZI@2sH=c=$Utc6N8n|{TZR!0cv`7WsIlvw8nN$E5Ct}f&>R9tY zqGd-}9p!jTfu+7`cxK$vW6TI9T>c`?L zXA<}3Xc$fD^_G$_1ppKQ^#<@exS8ga@^zao-#9x9$Ckxjc1Dk$nK}L$-4h#76<-C! z1(iUI!_gk51muGun@TWMYg(HX^rid=YDBtVpu-OgEbYEQ@ig!r{Q&jzft~K&(Oo*8 zRsJT~hMS#p{Sm7%-)98b+sk zj><=LILHys2*A3@#mgsbJX0FXH7;Wp^Rc}@9)46Y=g#HS)db-^qRW6Q0|EWVt#U>S z`j;4e2N_1RIW&5)$iqap5jmO{1f9DjXu-vOow$Gr41UYgD&|(ebZ`sZ;`WdAlLFv& z#{LG$mCM>|FIG;s1qMNP28}m;g>y05{eRO&H*6~=N@!YTrnsP5yyJP;{S;!L<{p5w zl3>l5(y}_0(ZHUa;g|D8;w z4v2;;(FH%rt!2YGQyP0eE^$p31*p?bO4;ozFd}8fMK)UQ+!UCioiW_(QY#YM@75KS z<+`$EjyZn4T$zuDd1NnO08|*LAEWw~f5cr%98tzPg@j_sy97op+3-{6u#0!6gS2b+ zw0i_!GX4?12D<42LG8rj z9|k6YW@2xtR*UiO5i@6BZPyKDR_yA}mCQsq?z6$dL!rqRzu8sL32FGE%A? zMA^J!-AOOX|=!Nup|9;ZkK zHe8LU47nFy1T=^tM8%dYT5$5otc!pVb!sVJADnY%ZXepebikb39znEj9Y4sY-*h^v zs3%UsPq6B7tR)pQN9{F{GUlC)`wva!lr54uU3jtT!IWty?Pb6V%`5fKltLa$h^rZR zI`TD*;Q zAMql!FhW`05#-{yZFEz32xl>Ud|;l^teWPEU2WJJ#Yp#5eT#a6f0t-S=ts6R#|9W^ z6M1T{sZVA1R3hoWgtGhFq~cf*F`Tj{H77>lPDe|%ekz3`*t~TEAW0HY5#%(Ej@h{C(@K-cv(L6j6CmGdo?Tt%TB8&)ukeH~g z(nCie>w-HaOJCzZzJhvL*AW>&C(u8kl0?=D;b3$VGL6U)JU;~Rtq%kr05poYfHri* ztbMrV28>}H6yBnA6Za=B*6!oJi z&EFQ;$Ob2Tc3Mfl+)ohQr69D!@KyOC7EZ?s?s`^OcQU3r;h*epy?Gyvi|hW`Ht}-( ztZ?`%RvmzC8un5;G?*KBOjeBLl&!j-0a$I;X3->vAMhv7q#J|YdO4Ci#LLW?}McOIz%BFYk(Nh@<)Kot9rIK7uX$IG9+?Y2TYT-?zHm z;?q2m500fO$+DF@ChqFbtuGUi(E-F#z83vChDqU;jv11Ob_1UQ{&3B>KHT0LFRwgl z#Z2~Mbyq^a$qzB*e-xWm8E6oH?|cxK10Cqs;oVo$o*`vO52^>4Utq%<$czw)$5!B8 z5TyQ!UC<-q2_lL`Nv7Uz0lr1EZ%BrxMnsPS>FE+bwTeMLbJ6+k9Ig^MD!WL5v|J3V z6`>uEH4&zey2u1KgZQ9Lfc>Pnk1O|~`nFAC-0G%w-UzvYFlw!9%Nx#oH4-`_Vwed@c+2ahgW2_$hPRqZGmWf0_wqtdB5Eg$kp5m zF)4Iz5F3!zia@FTD#Xi;-G~R{`FrS|99^pCKfJl#{x)0Cg^hKp5zENVgARjP{UPKq7!f#y{QLj?JqdGSo zC7}5XdGO?LCpage?l zPY>fJumnoti`3|I=)xwaU^6MHl@=LRRY6`TwG1$m66fvn=8l&deuUMtZ5OprhwnKI ziD(8onU74J=#QoFPR8WL@G^$7aj{9Bs$n~t4T(w+Wr&X~S-vCmQI^|w8!dW{RuknI z684E1)H1NO1_9fy&Trw70Ok+ei4i3LPpPQNY#~&Rw)O=v!TspdXYMa2RXtjK=+w3d zhBLFy_}z*Luu8VNiYAdk-KRWcI4A4VGQ>!0IEGIn)IHx|_I37d_0I_ET| z=fRpZ16R8_*CWz*uj#wrEV@G*b|?F*)HpN=u0^a4|13=rYZwo{2@RW6-o(2b%baK( z*zm=pG@yOoi7L&6vtoD)H+CuDJH!0t(gOD+8ITiwTKhL7gd;Be!0VGfhnO@e4z zKcok?yvJyVgf9Hx#Vwfl%R<6Q~;N}23`xUxg)cP!QB7oc`VP!6L|x)d77}U ztwnbVS+K&?&@k*IJ+_r$G0}A#*@oH(s25w~PUwkp>Dp3dEYA-pLskk3+Nvltc0^hw zMf0HkxHOa4HNKQ=_z@wVGP&D}>Q8+h5ntrOP7h-Q4V-X8cRd|xmR$MVZOiqHjaF-l z8EWq}S16#J2b!~Zzfj|9SC6)Ey6{=eTdBH29hGirEFOnB>BHM%VbdwEPhGV2c)aGD z#ISmp7KgXfi)mya=T&B0d3^IQdZurUr^#9U{k0lxwt+u*>kKyB?LQ9BMUX6H)zs3O zDeMY6CAD_rDq~TPll_ciMll%&>#UEC=m5J9RT)M3ehK&~Ks!rG=77gY`r8tMgYri( z|FDh9;Is#y7`4h$49=&A5Hl?fWdb6acFU?1t`+i5ogvkrydH2ZJYeel93SNN549{f z5#GaI-+J>Kj~+T~@t(Ma2B%b3X+NX@4_a!wMw(UfL{H*)fqj`#w7y4A4|i_K)|afg zbh7#vK|fWEwJhJ)+}+4b5S#I5@JT*Zm6l6PxgODDhga#`mvE-xMYW#YB41?n-d)LG>jp2Zv$U?psCz0;qT!XBh==8{{8qSwG3w$ z$4%xfDeC<|ZN8?d{0I8@UvW9H>7GrA7JvYx$91{hiA$A*!HF{>nA<-@)?Znfq;@WE zD&_2DVnVCxa&`;-P4NA5b9$)2QhJ~g=s`YpcZ=7(gI!1tJ+W^-8nOqvM@+g!fLe)d zCTNlPFUM_mPu96G4^537o?IOa9oSUKbK~$&5m%OH6Q4lpp_0axQs?BH4a=@+F;Q!> zd8rGo{GtbUp?>y5H+k)75!4)GsH%w|Q~6UNrtp1i!@YqqQC{NQyXk%2&Eyg4#QbNP zx+qB9%#I;Lgt=xs{GvLcg|TpCh~s~NU8-`lq*RIlu$tq*&o#gh4e5^FXVaV$3hc@l zZH;W2ZJp7BFN4j7rXy06WRSP2H{jx%Ob5sn>o<FYLMg^7 zNBZ#%W8%xZ-eebs`!B}pgB3uvCSoFzCqk@`C#am34r!L=D2Sa4*G`y=qaG*}sKu^e zvM(=T#ui}MSYkhp3EM5n?ZE2NB$}_eiab@5;pi5z`_h-51aHA1K?IbQk3DM?GdB^MGRte0wPxC5*e6UuVdtMQiYCi)NZI z|JG!Ft`&uWP}x)V5&GA5d-A5N#!=5~V59jndK~cWWM=%MQd}R#Iyj6n47;{#^6>S{ zaIcJuxGx56l9)V*g~|28v|c}?em`%7p5-kM2!ahn!;jNIZ$GA2j-B4mKCygx?xAMM z>vra9s~a2O<1HPgLt51D=8RdlIy5euTT2cz30hym>`miJ_U+tJXk>w`ePlI1$Vc7{ z@*s8J?snJXqa-C?X~^FozAWWDNsu*ou>|n}Y46qK>*Wz=3qLEgDKs$?SQz~jBE;e% zI%EoY;V<$9`q`fmabk4j?EKS(0H>WGb95)7fok-iZ=k+;4{TE^T`UF|nLn5Y62-aS zqJQpJpScK}3D+y$H>b9BxpT0pn4$d>Ei$EHR*#LUu;$};olD7zm;rDIn{1cIML&7V}Ax!*bMK?=|unBC`FpoTxN-5H$&{nw~TOdw{>ME~Ff zeWjpVc4*1DqBwQ2i1=tx^Z^0rL8l9+M#F9dyWji(+$agZaErx>F*k$lMfSl|6QR-w~%YR3V1!6KT)GOoe|97D6* zQ_%9}HjUD%zAx{rgGL5Ux`K@+RolYQ%ouZZmTM~S!|dFTBNc#>ZNOJvmf>#C%Trtu z@vj8`>DTxkmfjMvw;Bl8VJgRRHfbrKie0ueJ3I%9G78( z0~r#yvS2WnZEYBzoD>gX=#;FglKv}8{rU3(@SVfu%T4EkSXql`uKJngM1#w=%0Bra zs`j>G1*1L$ECE<+s_KB)0x7M9vAayO3ssX|L_Ai?E*-XCopLK=3N76Q&dRCPdUNP{EC564{-Vth60-(axGri8hl2?Q`{kS@?51n>oUV0h;}?8D080;j zl+dn7aI&43yUFYErquT5^ATr_WBBgJIXnZ*3_S}}t*HENr{4nY$17=CpQ3wO3SJ=h z?V78UoJnCBzl>!PhGD}ut^2!?iP}BRAyAzHBUB&`{g3)G2(EX~84i5nK^ng(;u&K| z0nO6re!(*M9x@T-kJA!iN)cvCDiVJ@m{}L2P$51C3%R_>J}_3z&oG7orn_nBw7W$u zA~HVMscnsKGT_1C+k-p{H7g{j8Unret~PB}b(+b7Uc}*vmFgR`$O&tfrBnIiUhMEu z3x(~h2(OGC;M0n8RRK!*4uV|%=*>nSOk%dHleb847i0%H>P0s7OYB-x_3c=^!JL&z zawm`3jPPZPrVxe8NxS=N$$53fn&_TEq~T?7HvSJK+KPt7b_AZ^LjzCOdw%BTi?6^V z9BPcNvQbGHE#o#8Sov+Rp0rWnGsRZ-M8{M4NCNocI_v+NIQOWu?re|W+s@V{i zPBi01PKJbVd$;;Wo6Fr?qWfxIRBz#jyKrabN=uI|g_`DEZ#lLuCU2f=9run**L`?j zX>za5NTbA$%xoh@VcB+Q4@6@PST96}EEFu!wn2X)d&XyADGg+#Gz3Tc$+#HynWo?$ zRuYoj&gzv@aD~JZMJoGLGU1{3GObP<%2N{G46M$D?YY;}H6IFv0MLK-Q#iYnB{p8x zE8u$}uKJaJPWsbNu3JjFF(ZhOaG9VG8Q;#xpxAm+zL(b9JLM38Ozwdd>dTig5Roj(s}%YMpHkyLdFD~a&TZNvydyfgm; zL(cIgk7b9LOJXM34EUvj`eX~OrKW;!EX892xAYzJ(iY5mKz=X5P8)rsvA?Oy*Xv%8 zmlo>lOJFh{HoqFChit=Ce6>&X0_w@8WH$bbV(HeP;H2#je&6oc-rrn5aPpeJJtl4M z4M4nRY9o~JSzR7&L36Yvq4K_x>_0{X zcCu{?^fv{TqXK(wYw|2n2wEvB{q4-i9le39xO9CetP1;37U3EeI6w3FrDT0WoG})| zbo7IpQwN3nx@AWheP}*Q1=&ne-t%PsGyX(&YPQqb4G^LMhcZ8fs1e!3SJhz}h%gb$?VBSF9^U{iCUoV9&G-V?W$i@~rbr%>o9RFE){Op!<9Qc~19YVe{ z)REf9zw z3-p_~9p9+3aUOEZo`uechgt2@4e@M0lO%?DBScMf^ZjmT{&8`yD@SXA2n~aa)MrRR zou@z7MjmO-M1QhjN>b9j2X;)D^69E$1E49?L>d4wo8=p--8Q;ozuIFPd!pt+p1?+J z83+D34i%t3#U**;@(CSi%X+!(RbDiL%sKfr!(NIogQGN{KAg4XLycHjo-^S>(zshjO;biU z>0aOOlZsyq)7xm(Ww{lTa1%GK9z!`k8N_bW-Z$=VxAnu(2faZ{gVmB}HJ_M0OS1;( zP!T&{2BIZA{~@ImGcuIodr{vrc3aoNt%SM$3#d(VGaPu_mX+6M;rPS+xKba~tv@OH zYupm?qtdrA=-tU4{CL9WVvdF$f@&Ne+U|P}Yf0{^_b;IvlNN(HFAnLivJ^%w6(mqCXnjhe#wm?QxKcwN>f8#cLTXof|VX3j~mz$C?JjSv~t5YUf)4i=` zhKDnTiUzco4bQ@zlg11tM!3CS)+bF7=LcP@S-^W>E^=u@ z+lJ@DX@zK-R2S(xI=ehRS4-Lp2bX>2#D38F=1)Io>MY^%a?sw=g=O-UK)9N`#{5nJ zGenT%DzAls8ADHQI$lT5nbkSmS4Tg>blf>%8y0TDn`@JGN~7h;1-{2jHV~vb_Y54KIm_+5M3Mq$mP$>D zg;wUKHZ-U;RdZRV&dv2?G~3h@_81Ez;Rj_{>FIjbE*9QsWChC)rrAL%)L%(a=nx-C)(okmKB&Zf9s zqI$#sU}rH1aXp6omQzhDH?T%E2NVv$*w<STU4(NC~fiAf>+d@1rpD_^9pf+dgQ z@iN81h$qv;DEjcL*r|qsvVN&Mv7^Icckb1H=xOequouz9kT!H$C z9anK?3t#E;J^2bcAaoxuTP6Im9CAFTHztQWLeR~!4n3oKm$FR%*8oV$(`Z9jrR2$F zYJ&#=92;%Lqt#XC&uIcg*B$9ei~4I}e@rD>r^co8P$Ik{rYtMV#W(m<9G>`u?H4yb zR@`gUHbDi(>FQxtXRG}t3h#>skKo-DbQaYc^A>$XnBMj!pH4NO$+fDf1M6&4mqbFGNDrmsC8`2h?V z>=zBM#7`jY{P1DsZm{r!Vofe3B_7Kp_Mwp(F!@(I=x~#BpK!JsDjMlbDtFT7Z+poV zNiY+Y>`P0ydTogf_VLA?Vq@?lHaZgkeb4q zQB$Glb2M<5uFPANwyOgdI)YDUtx-5C+pBOHdy#y~v#m1%eEr4$MhH3bt32&lZmc~e zdDHrwt~#>z+dbPgxSv(Kfz>(VBFx2^rVKdOKWhVnO1d9S)~24&_#34=m%bNPcClJz zoNyMoLvDJ=S6bF&OOVa$Ew`nFQLbuO#|NJacX(R`iSiXw~FPpsCE9hmf$v3 zBpkm1=5X$8Hk4AVCbEiG}8mtYC>a(E|c5e+F;|CgC@~hpl7q9f1tVpmc=> zlkXN&we3pDm1_Z@yfd%(e*}+)Q8zZjp22i7S`pI1u&2L?*{s>Rb>No!^|`2U1!8_U z#-N|hJcalrp_Wjgd0xx2)cqHW!g1Wb5w%2Alx?lgI`7plsIfiC?Y+6DO2X?xMiV54{EAAm8;XD zcIvgIK;=oTSW~s}i11sBLMdse{8!KxERdGXv?Y_DN;V6wH}=CfUepL|)a(S{*7agM ze(nH^Jc2sMS6T2hLN4rAyFN<%raME*<<))%&`|6CM z(4mEFp zyL(M!4Y~V3NJSd%%}^G5217*pntv0C!8X5hSLei667Pe8>VDxEwMALj0fJ|sv%1a8 z-2a|DO2g`domOoFin-$JY}!w7u6sMdwO-lkQ6H(!R_SRotaO1|=Y+GVEPi|n|H>|p zNK$;0lVZS$P6Lwg5B?u-}pK2t(Cc#65S7V5u z5|V837S!w?JK*6F#}Sdu`Gm;8hjw{9JmZWwpzE`4S0z#3&gG#_p-&2qpZo6r0RO)_ Ai2wiq literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/menuconfig2.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/menuconfig2.png new file mode 100644 index 0000000000000000000000000000000000000000..00b72372e3568a4dc5ff600e29f6613812cbc3d0 GIT binary patch literal 72888 zcmZr&3p~^7|JUhM=X9f!ayMNiA(1<)Q%J%oNfTd1JfF+^^Zs1E9{gf!xnryRRtX7- z9aiVgUXqa55+@i&rI>BPYny<- z|9JbHQ=o*z&c>DB8%VG}Z%9ap@~zIEz8vN@+3)#MY50lO;<6bp`xj=boIp0|`=9s! z@Jp+=dQRMT-yKXY``-_bev|t7r#~_`ZasMD)aT3#wzdodcN50(`GlyOQzVzd@yl6l zZ5_44H+v%8PW^0cGmR@kR$K{funPs(cm7n{iJfvtFkR$n-)8nwBA2#N7$vGX6D_eA zV|mjnp!fkFEIQ{1aLkood?Q)jwAS^(?9iOHg0x(wshuUy0izUpEaFA@{s>%@9`yUQ zg|8jkKE;a6Hcy3XMfioO)%4F@4ss1XRx=QOtOkeNA5n8xc5UI{g!?;6L;Rgu8pch* z4PBz9Lf~>3%JEY^*>O{$;1sRzzN{omiS~pC@I3m`4?q-5$;y? z!n^mct&<=`SeWvYWGh9rl=8W`(dzkyQ8nyJ}+icfPoXOrS7&!g^y?d0vCjPkvDeKrTaGRwGZv{cQmxJmVSA%Mn zyn+a*~ME@v6vJckC_b9iRhoZ5ah)13aVrM5(HU1RqoTZlfNyX z+as+xKg~@(4H95g?$^7Qe>cDF`r?IxwwqHr+g3L#%#khU*2@yu0`2)XpytN{q?C<< zTjEqvcAO>|eU{lQc{4s5hm|&SMR1zot%l4dn(#fX2_=AuG?sCq3DI|iU&qS$i7>>0 zR#RTzNZX%(tO`AvdU1QNU`e)A6svu-o3~VTi_}YDPBC-1uX5qdHd|hqzjkyXN2|GJ zg;C69nnhfZ5ZoQTl^?*LXjq=`q88Y2Ju4UGR?J%>I>})>jfdAp&?K*anqoJ)s;F;>Q?!vf;H`8C$p;1iw24DeE+D0xR-v{sr(h!q6}o|`;>ef6qlnCqk2 zY|?N2w8YcBG|awUTKrJ0S=>-B?ZN2@w})=(%H+KpprEnTiW0>bT&if9CW_>G>hqo~ z@1Gm*P_I>7J&P9R`g94K_*x0n6wP8czh<$CgNztfm~o8XvhDV&i80?@({sO-oVw6p zn7QqbXe~Uq4J@(_E%M%=z4H9)G-%){6E9}0_HB|t`*ts2K*PndHFJrwHDevJVLYAg z{eu(x?pvd{`lzHG*k~}%5jE%7JskWuOOQbm-h>3aJ=EPcFJpdc`^t9H!;X2q){@;R z2-$m~buv-<2-VHLVTU%qh}^e`L!NN?9$}hyd#qu(OSA~Ot2zi?+`o~YDVnD(XGE{5 z$^OdrZfiXNa*YgDLH*f}BLBwc3wuMLoMvQ)sGZzK7S+X549)Rt{N=q^C7N**Uw)pKfh#J$$ z6!@Ype&4imdI>19`M1ah(3yDzc=HqjoZb$Tf<+o{_KP}@u2&};b;UGWW6=b;%*A3; z`}FQm1CMTi`!BpT$Z{T}o-|TH^7=zFhC8#iuZecrW7^5SWF&qTkkjE*P1khSw7g*N z3;zAgi`)CS{jya8K-k>+(T1h|(FPXFt4A0y3l&|Obz3@HIm$K2`pxmwcF!2~xS@B3 zw+By!gpZYVV!v$t8kJnoH}jd=8FlfJgm6WiEip~l$|>&A&6CS74ONt1a+koHnqcPG zU@c4B$+ojFN2x}c@lU08BBkjzXOR=Z*HNkv)z_Y^OcfFn6*4LmyUva2L!jZqDI=u5 z#m}J)0@t#>8tTO<0U+w-h7ndF3A8k7sqN8{3|2@h(A6}xn^2CNECsuu4(COco1mWu znRvGp3-;%8(~{Zw0gHH)0FR+LYINmu2Tr`uXyc6?!3QtSwDdPrU9eib*-`PrI@?$PR**}n>(Q-2J%tEfa=vwxXf z@XWq&IaWJyhKCaII3)10c5TUuM5rl*CYWJ`ViFp+eHT?>G>E_#9UC(#RLkP^E#^g- zK=*o|$BYHPupNe{MmZFwvY(~m%yU}9zp1+$LHG>wofSp5uLbHceZ_mZ@tq)|bN0|9B=M z`>#(Q?d7QfuHDw*tyCudBGW+Td;Oz|wuI*!;234oSL6*V)@Ey&9zaeCa9!YgBooRs zHx7++`#u3U)x%pFZJ4+>;&LHv1DuwKv%p1W$4@~y(R?!ff}-749hc42>gaj$-oKIE zXjLU^xtKhzQ+DkPq=0lVN}}jw$HGT@a#zmp*ASY3Tm>d(cBeAGtNiG)wZqvh_{q<> z)Au$nb-%jB^0X5Dov&s((uum*diGRitAkPO7^1+h@TGx<^_{SB@cpLYPr4}^IBCr* z_qzi#!iOG?)vL=&@mi9;WXs1lHkhF?sU4vVmv|cvIl(wk_ClHJW;*rJ!50JeB4+t&;ab^l` z58Oh*k;L!l%S!?hpbz;ilFA7hE|tRWszNN%h=>7+JjvfTp-L7vA;UX-B93ir)J<`x zp4h-qwPqIA$ydossScM`ZjVa}FiV70mt2lgvUM~{otY~(1G{2XRczn|k~*NN>H;_;I$bZoI0`ZL0)TyHG{XW^DY!35g56=j@%J z{#rI3MSbU{ z0pL98uW)(83&sv(pIR1EO)sAr3~-$qr0s&o++%4(n0@Rb3eU1V1zE=D9bGbh z{JC?ulG6SRays+w;H`6+*`fv!TcmI%X8S@}>59=wsH)pk4_j52AcU{Z(_FfKlG0}h z|LBZ1*wk2d^L?>aW(%S*OP71=-6 zA~`k~*i{T)_E)u0^Ey^|LdB-H*tUapnN;|!4|+)%CT~BL8=>g!WN2op#dF+oswm2V zS>)crP$!l5SsJF0e#?7?$gZ@{YN@#e>*zXYs#Q4d^XPKn_;P#Ic(vi4XC=eSMZM<* zR@^a@%NW(Hdo!}nnR)r+l?wYWeL)9XlP)|#|l#{Zi(ad_c}3KR6~ z)tJA$8w!7t!uQ!ayLBcDtjT0;s~$_k!!~239+LUGl{IxWOV5GT+QZy~N|x0kyXRoJ z4uW?_Wz8FTzH%hVL7?BdXa^j~16RHiNZeGUNw_!FVoSl+iNJq?5h7oJngpr&cT zf^NziueosYf^=Q}Z`v$lCFs`g?2kYBtG)b1pFdem1Go9E+UFOWONQZ>?{%eey}{2) zBAR_m4qMrWn+(_JrU0Iekfl{$VAW&ce8m)O)dP)S zkr!UY1{|gB?g$<$MYs_>UFLg#81|vegdfPXJ(Zc%dhL-*=n30HDz+`ZT{T!`KDs}z zfcbc`i^$xX=2)nB#1z@{%ED`BTx=geJ6GbdWL(=IOscTg8r9>M$D8U`@acTS!iB1Vh58m4wqLk&}b$VN9fr)4{C{E$j=ZdDx)A#=PHI+hAZsrKP@K+vmJel*T0 z&$JUfxAkb~FeAf>+`9mWPH6z^z-o-3CoK25~+}1); zklUk~;39wg^9TZ9RL_TJ#t{I{p=VGB&rwzV)Dx{4MP%pm!NZ2On6W+wfhO)k$uee} zhve{rW}4#)24e?|#~}Hv!cy;+dOR32Q@`LuHpAf}PC?F}hWi_?VBqU#E50@3Jwfmq z6O1Q=^GWtjyzo66Ll9DDLQq;O+;0&UWxNPO9$554%q0M5uOCN+?I`@CY8WP!HUR~a z4-B&{=u{>#pE+jDkv@NTEZjM@(*aMtG)JD*J)G!gSYVQ!%2oSZgxm$y#QB#2(Bf{} zMs~L%Icln7z@}RGq`aCF(Zy(3_=}E(07%5Kt`ufo4dF%cQC`->zGupI!DfEA$)XyQ z&?)Mtazf3E{Brh;ER|F6%-Nn*IBOMEVG>iG^{R3h?wGHJ7hcX^s+iQrPjdMt8#r&z zopxCeUcN;I`vbc7HnUMvywGMJop!gWoOQzMSXX}6zGAI2T_+T6+7XXBQ|7GXJ~*5q zOCK&!>nPM73$`T}z40M0=;qhxn)!ikyu*7e(%VZ@NSWxT+qLbFXO6eH1JKVcFOk1h z@NBZ8hW+u3Jaoq!a#lBP#J3iA_GY-#R2y&yAUiLA= z*loKD_UnJfulYjN6IaPKc~HM$!G;^!SsiTUoJRcI8KrDao#(j^q9xIhTAO_%^%r5` zI_Y{S)d*bVzKFhst1HyH<2QYP+i)$uZyF1)HnAFVmWw{@4GA_g#cf87g`fO%%%S0e zDDOi_4Gq8w7k?eoR5E~-idf_M6DAskV-h$9k0l=Yb%02N_+aNVT!v8@=11T zn!VgW{xb+P%kH!lKohQ@tu}ZC-;%poFm{8`WY??F_%X=WL&CW~)H%D=z8VwY3W%_X zsr_vJNkM>bdW*J3(l5;ee#m7D2|F0$<)*xPhd-=1es=Up^$+1TeFUC7J!QS#6% zoNb3YSP5H^MeT2U_I*>K&T!@12P(DO58L0)_^y9;xi#^SR@6=E0=ZaVt)jA;`43*+ zvs78Hw1iQ3xs){$9rl{T+=#D}Tk5J;tY;%mxXgy<{l*LWT)B`|;&J3jf&C6^(N9sA zq=adsH#S}$BtN5U;EeqwwQ&W45DR;v^c%W`y^WqmDw_$2@0+GO4u5?MzODn|GPa?Y zhQ0&T1C{|^jGTZb4uqP@n6kb4U{V{QX5U@s-`c&l+3n{KgPN!RV6mG9mDsxAc^Z&P zIteb#LY9JNuX4O9f8a+*Nj1I|6g4asP0naN`X||T*#2qp%J$x+(~ydZCD}SgzgN$U z#jGnYAn;UQRP%wA-2e2c?NGn()+!dZ4ipquK|2WG9ve8nF)$k|3tTQV>{p3tkofMp zK`^vH{lTUt7X1}jldQRA<&rA6bNCe74V({IY`rZ_8}apWHVRaj6j)s)26xA9t6lp{ zXR(Xt8P&m}A@bg}s{j>*?fpxq1CN{BVAg7fS#FI3jK~IOj;+OV6`H0`hK%K>5e=D{ zNjtKlaWOzKqhX;eQ;@JK(^IzELA+RPFH$6_Ug2J4q00qPE=2D;r(vec4XnUvK zT*g&ev;Y<{eMi4XoD`;sW}xY~{d<2}eg5{VhXsD@CZL9*%(DeVW2@_Dg@26HSRCLY zX6qQGBU;&aaF`&Mv7q5;)S{h8O~GITR735c8Luxe1KeBPX0mc=iOYL7RyN4o3q^iV z{7K(0N_91iz|J+C&MZ+u9us)zuC4;A4W`X2#h;>iM8kp})#FrOXumooaITEvzH;LA zMJwfuELCJ|)%G~Si>N~pB@u^fXv=_7*H!@4w;WL?0D1G0?!R#T3czuIwV(+TZhkxC zYL7)4xU5$v?I@w-NbO$*E47|2+Q0S+0ByQ_QLRKY?rDywQu6wTR<^mQm~DYggjrzc zaF*;yw|RxN>IiUR9dmmwD<3G!)a%#ns_!Ixu~?u;Du0V`*P#Ep(Wa&-{rWl1o+i^N zgi(zK>frx>KWt(P1xAjfpeBBd(kD<9r9z<#K|xOQ-5cPPVf>dHXXZhsoYQh>oszk2 zBfRu8^nzm0Sz02@99Ii{Fr|*&wPq+161rD4LyN5`jsxbw|t)+M_DS);# z^{1ldVNy)_@78uz(MqfB%$I%1hy)I>g%ZgC%D#;*l*s-E(N(0ZHVa-ah`iTfSbouH zyoT9Di5P>unjo~ucXV~l2@&1G4u^&Z**uZa@?r#YkvrqGiUtw{uj;-E&F0rxG#F5i z?TW$Yb}j1XcJ*}S@=S4n!K2iGD$8rXzjz|;f+fa}o^4BW*kU`b_d*_anSs?1J@>f` zg?4ed9?1hmV-U%xDaY=)#NYm6;%HJC zN_0rL87^0qh?sMH-eM{6?U0xA1$uKk$0pQ>tBVXAu) z)e!8RQ5}`vMZZi$q|Q_-#N7(E(pw$Hu#5U2Ta(S8xdy- ze`e>}hu7OWg!hdJ^O$cP=gJ^PDP8oUk20&G73PzNOM<<3#%=Mn!#_a+rEi3B&A{BP zAQ$eX*{gGiAQw(p<)25pJ~&!!Ehg42%~g+=uz!b&oMa&}L?u0}^XTn4E5d*)2YOe-|0T{yqbZmant>AH$K8{e%qmp&wS7XEUi<8oKwZ<x>GLJM&q?ohd^X)MS?PU#e@^O;EM-Rdh^|?RstH(%TCIAN^IOi*5BFGt8b4oX__@ z+uZh++1*;GhUa-dWqSfCDVSA%@%$XN0%w;L;nxjYK&r#GWoE06nL-F!?FcfD{#G%t zy7%u5POJGJ)FRjo@U?=bn-vlEsw2jxBv_Vtb0)Rx0otqTZU&OdX z8{;l|V~d}Ub22YLhpQ~IJXbG2I6EBBRU;jRuTxmU*MT;MBJ?-=i;hQ>L>{Pl5n*Oj z9Jb#`Gs?i_a*EF=_xw|HxnJ{69oQtT_VFBd__1_V^67K(NuBu%C;qT%uK^N;BxUO3 z6UWsz)}6?+8oFQz-I42pw(eEyN@;&};=*|nbV{9tAO2L6%q%rQJ;RJICXE#xoqI&A z*q&k=Y>dtCv+Hs5kDBpzw;id!coefhouBh=H*=nM>A$&E(C#kxL3K=+vH?;}OEMkN zg#uji)A-^{T^>odAQMNpIV{-EI#3K-SU3u8n+-pLdHQk2bk@6_e;JA#FnjxUHoG%_ zcqJk448$4yLNW84ypRLEEZuPPzXhoZWzMWX^;l zwJiDsjb1&AwzG8;&7*a6&S=%=bF1ddO!+xQ`qE`wp7lPvV1lB3Yhm=kO>%1I)Y9^A zAJ}B-0TdwITmDc5^4iSHF8+l_@g;qsbD>~>uzL&>Y%S!b5RV}5J=M+>wi%&yN0K6J zTaeG0`pmM*z!NQ9`SOs8*)LLQTPS2rQ1jee=3QdKJ9s|wNvSEr+75GQ{Zohd@nkbJZ)3o^wZe+ z+P<1gCSAv17oj<8T zgL*pwhT^?kW(KtiM+Z*W65nR`>W&o6JNY{atbp?Q%HoutduE-Jm+}dLy@n}WIm4w6 zY5Fr?E?Bq<^rH=9??>?q?`2;uuw={UvVh{c#VlcBVYG&RHOM*O$eOvgY?9MBX*6lj zEp;%_r}}-;j+F5$%8o{MW6xhpTMQEqRTIu@z~TkoW`4%1McW(A{7_iE!y2L&Jd0;0 zma0@2+n$@xwNkFZ$tv}Vj=-@xvnI9EF4>TIj@4No?Hs~4`2=66&@40|RR^mcVCi?D zI#~|_Nn8&RV3|vKHM)m2aGL7*ymO0?E21s;f|LV#ttQO8jWsGvD#vFmvj644HW>f~ zRDfd4e4r1^ctB62i=bG41-#o8hSD|CFnp}>yyfJqlXHwpzO?gYSYUb*G4mbklAYfA z?Pm6t7e>a9S)6BTW?^R#c}xx5t>Tusl;k&EZz1q>M0<#>xm-+CyWqe=xwa~I;7H0+ zR1d+-X38`*iI}(ax${tAz`Oi%!mvQyk5PtZ-dNQTn1wpVKjtB^2*fME-C#TVXQGmc zdBYtZ`F)W%Vb);kii-9p`gA+Ck8)QlB@&s0l>mSJ?@qk?V5)wOcVlRdXweZ9X}CBr z2LX82)gaT28{k_HU7G%_wr2X(N!7o8lh(}t^~C+%R>8hCYk3W*`rUn3h8RHKWQ#sg4m?&Fqtj^)g>zPl~(iC^w0^Cg96=-bUqI2fE z5L=6$n>`^B@7qJ#BM-iJ#0S1|Z?Cb7geAAXvU3hS5x_2eF8x=&Ut!>-Db*}oD#Ld8 zv9))Uyo>7Os_MvnO5kCJoOH7uyNc@c>v1f3l0v08VIu{g=)g zL+f^*0Z8*be4X+={V1T7hA>R;Gy_Gk5hf7>oqU%IsP;Xf`O@!_ht8{QQtZ%HD?fMI z);aAj^ksWj)X{4sRSmm#y%u+`XNpPRr3XOdH1nCzvo9~joYmlE{Z)9&3vnW9xbsj4 zH{wLEp&Yh6>lR2==dcwQI}d1|Ii55Si#?=dHwP&P+&Uujt!g5;+ugR^=P|Kj(%5^U z+p5=B&NllUQ{9T(qM~iZehSFL+6WJ{y>5l?G%H%Yf8Y`dP>^4)Nla=BU{y{fXe*32 zq0d%6Et#92O2X#BJ!oTdUe#ISpX?%6M37h0Ks8-M=htH^%t9>&hEk954>yhRMQUt@ zMVw6UY>=|ynaC_Tnkv_)bqExipj$ltOy1VN+@8E|QuS@e^jM4N4W0V)4f#e-xmBDu zun(yAaea7N0h+jB0{XC^LhEcpEjHe)C_4cOG}M>XG3Hng&k_B&2HQ(v$tAC>TZ#@* z_e5aljB%(R+YQg{~JsHfNqW?cY> zgmBKzRxMqfy}Ilb=mOGGfzeowHK>7gHHffqJE(?pXY@D>1~If=YwJo#d^op4f8TF_ zr+L^}ba`OR@%b7X>8$RY=a4h23YL)gyb{TEw=}t?f#qDO4o%jVP9Y8&X+<0{dPkFS zY@J!pVG@&9L>J_`3=C(?-w1MwI98(>u3OU=0Q?R*V$=%$lIu%Ic)eUrM9A%=TrS-* zm;A^Q45U;80Y{9q&TS}lxv-{w3EfMpX$Y&*GMDtqo#OG9G8)8vGm46eWCl$_wlhxWYMp=_p4DE!Qp>-S9*8 zyYl?i6AAoca|P`OD1L9>j3OazH#i$9ew2Yx6ZR}jJIh$@i$tK7|L+0I^o{gvGTNeH z55@vJY?;ezKSN=RY@~z_w5|mEeP5oLS@jdZ=n}KZ%IE<+H~{Fvh8&F0L>{j>R;6$B zZXkUn(0oZLPr0q$95%e0BAB<#?V5?r?Ru3b{w+lD11Xc0A86v0{ddNaqpKLgCCat= zlB$51|EgfP^8f`-0bb61IvO$YbTj}^LHN*}QG-ysa%{E6O3?o&X|7upBv->ShiVg> zOMV}lJE1`W!2om7GLTXlnGD&qIvyb*aq8YGMeI*AlkZP6k#~ie%4flhWR+yhfMrwh z>Yh^xA@+LTu$vWS!(|cP>-Jf@e8+4XG@^}v|3>pLpf&z|wXEcnlToo`i<)!cL12GDB z6*B~&vXQb)@`ttZp@hV(-&Q@d=8)@Ygo=@3+Rt?KHlDelx|T8XL`}slL)`KfI%9Jh za|Ah2TVpU2F9!#_z@d&1vp{Qz(L%Pk6_w!4J|c#vQ@HFz^^qyGI#WqM)UrH-pr-jG zC{*ll=4ly#bo8gHk}l|yQ_Z>D9gW3Aq!T=t72fbg<6uT zjp+~N6zJ_%>m?S8mX%0hL`yDFCg>aG{~GqDWYhp<8I)OTT9R3wsr4S8u3k>*ZEQ+myk$IU6rU?5G)8N zWVyZ6F#-_Mh0)TT!FV_}k(>3^fiACl@-Wd9K$3dO9I+q3A@oR5Ebejjz8;%eRn6LK z4&ON2rrI3xU;Qh<4oGXP$*x8hLbwG4FO27w$Te`N6xBIBMYT3NiGsDX&GEi;IW1sW*r8 zmmkG%pc4bUo7zR(ljLYwJF$NIFR>`QOzn|opq?eOJ0ph*ThVje;+P zME>YXeQorFXH?LWvVAr0oIzPPOXAV??1$?9SNEhr8}|3uTul}CVDFKhQC%O`p!9IN zpvTBifX1ZRIm@w1tT%Al#XUGgzfaE5wpQKfLW6n_D0Dd40f3M_yB(WSx@!L!uKeTo z)flE;@B%$gWuwtLQ|O(f3T(~MlB#PS5JRhVPO)0N1JSP60N6V6TiE#Xs+pJ+c=Mb( z{h?3)b@??*`m$SVS(hX79>2s3?BM{>=AgawuQ`<~G_00Q{uNS2)Z>ib@$C&v{A?hG z3$0$EODy=w~z9e9ggiayEwfK1bU$M>ybai(grrZ?AbYYf1yVCc$R z|A%_OO7q5%n_{k4uGFCG42`me1VMVW@x*2lD5>&*4DtRM*VAjM?5fxj7ag8S1HUWtKFNu9qrBz)=N?xE=lyk%_>EHS<$U52^i zu`+Z1Ybkq`L&CfHhv3~+&G3b)eE7nre9FyFiIiJ|nFctK?%LSgIvDlU=c`;B|g7Cq(C@9yK~%>A|izZjvY ztLl8xCZ4-^L7Y~2>G)pLt-W=+T*(OBv;B#T%#QTkGP=OxP5-nR)<6ehA|zJbXi9{0 zUfzduJ}gi|ru)2fylf$#bTyp6#+Oy#sk*_>sq$^IfpZ+T<-EuKH59+Ob=m%uiJBPD z)9KgriTMZinrA%a=FYwDrbN7c;nlCJqdBVeAFA~J!zRl7^ZS&Dm8+ks2?)EXv#tcj zDk+rN@dWht{#a%ESN~c$%^?L~%Hu*IO@;6WTbw2Vg?p%Om_J0ffMcY zzTq?i$$lV4OMqyfhQ2E8r|u|)_fMBAUbIQ%Mz~_dVfg0gT`#>G+3NpLvDVephn}+! zkkMc`CE`P7)sY3Da|d0K{oKFJmQ32fxvwUzeB9Vs@^Q!H*>6c510*Kj(YK{vI&MP91^qZJWfOf( z!xC1s6VO#*&S(B6CKSM(D6b7EH$T8PdXmg-baEX;YH&B~gLP$ZUL_fq3=ltWjrCmd zBw~0JERGui1u;WF-xBh49bmuy<;us^0q4MQ1$GYtBW)4_BQL}S)+UPQ>ww$c9-Q<# z>2(vL8y3Rd100iJ);b2aLDX{p6m#*1dS^zO7dCnVI+xk`c$Z9`dR(MkLSRi|A}mxn zOYC-(kWpdPuhTDpK8S=%Z7qcX3z}BQ>TuNuOAy9+P0+)&0Vy45V&~ZVW7Q1U*OM~{T@MxqDBYtq@nZhoS7EGVE;Dc-d)AJ!#c<&M_#(!n=K2A2 z_O0c`e4*KHhR|&{y>7}qedG17>B4G$50LIFQK}~a{|>4(Y8}@-Mxgkg5(Z~vi`$~?(wz6~#Tc?nInH`LDgF;f3K@s(DK5@@I22P8WB&I7M5qj?J zoJpNnG$)=ACQsT2EK zZ-G_B&);i`!vrqcps#E!BsQP%w8*$)pA#&aVALt+(kId1@Hav~GsXZlI9uiQ_d6ii zPI?)K-722~Yqw4qIF@Y;^RbbA`%6SGWCX0y$KKA%Nd~9?9&iUJr67nel_{L#3y)S#+ zEG$+LSyQ3*h^E|0Elqhd9Zh*X(^goGSt}d7uXW<&iPrIh>tTMiazdZs=mUJn&!QDw z+2{#0?U^YX;GPZt<&&IzN3A$AQ89F`&+Fvv>zTcwh|GTX8wm2Af034zI?jxKoaH;C zT~a&+kS9<2pKzw@yprg`oB1yEN569!IYVXioNGD&FXJvk6_~SMrhhP8DId>00N z7nkwZwX&Q!2Own~YGOsg-HZQd;`ZjxD^1_D1gDQH zYy)9iu4HDcsc5q5mR+O#E0$k9Wvzbn{?AR6kfu7u2=UN?6}2&W4VtZEh9{O|*Fop$ zYN*~8+Xf7lXek@Afk1ydAhV0zV^H{Y5oK)=E?p@t;V~!;ok;@@aC~s{Kg{X1+@qC} zM7g|?x~5Y7aZQB^6-{L`W9R&6z8(ItSrK(mJg{xEd>3y`I`+`o;ynh?k$KUbb%pC3 zTFGa;^p`uUf+lmkbOQX#3AZeO$n8)25dfc{_^~_UzRoJCKB=jMKccBzuhN6gRFc`5 zC10Fg0)}sbTRN`mYmJdR$w@(1R%P!ljs=*<<_ihj2uw)4_ZJXbqX3#pC~L@xd7_t2 z1hQQ2q^f4!E$2+|uh%m(zN5FUpLGp14OIM11N;Ck19Iw+Wm)YQd0IOCRHB(AzosL~}So|S-LiHFrK^| zZF2Iz0BJHs1aiv1yaMO?s=RJ2?x0%%iG6py1<}cMvv|RxTuuiJs6<945l~*@W4YqZ zb`QDfhnoz)ien83lq20CCK0D0x&gN3asU`8niv9LpxJ7(0j~OwMV>ma%H>%^ntU3% zTDvD9Q^7Ch{ljfr>=L)7A0~#^19c{)^|`9~a&ZdM?BTw* zIUg7xniVwOD`;MbDv2+vbycF>0vizE57ym$t$eaA_8mH}LFpgUq=Mc_xpruXPN$LQfwX6fHR*@2!5*2eAA%Yb<{Ykl1Ww0&l+Av`}9_ z4DSbmP)!1+%s3$q23a2^TdQc(>8H2l1UGcU-7wGK{ycy*rTqxd2p}*!Zcl_k_ODBO z4Zm2gtKp|n3**&iN+m}rrf;yNjt*7fN*MFkeUPwg3Z?{rxfA-e!eXxAvfJ%m*^f0;Hs z)wpWregG=yohc-3+Nf$#gamj~Hb4ej8|f&B;qm2>M{eIR%!G8A;@H+W?v@J=xr?@O zfe{JlvYLbhSS3gi6=;PO$7^d#nk;~+yMP*pG;_9ElhD634$v1s89UD~6w>Cz6E{N@ z|HzI^1K8_igF;>~hvo0inDlq2Pws4FD6kgA0RVEs*9~&~*NDts&r6xTk=HY+QIO1D zKS*Xj{4BzL9ZY{&&6W?Hxk=izQ~-$NFma*21jCI;z;J64;{%PhV_H{`tC0tlP%W4O+c~4Zy19C!l>7L_Gy9l@HDyW)%I0g6bofkIPFq53Uni)>vP$JRmk z%&K*glzWsIMDzn&(=AQIrm;;P^_xk}^^3sTtgjWmHAhgeo5XC=@sC?x+F}u_yp-dP z-2e|~4^S!tNnXMK&6GfO{9j)<>l(-GkeAJ>osaX6TC|MKHl?@QD&R8FC?V3F#R??`GY*^AN=t=~?v=r_ z6^k|3t6popbIzx!Ik*>j@l$1lLm!e%e{3+cSQYYDg?8BAA4WgrTZ_?_=2*-mT3?bK zr^@b^-GU!b>b;^BZxgDSm>++W^w|d|?niu5+B~T(yI+BAT62I9=;dQli;7b0FEt8z zQDf+j1sjUXT^~0Uk8%678;rc^h!8#N=MaZ%IDex(N_~dwu9n@tE`BQ9KouCtoqx(7 zBX6M#+NRK<*?qg(XedX;o(LCTSHo{aaYwfDLmHBQPS~Fz*-Rq@s0^U4q3Qx|xSQ0u zhfhMjwr|&xl`fj;-iD<&?i@;FEJGEhoFM5|tL0`^vk&d-`ctptJ8{0oXW3;Z(w6ye z`J?w@8BCa|G>8xeGZ77@hyBXP`Gn~GEbg%2WqLk84GUHhO%FA4xcZIJ zo<+AH8I0mHp+s(EYSZt*-0QLbX-RTmVASDd{?PCITA5HHPuWEQW?Fv24d_!b ziSzlp#qn=>j%3#auIHW-e(o*?NThMBV>4Nh*8KY%_xi-6iElj+iy^{jMpEGLn}Nc? z(qPW=flyM>mMcw^9sjQ+z1m3?wy~9gTpKmtm&)%|)oT)vI*CP+eY+%K&V%c5WXIZ4 za-<}YJzyq<;t4x}#hoO9B<_JDPYbp)E_5K|jJWl%2L?c**-iq#d7BHv((VN&6!QWN zJP>cG*NVv^9~KXTLTZM9jvc7dH;cIDBji8W!I>J8mZI&Igh{QZF{|k$M+=~RK(Y*u zx^<=wb;F^q2Ig&2heS@+`CSq}2#8h-Mq*_n zm_W!Wj%0-5{NkY|WoAgok8zk1EaShL8cOWv)OJ-8E!#>kSTlm2nE^2MV)iN|#Mkvd zG?R{jO+KL2*PJwqxEUo}5AL@uR->0_u``>W#-0R>6E*WGoj*9O1W@MSGWRb(+yWrN zt04wR`oVS8ML-u0jP!Lt+zvCZd&TZFs6kfJ)>-XZ{T)Rh=qwKxXK^TjfC4*EHFv-K zqzeg&FXC!I1qTYJs(_w&TQ=~83Bt4P70gP}6>RyBSiiIk*wEge8c=>dh}lUZ|1D#J zzI3LD-Vq6lkL_y1DB*3y2`_(X!iB-Z!7!NYensG*QFXiz&%-=;ufoFm?|usZ7H*&x zTSxdTbr*WBryj`;M3Z8hmK(VZR2)N>WPyxRxBk;z_yQaKJ}wNrmLE`GM9nu9@c%GW zag(>4dIIWA>l3fWbF^@*I8?+K5KqCV>-LDS+Z_+0!&t&kgv;w!U9${OLz(gNLJEsR z2BgAJpx?V!L{BlbrVq_=-AO0@Q~01m8v~wg=!HaFaT3Mk9yZ8%7j6owi1Ez=)n2g`r-yvJ{yYh^@{UFw1x6tT z_kbsjTThK{vARoC(#av+?@*g}`YvCyb6|1-kbx3%>8TrxdH;E#^Qzfa8in%=Gs zk}S`?U*ZTHE1R|KPYEY`!kE8%aOhF`q~HAluh;&E)qoM6c0#UCFC$IMF98H@&>JwU z+@FmaOf{%;_xFV|^#7w9rei3PP5ZP9RR78lIV&dJ7#^MncIxw)i0Tl`r_D>iyBDMU`Y056U z+e}{>q5B$4LVVN3dnlY($$1hO#REcY29F3lf|0@Y$l8Hi6eI`m`zw7Rt8>u*8c*Z2 zfmU#JsgaY5-`SL*MN`l+Yfx8?x?$f}>uLVNMfE>Ab_DgwH1MZ?6;Ah`;Y_*2(ifPL zO=n{DNS#XR*WdTA>tMBTXX0@*!~a}Oxzn8{? zO%)p!7j|>XK&HFc4T9T>rZt9@tgFf{m3@0N^fbkrQ~V_@G!eYCl*@?+DJ6pHM5jzd z9}5h^2IoJO1;Ty%NB?V4jlg;sGU5nwxql-E&t}Erp*`|;;JTwzv_KzUCw*0M`;Y{g z_5q(cO*SsAJdns6__RmMv_fwu=&HO+=Qjok_zW!&8nw7E#II#5$ARkc`etE)j&+Og z77YTRTjM;xA=wEn3=xEcA2eHBzQgC#MlzPV@XhLW{YsWQkD)atZi<&Xguo+BAhV+z z>HVC6q6|hpsjKPtD11|Du#Q+=UTvAFB}rnVmVXg0g|ZVt^<@VJB7^PgX8Gd=uh=7> zYWyR<5q`l&(hY*Kdz?_v6dHKMbO5EXsi_Ev8my9aTV3PWk|-4L(|(qlV`~{Cwm*gk z?U&Xv3-MI!2RsgKraXi*TLcVMHY<+j)-9`L7C{1#l#wZJsiFnSQ+}h? zP7+u+eM&gHb44UaS8~_%{w^b zj3UO+#&~xzZij0ykVf$rp7KW$4HM$XV2EJRx zW@`*AP8HL)N0L=ORsmVB*ns}5<>^VRg|OnQ&m3i-#s?+SpBx} zU*pBiIF#@g;S3D)5F5pQ%3l`nNM&|@34Sgz&Bb_#Op+?*8+Nq>_$h38>YVViK$4h& zV?A7oOlunND7*gVuOH!!$rSOcGzf;D^5Niyuldm@`=@a`FsEkFcu5UmS7p(YzCZu0QOwVuR%rcCxw@uZ$54X6uPYIvE`-AP`9;-o%r_Dyq$oa@Q-oEDXE#LYW}^^L zU+2ikW3F|_N7}GT_MR8ML4q2=%JH;iIwy?XA)x=hMW0Blg~fYV%MkA_l)1MgTZu~- z#gDb5JA$JQx<%czoTR}mU$_QaA9H!7GSZeMm!w*|Ue;Wz-Zu!EpYj&~Q!E5IDfH?e zLp$KL;tt{8C58ujuFn_CA6u!k@*82Gc&v!^CT#Ij%_l;z)eA!4#bZt;S|jhWcI{UE zZ*DuM1$rP!>jq&IfsHFQ<2#CA5AyN-vVqJt^n)Z-aU~!`k+JkR9pUdQI~ z3bOmyOtW_6a$QwOd!9JV%0Q!3(8|3^0#M(sUY=k4$&9H7E{@0IpK(V>e~XPG-op%l zcuL_aAKv^^J69|tkUWsM`9Ai<3}vbR~8qox4?L2{E@|LNebF`%3M zm8vBf4Q3_T;hqVZl_s0rQ0}t|VAY6(Ohu(F>p%1I%gn-re~*+qv*f|=R2XK+K8-jy z0ZUkBFweIAu78%a!BITNO~`04vS_Q;v1q-je4wy@@0r5`(l(5nmYAX4K=tvWxaGKy zlqCFK#*VwFlSUe4l%xmQ&w}*TYb5LSN+xyoi-pANpWpSm^WP0?BYN6p%{<`S>q3yT z$|p5yw$~i)nX5Z0{s4d0L)(|=r+uUSz4mm^eM;!N7o*xH!2HS8f0EBH-wZSs0LLxV zMBnMsNI)`x?^#Xz{6?EbKZwS?y4+VkD*ZQZeNeM@pWdNwDf*F{%X{2Sac}xKdg619 z7cKM#q}@-vdDr}hRlNIPlR1T*zIy|lH^_lqK+x5XYd{gwqUJGn# zU=DLsjxzV$it^MO0_hA4gM2JSi3gtO34e6KkK1y)I?8fLe~wWOEiD7zGnnk}`RY+$ z#@#{{Zv(}^$Q!^ya zd9{x1q0gQTyC_z_$A%Xw=-V&tgNrZu20r*buSln;1IgX`|I}jXpU#(_#uCn|#*^0g z`&S~ev@3?}0ZHS=9t}HAUK-wt_M3NH%}*YJ6vyXROzo4K_OrL7lq`-amJgq9AHThL z{=0YTKtTTFmdEwT?XG9}K&AAnhn-`0Pn#uS=f8Mjq=xaQc@1zSOReFbnt1w|08*H{ zy8lf>shMMx8{o^Z-f-JQC6LR>$F^wxU&FY^Z^{c73<;Xz5MsusRpONA+j6#p2J?HV zONu46*V==AeUo%FRQ+vFif^0Qs@lx#u*dzjho4@WkM^3TM*zLxx~1MfCVc*Cf2}JE zdY0db>Ubf*qB)IYW3kxw1y(kE|k;YG(~$vfONUdP5VQbAs|*KE5y%giD8(6pKJ{K=-kwthL|(RNi(E5td7KN$|1 ze5!2&xsY~TYtgXX?)Ne_lo;ctv1;R{XGbxCPt(S2W2MU4Gg?S{9JrbPTIT0k9EQOB zMq%X{Pruv`_+N>Fnu0Cj%yy6 zWfrqv%+BY~s2Yp3o;=I6hw`z^Q19_Hk`=k>!A*J7Zyzy>g`d5at2v(|ifoy74cxp* zw5;j(YE>YoHQbg@u5SMZ7ayJHGC$WJ*hb!I8#J}kHn{PpU++dBGkmMJ?6&q@qgiEx zxAA&S?zuA2qdv`^N8F@u)<;rc>&yGrcoTb9HRcf0lhTjvVw*3S@5l{_lfF4AK|8Du zcQFx&dmzQf!ZU9$*>1c%?_Igq=1&J~Dv5Nq@B;e{WlKOx+P$K8`Gws66;#tL_^gii z#~+S6L$k~qEK^hSBzTla*79I`U*N=eXtDfpjl1yL`;0qX;2t!JVu#luTEaP|jgsC~ z7sNiM)X3wX7My%jkDepql{m{(Q4KU}v9CBCl_zIRV91Q$vPEFxDXZ$eri*=?m@n6d zAuI$nT&RG|HEm>%r+r&y=O*zLze#r+x}s41+~jrUbkV_#9_@~$yjth$$0D-|Yu*Ur z7DLHhb}tCkzX;!4i@`Sy7Z|rZ*^epGjXrMIbU7DM-^-sZHg+*zVVStKf{XcP_gKQl zkHhQjl@&e9{Y{A(R<9R2*SMa68-7@;{D~3xg6baFU6C9(P=YDOzk1<7hM^6)1(N8r z+jRoHlrG=1w14*CH{gW{#GcKsB7BEMhMoyha$#z_5h3F_2H)~afl=}44ld|wlvPE} zFXfqGhI`DS6e9pU`?6W3;D>1*I&wOIy1l-?eyh`?fcY_>t?WsZ?dXltKm`}n21N2* zlB2%GeOs(Rn?l}vWzhmj`g}JOELx0M)ffv&TewEPo7d@Etl}SSN6EI#6DDA3y`c%~ zcUwBFS|_u}x}PU^*ENvcSYL$}rN5%ZTs}OFWJJh3WDGZ7CwE=l7zaJGEG19eyPBF) zp4Rq;x8@3*oyKrTqXc7pY20yjW2|Myw|O$Rj_Y^Yt@;BKx{BtjfOcb-m5s|R(tm8g zgT{L~vTA$68#b^puz~VMNMO?<&u@_5CU$0Busti_4%Z}vPWvQ=MCZS0>M@G<#UjiKTua%LU71(2usp53+-N`+F zBZV!N3Gm&PiJLEtyRP0D>tdp@7iYoC?3cVs$IjXLz-K!>8GjmC;>*OY%Xh}PezreP zoCyyl@3w!flN#qNoMpn+ORm%CrOp$302DUhDz5k9l)qz^nBiMysNsiZu>+6_r?x&%%9qM}!Kc4-e5 z5C9l&xepln`x}a?nf6nIdlo1J-xuiN`* zycPsh3}~6V;Mwx$B773ya$0C;G(9{fI$!u+5*ADpC?`4q_ z;-+WKqF!7xo4rQ@`sCC%;XUlc^bxU#w;RLJ{%@i**Gaz&xcbOa9VqO1?cmf%!|7&dnp5%?@0#9ev_u%hzuMDB7M_+;jt= zj_KNzU$V3@!a`=P2kvN)1c|+ z!ocpr7?Y z?e><%4h53 z2(E>RF;Dr!((kL*C2%XZI_*0?znW$%p75|80{jJ#PRwYUgG>9-Yd^ljU4@M}zS95X znkDqApxU1-_gk}KmCgKyly1eSh%}PT4r;6-Hq|o- z_-tc~%;r8>Gv}y?f62{bz5%wQPwx%G&Q^D;AElF?lR^SJHOWCeGAe1fV#Zdp>V0Wr zc)%Dmb^yMBMKQ_Ca{V+^jIgMYQ0yb>La~nmtY7&VFS{+dxyV#i0LC@eb?Un?SJ|#| zs_raj)2o{t))|};DvV~KLMCpHMa=kxA!H}Q&;w`7xpnpt`xi>@ynm`#7{vlZz&OSt zq<&*AvLj*p7D}_QkG)M;l$Rfic!lfHjD^uHjS6w#y;{F9^ovv<9PhbLT?~>#IfLCt zKmJ~{u#-qz3GUt!3&Gfsq48gIK^#6c;oSwdzMdWXW=?{5p^*%(kiNp%5(6g#?Nm;c z>?!Z2Ay(b#G4YD{8$gIakq42HBSfZuf=56_mhnzvitf2jeGu*uJ=AMoKq6+oNdK2n zm>%p&GpT`K*5_EpyQ~_=ZX62lU$ITnYi4ile|es+wiP}JvXxA%APqbr`6!;Ovketu zZNnSMwLcE_*2;2%=S$NSxn+jAQC8E~qU0d4cBgHW>Zf06Nf^$b{6aHa@tdB3xf=C# zOf2J*JbCl8EvmqwE{$za2h~;}zGHiOcC4jrE_F47(2MQ{#LHdaVQ~&jk(kcWece69^7h2DSkhNQ1qT+2$mz?2FSL6(gryK}!~yO)+oQErmU?Z;lTkHLd<<4LDLbdgjX z;wJgDqnLS5RJ@Z;YOfHc)V}VmcrtgVL^@S0`8B>>KHAfc0hz0B26}5NCBL3xho123 z4L>`N7u@91B}L5Pp7!7u8N*JA-}|-W68(B`ettc1(RW3ElY1;;{NCKIslV7h3x458 z#ogMwIz??Q>(|;p7!#*DN%M1fMY_M7g9g;j#jLwG+XeM&iaR>D6>Cx+qEH>(r#k!J zD}b3rt8&a@8AE1?%>H&9w{>`1)amKM%8gEbu3LJSnZ23`EER1)%r0JV&pcbT22{>R z=TJEO&v{1Ip<<%1SAXNQuVK5>f#aVQtbdHRYT1`=cY*P;jr86~D>ikBe(0M1E$D7p zrgzcYB%RL1LdcpT##2m@@J?t^-+zMJgJpNxwe`orK(pc{dpP*l!B7hUz=_-*nD%G- zd9ItoHK%dY{xw$0a^U@Yho#uq6EoVTa$8n<4eic5#D3{^{Oyn8_p6FoE!6h#nVjLf ziQ#t}P{;l3#B0i&%k zhEOpf%*ljmCr-C1tJ%%yW4o)qDifq#Wb*%edP?wtep2b4>6h}aY!-k?2JOcS7o2x8 zG*Y>CNzyGvvRy)Fdw0g5s7Q0CjGqQX`{`*g(_8zh()PFeQq^OM`&^xir&=Gk$IsRe zqeY{q=w|^z!@(#;#H#`D{E8gp0QeM-hQ4sYfxTkq^4|w}rmq-*?hP=Os3D%wRE&G{ z@jAzPF70zC*zpyRNWWF%C#_TL*!m>0BJi&I1AF-(Y{8BL^IxEEz8dhjHE3Ep!sO;K z!3R^0DJ{zeD_GY7~BraXsv z4tD{}%|pIFSrN0j{!V{~dQDUCj(h;;&^qfO07NXBseM&}I$QsJ(oa_4cMrI~|5IrZ zp#7>=RN!0Gm$m`~1?TP?V3BDDx6tqD4NvJhEWY#Had9L_>i@Bm`KbDUTTO#}7khhO zv8W)gxDNs#Z1myez!LW45{JKgCvDahfi7>^7v z&t>^qn0glImo%`XA zk_?+r@~+aAq9Q?ML$TmaTuU|(yqlZWS{i;jy?ySdpPZ_b)Wh){-c|ssdiosByX)q1 z6C%Ei$=+QGLc&J%O;pdbczury?dz9x$;?qzh^8KBwg9{u!g_gJuzy;FdtE@AbC6Ck7IRJR$JZujWb{52f_eS>cf(CQ8e>gZMg#?_~0 zLw!GWOML|gKxiSM{<-BKG<5+VO9FCG0+{6kJ`C?Hu3cxDIB|c>Y2cBnKIvmk-(S~q zXpC0yl_CAw)w(gw>0cnh*I{TS`&!|MZ}zDr7e70EDmSp5CK*$GvH0gzU+($Y{SeRWMeDqlV?fRIi`o}F1zMgWQzQp0#F1u}ALEF0eyE?iwD7b4B zcdhYYjCkk99Y#jMnx|tS!hE?xAjU)S4@`AT&jnv!4-4qIdZzzcO;Gcq3qi`tEJT%&1#zdRlC7LgnLhR>q5y}O?YAR_ z?X8www5KmkVOtvZsCg2dn*SbNK=X<;LE)P2rtZ5HlV zX(lPO!X+b|-1^A?VWsI*{K}w_GAyOHZxbOzQx%58Mo>%4m_qLHsL%Ho2F=iz1=oW6 z#%HkoteA3P%PB@F#k)ns@}L)}T#pT+@9u0Wn(mJGgGDc;w>cuYRw5=hRNiq+=hxfH zcFdJdCiRrcgoltJA>;O%eIjPCFj1)O>Xe6AW2Wv=IS6#9Do02St7UR zZL+j(Tu34U(6E7q4nUBR^R*k1G2gfJ{dCY7ZT0!C3+GUe72LxE`I1+#1`* zjP4?{y)Bs{Qc{Vjldw;Pxk2b4O?PGrIJd%TrhT&5Y)4q_-R!6@)`%{J*#K=-{BS56 ze7`3@$=R+jVOv)cNIBpcPmQ4X8x6)y`FEV(W?y>x`C5q2-JL1R*FS5#vHa_+a_0-R zOExic4;E?af8G)7I6Mt*e2#P z3~cXyAqkq^E+Y+h3Ag9aoT_!GZ>c4aKdTv)Eb3UKP@6p-_c7D->9k`PeE0Z{DryCB zs*cRclu0+?3q*iMv+IRZ-lw4iWr&ZmjBd%ar5r?#W0_ZbWeKB|^4`7*-6uSmFaU9> zpt@hVuPTbBaAMG`b7wf20zdDB&CHw`vPytV9`myf>i^|&@PY+DeA7dz+|=2!P101- z5!qZX5GLV_q*LnvEwFh!AM)m8;VCUdjWk~xnQLD05B!k=<2ZK4WPS}2Igwn!_c~z?H zW*_Zp?+G~`qTy^LZX2(UJO{^RR~8=5rLvFZ)IG7a@IacbmK@0u`3b$Tb_Jrba!mgHR#@m0uDEfKDc!MR=$w^`YVUk<7 z&ajayr~UTa+C~c8yRx7B!TBGbGaicLIpIb{Zns3`TbLPNeI|;& zF>s5*zQYQ=OWXV4NK32KN_FJwcuuerBE51ShA_(N>s9%Uj?y0bX8{cpd~It0R8`;V z$~gs@TFuJOtoEdQy&UA8qP`vqZ?M{O zn+f1Y&!>0Jshbbiex?3{_x$(=sav~}{J(2F9CyQHQ-{{6E7qaI{8&b??_i9p$t_}) ztKBMa&eUN4o08Zk|NY3yO&Ckxd))gt+44~}+aFnBJ$1Bi^?qmcX2yC9J&)k+AA&r7 z?--obMk>Ox&tj0H&*Klt;;b35*4JGaty_aBa9K>|Ajga;ovjCQv58Tdcq|ywqiXia z`VpfVXS;>G;)xK|vYAQqn5<5A&vDg$c!$jKC~@|76fLYF1J}tq?SH(YidfXgsC$OH zf{VU?lbFBaT?PBVdtZ$N*aa#02V}r6$t+XqeEaq8d0g?-2N9q}1E|+upDdHM`nVnm zHCj79xc7%c0dXIH5!AlSVeiBtOXr<`kiyD7yb9D-q^c}{DO!F#oIkEom}Qk+oM25ufSitlrEhp*~iU>u2Kq z{~*eet_lLW{Kb2O2-q?wpl!8VPP zFcH&3R60UDkp1wsaiub8lDKo0Q$>n+Fa$itm%dNqt(qWBI+4)}kP--vYsx@&CdXw0 zZCx9RdsN@4&u0uYw9i@Xik~4f6F2Vs{0UGQ%&WiL`1$JsX2wzHgPZU@D%0L$i;wj_ zKM)^gWb3vnEiqe`bT_nDG`1AkD-u5oDEV;bj5K!bvm`pTun2xEN8_aO_5M$BY`0gm zC36X+k!0q9oEg7*KJ+fD2tvu8>0&2evWj;d?D?P`5sHU|=U`vAQVtK&6xU2M3aKmCu zG5O4M!T!blkTz&Z+th8>u1|XW0C?x_E03-64u_+q<394gLP*)X2#g81ry(!mOTKfa%&xz`GUH;@7_vqtL|RtKpCj`or+#_Y z^~*Z|Tt8$Y_?WTtnzBN)?JN(p?}3V`-0+JM8U*||8yn*R?iftB<2SWn!Sk=x zRg+bh-(9(PLHvdamzk4cPAIsY%hcg=tolSbJkdI5%vqnb9B>Byi`-ZWHgSIFs>tUZ z8QdGwd96m!>P2K^vj}*ry`Y_Q2{2Pd7|RUDn(=+sT#m7x0X~8lWlhzHy~)F~@g;u^o~VYycE`&Zi%$2nv3e zvRj1QOwj@Qr{1pe!(mCIN6O2a8>Zl47!##H5lhd=E#rt2=$Rm&rTtNUw5^Qz(1_2+ol5LSqpRfq&qC)32xrii}W6(tFRlI7%kiJb*kp*}- z99Ue_QKm%=$2^;g{LgPnzgoYwFs4={XCZEo&@Mmu4cNLd#ntmS zI5+w$U<_&Bzi!(!V{KX!L@GrxUo?F*E2hqOD@LMvad=4zGv2>#uqbgAugg&#ewwgz z@Yh_Sn~-$|bt@myd{Y^9C`0dS~!cl<|tS@bLq6k*#qww2p( zRr9&*XdB66Mo3RwHMs2|S4G>5U=0et#z+pwY|{DN)!q13BOjFe&s((0Ba*SDw2kqY zMdwT&<|xK))$-eeNR!D%K{Sw1IWO4*oSgL^@Rz$}tdgDh@nD_mF2H7S=%)DuT%D-( z`v&%TV7z}$89V#nZ<>I`u1>H&bAPF~_Tq*TtNwu5=LFNTDrw8F<_HdUc_o~p+vlte zvu561RM=)h)7E4CTI+3|F>ltgkT)Tp1-D`fm|ZNwaz8c?T6UNXk9BiQDnOcJZiH9k ze^iCs_=6w`8ZV2g8;h!YLQZSzm9c{3%VF#uw*4%pSLFq@VpK(i-3`y2k?+R%7S9A^ zR1+tYGz#2`{rQNPK`OCVxRqN0b3$AwQWx3?1~ou~2l<2GDqJ|bt&3Gg^BZZH%3JIt zuc@FRKv+lhtI3*TA0i)5VCoqg8}hE~(&7;57_M?-Y(8cixd0BWu|%w3!%<&!_2a%= z)lb^+wl@T#(MORY(;??-*q?01=<{#u6iCayg@+E=JgtE}$d&Kiulf%z-a2TUJ+nkP zPFlX>sxW+};RvJhkw zNj!D&YOn~K4IZ4iI(}8|5ji+z^W&3Ku8G;_Xxa6LkzHQ0nz6X}{(zGpDv@MMWm^YH z)*bMZfTUEvcJ4_Pl?Z z{|-wX*NnHY-0ZWa?2mSNoseLm*@f@A3#0c`gk~&4=@3hwJjqE?X4lU4fF_J$MxX}N zk$c+S$s*8+3sEY5lBVrX*+qFQ`jE{8o9%D&G`C(hIevZl7tfG!6*V0`Id#7z4F7U* zPdGSr-pyok+YdL!+*J{OO?J;FVSHzv@W1Q*++%SJ*mc8a@>$Ww>f+994T!RlH7sIV z)aZA;qFV&SVE!EtT#;K*HdL|*1gIs`?ExjV2az$sb(LH|hp@6LJJnJTPgAA2Mfzbc z-m#E9J{d8-!R61AIwhHt+KUM~Cu|Jxh4&XA21%5*H}M(n6KoG}>oLT#f@ zr-QHB9wGa3iBLjOKN34uc6G3_uwgbz8IwJ8QZ&k9+gC{LotYukPbP)zKTfNX?+fwA^t7>tMH^@K z7b1!?<2Ey6DyGVka-8+9`%xeXAPy?CqAzKco|bzn+q%5SuDuDPPVzf&?qh*E=7dNC zXJ*BizZ2(+opiCB81YPZ?BqVq#4~BP;@)MSB)P_xg7vhn9n8A>hm9UR-saex20Ryc zROlwFKldpGZW>{fADXXSTdGcJIN1Y}$%DcOZ5-CU?htZ;2>DvDQpbCkF|f z!#w!1;Bt-De(}P+*ao&zMErMjU#sdSK}n0Y%;O*C2uZaEe>lRUlOtD~#8s4b_>i+9 z!ozHHmzZ_`TEip*86y0s4{tq?!R2C6(n%03`NzzRe-_k#4C4=IM3TX~XilN@3KQ=N$ev;|jKO1y7A=>nIXg4cTtfymW9z7(RcNJPeNI+&kjJ_%^KVefu z($H*o^l&>Mht{kf8}g`5+w~qfmQQ3aQTAZmVt;b=%Gne(I7TfB6Nmy1M&cl+dKhDx zKx?Mop5yMSW!*}6R<-;rEQ&&G8?1tcLwN4NxOa8ZnZBtIK~{$_keTX*5_AA(G1)S8 zWgO4+LZ3L}IGdNhsxugj#ocQjrJV2EwL^W>bfT|v$yf|(Rb94z}Erkk8x*?-u}*dEAQ^B)q=<8h1Ej`oF?!Mp-;lhP(BW1iS+GFuzQ zA1;yd0OU#QZy$QseI~E-a=v?8g3)XXmv~}$%yWY=AOcIU`5kMS^9wP_CVQqP*Bq!R zjGHRvP|hYMn_=_JJD#p_ygJw_ji5)swt*C%8w`m$#?l~3#%|K&oe(w zL`Ym;kvN^&jh=Y!lf!KU4!UQ?!sc4l_@fxC+?6@^tL zU8Z7xqTPX5K4aVF1lQl32HXH#!AivV4@HXGnoSHcB}UeIq4wXz3gafb-L2o1P#*6|Fn%!RzDwr$X6 zdYi+l9_>|aYyD_kR~GpW@Fk?=wwP5tF4!Rp6|nTxWt|GGWmlk&-}wkP3A= zp+j_c1(c|lJ?83Yqb?ES?*`YR)Lg;Pic&#K5JPaCQJ7XON0=~WoE42Vk@$G~+P8iA z<)e3D4{%5S{NUbABE%%_Qg33l%+`wb5V2WNk*#TaC;4@|543WS>59FaSw53AuDDgJ ze(oOF_>)mkCl}gMw58_l_{MIfNlo?-wSNC%(XOvN@8LOH5Fq|_OE2$V2gPK_xMbrL zEW06%+5a$iRA-;Va(Or3N`^Xf)X4g(#tOBcFLK?hw1=Zh( zZ?1Qhm%R1De~8QqV1;=9kTwQ+MQI>YYRb}ffkyB)?C`QxBNqWCCe}49K`Bfx`-15Ik{~u+Zlw+Pu!uY*>VZK zxgqxLdZE%yM?z1n>me=WMKJ^&y|BnSs^)gYcGFWo~ zjA~Mok9M+ioje%kl=yX*m}kn2Ri*)0##izAz2=QluQFL8%(DvSPNEjVK58PTu65iLmy_BA2Nm{uF4`~NuL8D&TaUtJo)A2WhAJ&em@T=p_%?A!oN!{R0B z&Jy1Lhm=KPwTCG)9Z@K;z)Q-Y^5z4E(Esv3GT2NTp4FU;o7_#A zy%L3zX-owVCs%f`AmI18rVV0V!CSQa2Pu!lo?Fk=N}19&&o+iHfq-8@gs*VVg6cuH zCJKN@@(<5RbYqE$(@eHNL!etCl_(MQ?jU zF0Afqun-O4IPcYz&8bb5#^_b?4X%91ls?C^T7022Ga^-$NKv;$NypON1rsY&K}6?Q zS)i3BQJa`;(gPm^o{#jNV=bA=_*Ie>tLPa~OiX!6yNpE^B=S<3&9QrEXseB<23a;QiTZ|;oNXJhlG>l6?(ri0g zIf9km`)T}b`Tro$Cb-8jfTL94pc3tf&S5gq8Wc1xdF=4}4_~R!4eFGp>qdk2&yMi4 zo}|%a9c!BUg|j8@L6S5b*#xqZS7>pzy$hwdcu^bZOJ$x{Jh;40n#WVG#~Ra!^V!E6 zfpbhFTqR!D4$q?H1tI*w4&!E0sjT^i(d&{*#ra=7j%zrD=Q?oq%m1z8X&ZDgFDP1s z#$LyKpz!&CUxYQ4wl?VUF0;oQl9@r+y5$_Lv93dBSDC3(=|s59DuTvX$JbOsK?oag zyyQ+)-ICLh0=hO*mwVR^to{_}c;IFJ{Fg_r4P;jGLZ5B*7YANFtDu_&*iR~ux_(4P zM({!@MnW}ZWI@t56r#V#f+8#tsvefMS=Ilvqhs4sQOW*1{-bN#Mz&61z1n(!%5uWV zL2z)<(4&Eql}$-Q=uV~xtA)~JhM>QuFk>pjm=VR0HDBIo=%mqSoIMtFI)0p+cJ6=# zF{R6*>x^|%59<8B>zt%yRI_GDA2$u!@O4_9RHRVp)HUmfRSn4=6TW0GOQu~fk&qzN zO+mMKeK0yn0j+UA(f2OC#7yX=YMK!m7P4Xk*y%>NRv|DnLg3cq-n;7p3+kyf4SgYg zjy2Bwxk)E1B|yzZOH&X!_0;7bYCj}@wb2IPEowwaost<`e=Dr?=jY>ENrMC)w{nVl ztgX|qOV|f*cFByAmLhPQl4K(f71I}l{C;~v3cC%ld;@`su+)E0!qAQ4`=8P_+u9>n ze<9~L4%+l3?D4hl0<8+T&{~asGE?vvuk{A!b=|5^TFu5P_e+!Go|myT@hf3_^e!@=)6{?;yY6Z*toOV-^utD50y z!1vcbY$DRN%G@B{CGY}begyAm{+2~Nqn_Cw8ZCz8goD1>g%<20M86AZPr9_j^FULw z#ARhBd>iwdF_H4EjiaWB5&SVoYoUYjS08unRbff3@;f7rJ6(4{)Zr4X5bi#N!bF4O4W} zopw^$=&36{@37>8$0>EV*mrRTJH%w&zgdJ0z{|FGAnn&i@LV~w zHOc9fT3Nkl??F&?g^cDrsmHP<-u=(jN1f;a^&dZgj!p`OYK?4dR`;Db@R=|a5^Vpx!}(@L5PWIIXv@S$R?KS)~a4bAjs!9Rn! zL?K=D7{CM0Pv=Zb`IOoQDdN!j$XIU)`;!!puhmBvqOjDUqq1A-{7(9%1na%~K~}&! z`Z5HM*hN?MOK6lUr z*!h+=rfWK90iA?US15rp6-}9GZA59G-EfE>qoE&pgHJsg*wbq5(BYf{LHIZ^Mtl;K zwv@xmWjVq@@$*R^-M>fZic($ti_n{Wdms3o*?ZO>$-d|}9D1utAWg1F96x85WIMVL zb?C3>AY(BnNIPnOCQGPt?j9e%0G*Oe*Pgo;F>9CbbENP4CTuczhdSLeAce)n*dd*LUV+FBz zO{L&In{95Q%Qbe@LO*J9TYL!*akg8&6f}s10IfwwL$%wj<{alF9Z*t+&WGFd*(=`k zf2AO>ws4#TO;L@mkoNYhLrq>&35IX@zilVJx;JWZ!NUzKMOnX4dJ~v{1-y&z8=l}V z*J{%*JEwRy3ni{l30-@HB70g4Ubjg4$Ezv>aPe|0$1EfOu3r)RvSLNoy>3R~sUL^Y>%pE%$DJMPsqhp?I> zaj5m$7ac-DRU9F!rVU~az${%!Fj+q~^sP5UEKU(s)@=fU>m)So*~;7XRy!zeYRXhV z#3ijyn(29{kg9;Q;Y~=Hg1N5tbdB}oP=!P9Z-+GhCAtYwlr)b}kcLc3*qS73Um|_p z$7-3a!nX+U90(?kclE6Z1&juS_f%Ize(|P@>NZ`|d`&S0rJK+dFHWeZi%kWZn!?PE z4aSUh$?_&{L&X2Q%BBRHf&qd0O$}W$``>Esobg7$&FR{)Sw&Cs27Z;?6JQCstl5A^ zm?c9gR$^|{Yl2!eq<{tNe}4f0t814!;f2JQkb>vAei}*FhPlWe-A7Lh_@h|d@YmXG z>rU7v1HHxy7*SfB7TQ-HW>yy z?!pW<5@S=CFnZqseKwMVk-Ujc|KXR%I#x(UP(l_I7rmK_kzYj5azNbi@B(V$i7QD$ z`#+yoS6$IRpUOhOS4wD6TLWBX&@S2+;Q0yTAYPI_GR-B2Ei=%}0<>_5p!KWqcsTJSK6^s zViUe^p;VeIco?#b@!VaU-hdm{3;WsA%%MLQEa<=b7)*}5>@Y;?UL>kV@JO&i2M8iT zfX;W2o^{bYx`9?)#-dpLeNX2ah8462^PY`_J411@Su3eP?#XC~w7`48;Hz0KQD0la z6XVopC9et=G+3phwfYyFFk5=4h;B%=p zFY|*F*vpT9)bnE=m?n5-7nReA0GyH741>F@fKq1sD2YQrmDepoO<#6J4Z!36VWW`< zuvpcVDJj#~v)Mfo4uKJz01zK;ZI)|NoQ2cCKM{zoQFkixSjaRa4X__}>LGgO*&>wq z#ZN$&^`l<=rjLjJ?ku1<Zz^2yozD$!E7o`{d9}1O_}dQU(C@z+-i#WQLbf#NLR6rkhlim*3r-5648@|4swMIeP%B4@-$~2_wlf@U25?ZLlDVB=p97u!v?`% zah!gzruM~rfh53jUudOQ+y#+btb=y)PBK44C}Ut)JP6D+!QCaEH}g{UB_dC}FU`Po z^01S8)HC>H3<4c&O*x5`a#N}LJ?XFWk>BPt*xghzJn=1botmT&$pQ8vR&ZbO(BsWL z9)^451lLtMaR)#&ML1dDCVTHI)MGU81L^c{Ur(hDmsrPz@11F2LGg5*qFs>=sDi9s z#1~4kqTD4ZrFwtEaQSBsR_wo})d)SCc-ZMZ>e;?zzBdt?!D8~(!sFv8>R*RG)0$|XIhwX|f!+9sHg~O>ZE}UfFX0Zin`xO>?0%u9`XGM~t;hiUoM&=z6<%^B`kXVr#C@O6oi zRL@@zfLdLS(>=eTD6^L}BMa#pv}4&A{?u|4D0O?G;(6!%CnRvE)jDzGI%!R$s~K)) zRI8W;82Q|)8b)2QJ)^^@!gEem3@dvOTo>wfn}<#OCP^+0k{U~(nLJvQ103_CCnaXA z%^@n<*Cl=;=cPpJA35)5V3z(3_!bEqXRRGK0z#D({UtnpR*Tj&QBmsl0_ngT28?Ju z$1XVnWPY6#kBGO{sx|ARSL~r##z@SUZS;wQ763A`yL#%Ci}Th`B(n-L=&GJ5po|Gw za$cf!fK!Y^VIqIWSRc-tLleBR9B(}$Vin?nC)=!O7cuzLBgN7e+l(0(@RlhJa!F=* z1No)N&_A)@h2cy*5l#>ZJ!a6;mP?%VGM6L=al!z%yHX{aN2>&F=M~iCOow#ZV*{ULN=RMD za{biE(%AwdrrVRpUVn)!+DlK_grRCLDJL|9FWts!F5W;$19z`7f?_tx#Pkhhu_66v zSWW*`y)_(_J|HtBAl|Xi z1-rE{LE3}nE3QZ<^l9*)Tv3d+zj>l*jgbFr4Y5fYRm#5xis~I33NzMywKnMoPfnc& zh;$9tll=zjjOCRI2JKlbOJIZ)L1|%DDIT%P7@_@P4D&-IC!Rf@lR)+C3Q9X86g=w* zLh+k72yTTyQkt zYw52yh_cd|#Slp-CLt_n`V~-t31R_QXGHwhG6=;v_BEzQ{bv0;3vjAg2VGk_YN#_L z32FjObtkx($)UY#oaJFJtB8hO&dEzuBmyerI+>TYLYiQ%D;b42hb;Ka4hsj0eeC$_ zVfVT7bkg*a9HvIAP@|j<>0iLlWDpY8F0-UqAY$ z^-@y};S2Hhpr9ClokHhh2XCR3br+=FSLBTQjhG;bt3FIOT)@=pRaIUjhys(Mx3r+4 z)kcDjDv-9j!}x2d?=bxfwcA3P89zkv_)XtZ*C-c zk8PD>7X(s$Aa|h#l#z*m_=WKf2Y@XsbfN5gE%U(!nV&MoGlWnJyfHU%GZ#BULeES; zM@zf0(r1m%f^YTVi~ic-ZLl>^oWd_rtBsOs*Wek>Ld#5VPsnNzxWg;0mc7P!H3+5N zbt?A8x8#LD!400!23Xdc8w{ENtK^b^gVJbE$dI=|GwlyR(sHxuiQw(dgnx)fSp!@ID|XvF1XW?%)jH6 zEKrj)(nt5lQD@n&95ciHbN)jQh6Vg^#HSJh&KmBbLsKwAm(jDS7{M)-B;`Uw#LGDJ ztzSSUf>?#$2=WK^g;~aJuB#*z#aYV4gMMi@)mQLSf&F}=MMT8gCTXPU(%C!)zcC8W zXeiBUx#cd&+#n0b8^v+w^B``r{h{JvAFHX92sbAb;+){lx_$Y$$sb%)_qYy~!dG2% z`gOgu@Q+JF1m2Q@3|0VkGaRnkm3UT}>JUF%=s*#4bz=m7<9XB|lD2Er#U0WPHX+lq z4Zbqc6#&*#Lw(1nC!;u(Cxho{Fpb8On?hF(hp9&&oARr23sZBUjwW*M*T`fn0Oagp>D(qqfE3kusTTF{Y3<49Pv==|DK6MrkK5NC)=YH|Gpm39ipB5lqHwKYk?w_68A1CUea2 z98~C7gKV^$6cIk=(_lxo_BFTP;#3cp|pP8Q1l({oq zFx1Qp?5pe~g^st>VrP46`_prpFO5VAZeLr%C%cse3P&?hjL8_3 zs3;qyc`~1X^*^GI`)$KHM40)ku7UZQV(bIV8;*si^#SO(P~n!B10RM(&xx7n+>Q3zBxEv9``PBQ|Y1X6A0EE7B zt2m$zE+h6>U~0G$W+2&5vS;0||9`{dYw-lszY2j;S`m(a&nzLfD!~m!fk+R;B zGwrs667sOO8>G}9fKS(-;_JcP+~0eU@BN`}wl+hBIHTrG?HayXyk6918l)7vGo$w%h5= zU6o9vY+4pkYbU$IwP?sCrbE738&K(D12vnk92>nktCQ_`CPr-J3KcuRvSIHI$~k`y zCECr;*5zeJ)3A&=<$(8#@wMQf!#VV!wA#q=lJ15xL1DWKLyZmMkj};U)u0cBS-c^f!7q18oQ*-9nmUR)JGBy}Yk5qH z8}IEV2gdtVp&jg&wY^M^8rCw$(u>yEHQ%s;;VOC;;@1>ilb#6md3o z{vrC;eIw@m=^~5t`&4CrC#}K0A|t#kx2c->v0$<}Y98N>-na5@DYh@iud^>tPxb}Y zx7JqXSM5X&^I6TlV}4*>lqYbm$n3xn(}i)!6|8ZJQ(Us#+Cfnh3}U z5F#@KM2d_+P*L`%qEKao2!tI(LLw4~ip&53BAb8^AV3Iw2YuhZUp;>PxGwuguX9eG z=ic}4zMuQ)q7GE5Cn7IHngisd{B)K$Hk%Y zsgw236m(jv)Mf7p*d6lBoi)J8#Q5qA_NbxvOj~ zpEjc^&}oPWw46)deSr#`i*o>JRa@FSX+b?!r?|k?-L$U4sMf_wAK)3Q@!pU|m4RKcs(Mqg4-Gu3so%2q^&x>JYf+jI=Q_KsO*Ds*7- z!FusL@}aGv?_R0)D?6LeKOkDx&56OYFVkR%aQXxX3=TaINu@3{nrm3Vn}^=ry%{{5 z)tJVDskm9@7w<0>cC8{MG0$i>u-#P|K_@2^)?*IF0`A=z{ zXWPdSTiv7bg)vgiQ;oy6$K1o!bC^ebPpIcK?ETyo{C_FaB{9u}i&19ELE;2?nRs(u zciN*~?#bD`PDg#izg+7A2 zW0XfmT=-v0Kz~8PSENNV0u#Ji7ioKbW8>pY_0|9gdaq7U-{MyubuupZJFwTu1T&Zl zoQPMT2xk9*6aYn+I=Aa9t%Nkq6uP}Oa1vaao(5)(nv`hby4c8rV%oyR4zJtN&Cj<9 zDF^LjWDe$jNpFC-z|+)cjnPD(;St-0;K|d+O#qRlPjdgBg8B*nSQu5HY*D+pU(Q})4`7a2~XJSPaV#G zP|S$l8!qbU2C&-}r%lk8K&)^*URUSZ`@%&%8>S7PuiFO5mNn?1QPy6d)5l^=5!WcIi*Nxm^T`!xmA1aR!|uWu=?K}K5Jnbsw>TrW3q;m+^zk}Bl)944-}k$R z;XW;DDiUZ+#lZtw;{iS25{RN+fJScgTzx1=%DOaV@BwB`=VlK$>1oTfjg+_b? z01fG&oe+B3E^hu3*dVPvJV?BH9aWUk07$zmAnoI{mv(4`3$-ZC7z$cNd8sZ>MabRqB`M&XTQT>IqNKw-Lki zNLy_zh}-9p4&^3Y5Y0qAVAfn;q&d-Z&`({SW*g`%eU!3emtNibyrD zg@_=U)*sp$yPqh^(lbt3=F$9E??D8t@tBXV^0|J-LC05HpPnJ%<=&pq*-_BE;Bf&y zS^nQf>QCSQgtGS?sXO2!y9aL{b9*HJVPsW!V}DiP2EEF2aIq?E5X_*ydT+b_`mm50 z$BO-d1c%*0nsRs~Zj7eUgdU+rgGn=C6K$?Rqvm*eSX+S{wvYD+4QC6M!iD#W=1D!?pY_% zS8%(h0`A&>r2KG623!2UHLB0iIHbf`nt!P{9$VPmT<>K-fleFH6k0FS0)%jIw&mX_ z(&rRf*uc?fx9FT>nd+=lg!znJ&_!=MqGrh++dW=x;$XmJL#&%ZUb@^o7;u^9SWI)A zCg6(;4QLg(F3Rn%rHe7sB{)H*Z)~l>;7*LbgLG||vqVr){SlulWKDgD1{e|McMSkT z%u)6;wF~(@WxzEFUhDuOmh%&eyHJ7Z-2dh3^#>$@r@dwxMsD}i4)^s`%s%TOyCJ+C zfjv0anSk_E97*0c%enzD=?1dDcH?zVg+F2jNcv_SDojb5_F(%Qqwgrk?*1_1^xSDgUH2?diZt8}Z0aY;V8;|w!jU7-U z;0L@2ct<$`*m?*GTL*yW>w)&!rS4{|906BfNJtm}n1=7128Gw2tY?Lfs)9xzpcqrF zh)rrC&@|f0o?VhdbiaP^<>FsUe>*=_I1(w=-8`)36C0!1pt)Skl;HvL$Md}*{7>6j z{Z&6J_E)KcxVl_i`?I)rjs7ev7)aY2jKqEV&+!?6D&gxh2_DtQ zX8XciTYn-VJD&mOZLfa&gas)3%=RjY9gri$IcApNjSU=RD+x>)15L+WmqkUJ*X+u` zEalY{BF1kQvhe|zDP4M*_WI2M7MGjH8qJA5?O@x~SGEB_B!C*#Of6KoHdCuyJM*jD zTBdpos|>r^<^Izj@M-a%(sS~UvE2?o1(nnvBNf%{*Kc#)Q|Km6d2J^|^l<^_92_UC zd4KiP0+8@u=&$m#DwYAkN>XUmr?fxFM2u&s!MkhJ*n?g^aoBFwp4yTcO_1yas@usm=X7Qw z=4#YNmY;aRy;@0~(+K|UwlBr~Y(*ImoODxWf0BbUrmTpVC2AF76~He1k^R--2+-P* z&UMFTZOeZqX*o(5UoJ|jpC-gQdg(W37k1O|0e?3Qd^Xw!fCIFbE{R22bW@gpnr62@ zkb~1QtcYmj_P8(VGCq#w`$_7K3YA*U(#*>xO53A@N(M}J@AQ@a8zTFJP}R83zwUYN z9pG(G)SR`gFrBq6(+MmZkZ0N_F)x*X1uIjU5Nn@O60gzPP3d|t4M4$5DB6^mGQ-!7 zbPPl{AE)O>e4J`Lf8G9vuifCg&^nLF*Hz*33m|9r^S+M(BB{+wxGS%LL8R*$(H88f z;e#OJ26TQLsq(*m?mn$hS~E^fI(&XDp4A%vX`s#jr0rQ-R1@*(=)&$FAzJZm%|kD> z%5&U7AlgqN(x*_XA0O=k0{AyCwf?@%>vM?`DI*h~sF8VFY6E?I9pkF5_GymSr{DOT z(08@l@0=ckP)`45Qtn5|AJ)1*ZueypfAQt;lE@E;ffp`CcG^1&$F*WBipQs8ZX=pX z|CysHe~YTdRN4MrMqIhH1ziK9)~ddzOkYVV9M=HeqyhI*63_iz4Z65h4bl=CA?cyV zBUTOK3|8g-*$$#FF4{cyFq(L^(WNM}a_=P|6!x-DI;cKqXb4WOr^hv8#YXYNAwru+ z_WC3OX9>zacbR?K@+VmL+4oJ&`PH+P%eM|Z}j`;B4_^aK@|HpVwLN; zer-d^Zipx)KuF}u*nf_beqzCAe7HhLg#9ceN<&CPB;41@L2pw8By<&5yZUWmXzQX( zBekyfwD~6iy6#lK=7aX)8L(Mo+X*XkJz11xDsZ;#WPvTE8sD87E312D?NrgkT+(Pq zL8T>_IS+Kt8ulMSUn_PPITLk*i?a(Lh*T#Yb(bJB#XxneB_ZqQkPbqY7_eqyf%V&5e zE`jN_;2}77ADBtGn~0R`FlRy_fnqa34-~ydRDY9h<^Ub2Js(-3@10>d+`Z~P~5wJbR z{t`Xyr`9!h%DeC{an}(K0r3WvZflCZ)H<`vg6~ebHz^gI{5I$@~1?7=!X9aWQINGY&p*uNn00#o0YMtRp=zs8n0dPZr}0+ygT+V(9gA zMSK2Ex<8k7_GEP_329i2(Q%zoB8a8mh=(r$H_2ZVNdcp@9~XPisplHY02MDvMq@KE zwDFOxo-e8>Yx;|P2v@*}J19USR*SX~{o9YXx)h~BdqSb_k9@^c0#^SvUKTgm~4($y@#~L%Lj18hBp>MB1s>4`l(HX@}~3 z)T@CWnQBJcCvivOhmD9KUnyW99bqaYWSU&1@0FcF-g^>^^&zAjNOPB16pHy3fV+Zo?N(yVFuqiaw8Y*^->k#poI==Y9{V#DG+sy{D3pEmcXF z#uXRSil_6Nzw&e++2^dceTPI)xnhuanj+J{Qf@o0vLt)AeU~LT)8I_!Q%QRDD1L^j z#)VVfb^~&i#h!M5U$OBY2nXA?ScOM1|pXNT5)TBGqRYbq2^BQx>$x_dVY~IBGud} zu@`mWUemyF(@OPhMT5%znlLwT^kxr*#xGRHR1!3T#2B&m7N;F%4?7Ki(PL7BZF_&1 zMBpTGrrjtUuL4?1XU7QX;wTaJl@;n5#WOEi#b>74#M)o7OwcG)p{3|uKrq)lKnhcV zw6c-3w#Y{Fi;%fHs3>=>nO*agSp4LVuh_AGrShJd znm;I56s^w#g_$NECiprtQ@=zQf3H-}-3|PcuPm8JWQNamEz~?QVSr*VU=xWNUaz~) z*dzj!hELBS(SPS}pLXz6aF)pz)Q7hS#qcbwqWor*|L5`Kz ztQ{J>tsUxv-GGuOg7QGb9ez(x7tpSs0kkSqy zm!JIwaQTu2ETeih4L|B&{n?ymeR&adZN)f&WIls**d8H>F@KCQj3YWZ5>qF zn}jpO>z91hGX~_EifPSgKD_1D257YzFk~1|p>RDQ>GTGs1HjBO+F6Eg|HvomTB~-$%yuH zavHQ=%gy?WW`GPB_N;nZue4biAK`K-fCZLu{z(Z$V?v9LHu~%| z>MVUKQ?jhU3g6pd&){RgdGqjMEBxvvP*n-E6SWkaP)`fBqi4PgHAVgcxIIuF{LD+r zGC^(JCP8h?DxnRnLd{R<6u@FH3R0V&rL#d_pPF^Oz%Ds>VWh;h1I}C6=pmMC`N*Y7 z8nkEbG@$2#BTk4$?jGS(>p0=d)=6ewZp}i4YwSk7GWLsSc0}J%I*2o&HzwZ)Uz@xi z9PHsN@1(CGt}%&=xlE6ZNm-%^S$w6Mg|Nt{un!(^GC8Q|)FT%oU7;v#g@jrsnrVPI zv(z&(7!03$Z&>q}0bZ0xQO4y{%%YM<9!5h^!Si65K2~$h--HpPvc;k1;gpyZOK%UT^RenDD&iVBVE+pdO~MIF;gf`=Z4!i2 zEfa*L5|hjv>KSZ6Aw>_$(=x|I`(bi<2xMn&K2AD33ZGdqK1>5%$ z5cM1&t5&i-`fw@i-7D_G%Fw$OkZuQDpTBQd9_(r1D}Uv^TuiEEBCzhbCW`{fT~{pV zX<+i6$2obQkl^`6!{?7(J#>nf9R3;EO}!bBMO|-62=+rom{eU~i;WT~s90={0y80C z^Lh3Bi}>pKp=aBa#Y?iJg;Uz%_^Iu9Aq#hKX`mP#ikMyp95Z72)>ERZldpHWu@R{~ zQ@*m23buj0RhtJcS+1~X3-id$THCkJJx3yTd#P*|fOe#Jbdp8+_;?ecp0hwBhV}iC zf+F6Sf}C{H`d>TtCp2PDn!lZ-$f3=>Kg6rTVjBm$5UsabBEW1F$+wJ!Z+t-MG!#4u z3R9mzCML>&lNT=L(62g2pQuPJS;a*+7?=c{_3}OoaxxlIvP#V#DJUJohi>atGM-R3 z5L7U#8;a;y%&}z|sCHSW%Xo#VP^JdwiBr7iU*^c3%;ORL`UEYXbYndqpK4T~uLG=5 zr9{om2HYV6ZR%i`JoF&C2Vd#0@Vhc2Kg)N=<%4sW*==kD@5LWIx<^%))wASl?URg! zRT6sM-uto&_j~Qw=H6vdJPv9m0cU)q^gxel28uaI8AoV=;EOP!FV|ce9b7Z!f8%^cCSQb+fI;?O*(v2>DFvW&tr|y&+ER z(E7QpwEwXZWht4~oLCPwn4Zk_bX02*xyseexxefA6IU-CglE5gJvbhimCsNJQcsg* z+6S%=E?0NJX?2rCuMJSS_eo!kOK8988>JxewuI~^4KrOhf8B#vrbluQ{z@Fu2{ZM{ zGC1fXH{gEMg-0*6|NF z0Ph&^3q3Q;PLyYr@KBYFxH`Rb@6*xAtz`qp3b)R=Jm|o{ml9ftH4*2Fa!hr)+GgSa z_)890MCfTAQDYE+V`Yvhvw)ANzblByJ6Y)s=oR^nt4M@~sD-zv6E zkPPxEp5d&=GS}_i7yzM>V(NTNeks531R@b>#> zbRwoc*nY%-e0Ig72v7C7+}##H#PbB3j95)jCHlKL7hMNJ`9xQcU98~d(>l=wiH8{k zr8L=YNPB|UIFI%Ky#}JeRQnbuhst}1ekW&~Ow&!G7I+d+)2KsT=RKn-;Q#VixDh1m9o5=>^VC;IxffYK31AvS#O z^SNiqdNY_eRDumEM>*kad zQ1I2j;Hkm#6mpNAujkB0eeKxa7bAZ@$}(VDYcQMEA;%oIjx!!#B3a@Un)_RbUOxXF zaQjIsKQ-|W=osqF%1_}qQ5WF+TZ1WEw9V;x`y4$8>Wg~PN2=1AbvOo{wS6yL3EBFr z@edd{f9P=)`uG7w`^FOZd1=NQNr(+fEBr+3`gRz&)wNL-O7!cyFLNE*K9|0et73BXT23T65wal5=Eyz#?V@m4G|VJx+7h^%tH$ecHqbtglO! z2}bo$ogn{dqWdp&%?MoZ!XJ0LxdoQsOaVa5X#G#?bt;z(3xdwmXEh?{DQWg!R4E?# z1rL_1>bOsRNYe{BPycz}{QWZx5Zo8FAfOX2E~KLX|2;()bBIbGJfqBL&2BEkU_ff> z>E`T9Prvlt$Y9z%D-?Eqzy7`L~`tIGlCF+dFg_HEGW8gin z9pX{$pOJV(aEDvYab(}Zo|ssBCR%|xqMCe&`e8d8@tU$-r(!A0)28+D_Tp|fVqv8f zyiQNXhqNwZqx@ydwIh3Hvkk8vIJ!01?bF|l%UiA28C}K)*9xo?J?iV<8m!{}tm?lA z%sm?14h|Zg5emL z1;Mw+VBnr$X|$^GhFh*T!i2Y`9SKvg;LH_hu5y^&Kb!sAtbC4qGOaSF(lYy~QNGoG z$7p`q%IDtZGpSZUi)ivGVBowsFCkMV**@QTCe8!;MRiaj+|SN3M_VV9Y7-lmnuuEn zeFveM&#lD0HE7uyit?E_pW3T4j?O+$JL==G_}p$i;-I1lPMd^dt(pGv6pc5qmZY8?>aO#IRonrT27D+kX zRyqGWH2LXdw;sXQpPv0r0)54;g1%ng+W|E4Zaf8fIlUg(L8-+h%KB5N@`?Ew)ns^J zh-tl^sn-=yG9$+0QHRQR@3e_Gs+WLw#m?&#EQLBv*MkC$D<*|nQtfHGg|Nwh(fZ@= zo#4Rju>}c9Ay^4e7!J6@s)#9RXI-c(obIK%4+RF!#H{BM0qBU+L0`0xiVB`5jrnY82UP%ed zR{3@FaZZ{k3T|0F^E_?Q_X}9+P*Q_>zIE14pyN1p5GC=*_vPb>OheWD@*JBrwh}1r zy~tQW=~TF%U$oAWfu<%VwXiL0`$M4{xUaxWAulNtnf-G0#k4qBmHHtkea%BjnLCqd zHVF$(VC9)km+!DRZW0~_*Z{~QLV-%Y&6MnF#^h6pFHCbj&ocgz@5mo%$F7FaC$i-Q zP^b=agwmDv#WAB!gR2gb0;mLHtFzlCN2UXiP1(%8g-zc%t9!^Z_jK!x-E|@-oLIbF zE#E$Q{A<-WB=hHYUOjXD?Xdj4?YA&4Wl}e%_Zq5;$LhJ<9Day(+sNiRi$vVL_$pTA zUdv`&*dxzpo}O;A;p@2!ZoZWU(bW1OiM+~f z=@4c) zcyd2CxvXY7b!2ujh~+f&*1*|OF>J{_)i->Jk-stXHmbF-Aj!t~pu5P=pf~;7?FN=C zP`s5)U(JsnrwLjR@}tx1ouiXY!l~m)N{&t@9{=w}*2Xwv1Jc6;OQXXE&d!S5lk-i& z$){N1=sr~=``^B#!;|~y&s$^d$v?h6!SvO#Q8cMCQ8bZX3v#YJ?f@bjOvOE*TdR2> ziqKH=;%9MKmdV;|<7llfIXf%hY`fI&pch87K9K>Rdw;CpaR_>)H;d?Zt1-Rdg)0P`cjbKd_Oc|{kl}Fsw51v=(q4;IIlJNRFamB63mEmKTG2;5T9Nf zeO??+CCMGN(h@aSvTdZ`6l!I)!@VH;UfH$>|B!(#x*Lrb&8|JE!pwhoyG3519h7zY z;?R6vYnh5Te;cc^B-D9n>#irH$YTg&-x^9L0Y*c zb>EnesM#Fe2_u_e7AMO8O+14LIRGyr7CEEM>^V)X7;`sC!lQ>{K^ZD6!F zilE6*3P)?~up0!5txCP zmJ&87Wd0+wmD^}n@WJ~8NRrRD8x_`utInE|L;XWG*WZqE${IUPr5e~MIyphtW)~KQ zE0h0yFW6AQ%)(@6St~7-p*fceOE-t_p!j$Ft1QRAoXde$hlQ=KFHBbwgbA8TP9}0B z+Sboz|2szo+yd!853dWRQ_D`TPj=#ZZ~y!1>alAp_lhcGRwLprzg_uPTNA_}3)a4~ zX;__F_%ID?Fxi~VeA*EFku$o)j`?@t%##t7idWrv;V|iR*#BqajbtOs6Eg1t|Mjt2 znzNvHTNt9}J0j`dw+CJ6gw?)ig7G2l=h8+#=D{{EicmmIUJ&v7tgM^(&7fexW|Nj; z7&>HWqPDd)h9$l_v@q7v)bX!s4v=wTVYZhovfH#SI1~_+mitQ1rpEuOO1gkZVTC~re^;>ZVD8j{Qawgjgd!PZ{}pfKjQ?zgUuygAx*$qAZi$lNH?-PVrh-i3 zDtoB?QRya6`#0^|U!#;wjNRUF?uWPPJGoujAImy!hIc&$TVf@pAj#VTI}esT>3G8b z`w3WGm_AD?f3FE^fBtWDIf}+k(1Kp)iU#>Qo7C4~R%dSg!6W22o7RUI1qZD5e9ca^ z_-X8Hjp^3X%pD}xgoSbarErX6V7tG{X3uJD3eUH?m&vRTcj8)4?V$KNS@(YJlaqeD zjnxj3P00LuLyYQ92-Il$D{d|+>1)K=RO!bCFE1`kHgj7c1ZQ9nLKtdwWxe-7nKej{ z&Tp(#VKx_A)W6^SI5j%jO>nmQ`g%~j*%r2l@2-f=g=UY)m4VvIWQfwB^I$_n5K^V* zAagl{zuX2jMuzn)?$Z@dpRiF1Z5IjY>LxBS2T@^Z#5t-1E1{Yk0Sn;;_CPXSnt01? z(+?Y}>tvZbS98Leewbq=qgMt+S$7teITN}E!b=54o3x~&fJy3K1!AUQ!MwcrBl-dG z4oxG|dtnpQ+I9%qzIf^9r6&i(L%M93T!J8>I}56A27xMLM88aTW; znK^20rB=xrFjrA`7Pl)RLXJ@VvG>aSN+*jP63&4k2J2+_s06*WIxIA-X#N|e-LN_Z zWcPLwFW{!ml!wsRs#`)TDZy$$&m&b{>5SV&Ru#`!LdlYuw|FtfY7iF_(w3yVSrSvLj zBB4p9U8SWz!A5Sii8nXqQ2qpeL-RDYugx`V&7&X@wRlx`6E9dSWU7q&GIbWK1>-eI z*gJrDuJPFN0Tug%XIOIHxC)jGE#%GMyy3Tqf!u0wyhu8Fk7)pGj!u&q-}K3n>)|bg z%NK;G_iSXrl9Une@6s=(6^!q{y3rtL-5gtBvNkGlW}Dp&g3COPaKvin=9-(*g2CpL zvo)5w>DDu>#et1%-dZtJB;SYiG7LF+NU~SM!!o={_oLeO5HhqcMEp1Ba8mOzNSzWZ z+P6A?7_%`X#7YcHg{-=*teBo!s9&953Fn1=W4u8BVb#$~G)+3TCGgQ)Tj6kSH=drV zhsu#Pg4j>J>Q+`%cxq$Z(@rLJ=o8$AH%Xl zmC!C^oPgZD426-|iVJKS{lON>PmH`0(#W$RScv|jC9vG z#MJ*ZR@GM^A5`p~ST^#)kXyWr44-O;JRKnERO<^S;6=f{iFIS{0|-;4bYZVrQ|_?w z@Ot_;A8e^NdEDccB!WC6Ww356>!nV8AAS;j*!!t+x9;IJ{~1IcEM!FoE`CcjwrfiebPFnFJ~E_!V7ib!jd9B&c1=&(VbZc zq+d2(XnPgo6SnL;&o+)iv+m5%sv*!(8Y*mW#asOip>S{D9tw{v4D1df?6NCgS!WTt zI9V`vC->u3Sl?-HRxKp`!Rl`^R;0(p+C;}3HfaIJMa!o$)L%J9}S?3NS zr|l|lvLNxA;@FLZMG0S)JiqC>5c37+CXDHUkjJu;W3o>1m60*xM(k%?HOqI7Jp<$L^6F)1y^Xa*sQ~<`7bJWuN>nM(d&_t+QxQ4# z@}X;ngTopd`vjJNux~2o>YAd%mRG#R-*^0=L>-@Rvshz!18iP1fnXQUYzSbRYP3O{ z)eC}hj{>AA6Ig%&JGLo`lQUH${^V&aO?>1e^L`o`kmRzIVLNy_MGo)uVI$2IxI5`$%fq+ zGOzXpn~4}Sy!Hr&od}QVF`YK1?LmLk<+z8?7}_#8&iLwj5+*a1k$*oZtK;_i3nMQV zehx5vR4yz&WPC+6T8C8^9LPu^J~alWWf!s>u`jO74njk2NXF96@LjZaqKU)XvV->( z!;lkw6|U;8_+JtO z%FTV_aUYb?uJY7t#_HE4gh@dSM*<#W%TZ<-#1NrORA1d)^LW(S4Em6Y_bHOVwpQgg z?>Htk*_XOcK8!DJH~bH>F@1AXd-Lz zi)oU5{n~W)%tsFK^!WCk<@uq&3%_7El?pr!+8-RpXXB{HR<$!|a_^-q0bR&QD)0bt zk`YY1QtcZUfc^&Jc0H5PuX<4F00)v3{A0kS*q=lq)}F7#__QxxRW3jQ#OCI#K6t9k z$xEze!7rakjd9|h7>Ip!`kfODWrcr@Co z8Y!9zdKv?+H$~XDYH0Fn274i_(m2TByDy^N4g5fHduz+IDqsn)52S7Se^cg;Oov{L zK48E^-=N94klLAz@`qlGTZ#Gy{<0`i5=0lJld>~_e%B_C$3F10%UbLQT>;E7PMyUQ^(dr+(=>g5d`CA+kDvCr)qkpZ; z&K3Iejj>3>xo=Ls9*=M0U6Vvd{-SB#A0ZLlj}es%7kSAWxt$d~uKYvh!r2cu6pE56 zPDuUXsHI;Sg({porg>P@9hLT|^i3Bn$g~;$c$?*X?Tt##T8-3@%;?IMH{oqUH}@@Z zh_CDn6%6L2u;an~b;5*`iXZ5xR|+#;^at)qr=Ho{S~mptj?+ylTpwPxr|u^z$5};C z85K&w8ly}1?|E6+qW5%T(c};LF#hnNpoHvjs*<0^>!rz>KnLEgGlMZb*3N?welUt) z7tg1k+m3k>$$JvgkijeOFz_G6?gey-aiUzun)=So60zvP9TZcgPL?s8W-8J|B>h!K z!q->kPno{B9r4p2EN4^f{@E1F0JB79{q;=4Vuf3`m2=Pd6!Zuup_N>6IhRN+NHR5< zCjO{qBJ}9Gw`zJ(zJ|A1r z^Fr_pGR2LALME|kn{jC7u9(L=sb*6)lmxW)wyTe?q0(YLXfu0+?RK6#FG;$d6^)3$ z$BR!9!WBsV-n_ri6j$US1TVW@gzUci;rI>?L@U?osc(|`k$e{>O=zL#a&;6I-?HbV zu?X>O06f;JAuyeJmvgL=yO90U9~CF?(F$k0*K`LTY1{rtdQn*Z<2oLx-DmgfNgGwW zn?%EV=DYA_Gk3O0{3&yvtgdf&xDVU&$|EaUt#o44y>Y+YTB<|8+RVZ#yDYfp@Q;Pe zaEo)i*tZ2@9()bfJ~IYm5ys(0u!MU)3ULz5&IjxNka_-y`&gqmx@09rp@sM2SY=XG zQ~toT`ucQTLl|{WuIbtg$wP@K>6M+yWdmQUi@3db?=Qf=@VLL$DHl5IMyIgFOJGVje$|BqC1qP{x zN3L|77VW7Y`uMU>k*MAts3sCK^E0VL z|Cm1ZRf4&@VlPep4r&cu{35Yb1^)JSE~k0hGvr$BfOpwk{hOE&dHG{IEyNez4RWue zP5M5(s8o`haZl3gdzGEgdAme|FY9HEQf0;sDIsAmdu?4b6%Ss9(h$Jl)0;zlM_w2np@xJgiA7>8cYG;f`dD}h{ z2ei{YW_&<Oa(WM)%&J7^iA{5cJDozhYi3S8Y@UBUvERelcT%H4 zpKqKyBeKO1sl#t8WD!~HowSv;cIqwr5_J2HUnFHpYst+TT`z@D9+ifX)>mIuI%=5Y zI-i_*r zk47oc=D5(YfP_E7wQ-R&L#Z7P`VzC*Zx02QW0MVW7~I80`l`bc!sM~xrM_}^=BfozOfoT%Fi+F>%dLX;TT5Qi5Vb#iXg0=X z?hHlC)rTQgc z>KHJS7ZE+<@=41D5JHLhkeANN;k7F}H`<)nTl0=%%A9ev*{t-(HTB=GZJ?-6StM0ibIAbi5 zewIVMa-j31{B;BCExDU(R_M0z=*U5eR8#kt{V0lto-*e4*)-Ikei^<}+bu)4XU-^1 z`#FyE-IukQci@L>j8+`jE!TbD3Gq^WMSN47_!^_litNT4R5?-F1!6p-73q+kpEbeVB-PtvpWIu20I8)9XH3^-~bm z*ifXA6uF-`|H}!PxZJP=V$OxCA99%L4TzQH($!RQSL^yEJX5z|(Id*iy+n=eh*`E+ zNKe{kmbosMylzhtbkXDoPActC z4eH)<1+sfjKmK(0eWqFIB$KWB-t)70a4-$Z5KNQ}JKV)pIHNab^+^Ypm)3pT8bb{A z-x+xpWOEN`BA>FkN$VBcIVLB0Cbb-?+GS<5n{)N7hw}0rNm1{-3q^M3w=%Oy=HIgy zGZ8u^I@A!H@KT(O|t6>l>tqhiR?u^PJ@FaTyPR816XXm*KjvXgAD z#A%#8A6D+?xl3Q9$XK>e%+Y>XS0C3xdnpi;1+>j5%i4p z6XUYuY0g(9*~ ztKFsH^ltu;!A8Nl(?rx3kfM2W89>060^Wv}S>TfnDAmmO!n7oLxRXc=B_jjFr+&(m z?T3A}i39Q44u_Kz{8wIN(gTvK{NE_mU2V=ac=E^*dQgy9mIyhYigmiPYRjGpD!Mop z+DnRoJ_*gaAFa=KE9S-;d#{Xz$J_ET_qt8_<}>RSj^2w#ecg3=oQ*E3VQxp9d1Wq{ zo;Q${-b6A*B%a7;RljRDnNTDcWQU3H6z;K4cr)ap@1hgY#^T%L__hKXEc@h!9&c5e zj&|bFUR6&RbH|D9388&Ajf|vQdfvxb@yo@=`eUF<+7G#RT4GL;?oyxl6rq+aKAtNb zefT@o)_eKtMX8uZojYTH!rq)}5F}dg-`(|AUha%#D&DlyZX1~tTVBPrkrp1CsMXX! zvz=c*mCz-xFNc@&vie-K_Q;uqN!_|D+j{I>>NK2x6JppcbY_`WZLMA-Saen7%%Zy^ zT+8cM79Q=$^j}jQJaR}{OmdH@HjL`7zL1D}lq4_lp>Fb)RrOl`SmCvViwE3FDwmk< zTKXkb4?5N-CHNm4!e7H!CB`=pK#olJP|`wNP|@c+-?5`-5{5U6*EOpga(Ni3@83MY z$c;{&Ngc|&^Xs=g`*+#Ce}3JvQF1cyV1$pZNYPN=e4e{QU+0BmK@Yc>q<+O>%&bp~ zdnCN?!m|jU*;3wv^q`&>NF$sdf?uZ59e#y5aBF8(L`!8~rHRzXew8tDfl|mTj!xw7 z3{te2x8$_?f*rlASW6`SZ0X*XmD7FvDk;|s(%xtJJvL{oX*!omN7G86>^B`M%Z-~C z&~I|l48h&=hL`Ec-6Stj{}=O74&%R4U*eI&IwKB-m$D$7tXypQQ$`OW_vzdanq0}A zCe3Lq&%&S_oss!p>LPwSt|VAC5Vy^wk*9w@zc z-jxSssD|Zov4(&C7N)TSUGFzx*HibCdP_5^Y|)!P5HB_mPVMb-FVcCnc;T@5yY~HB zHLTvJBKodU0Z8Q*BbqD{vCSTz?yD*nm4lY-zNO?H(ca*UnXGM*bGY1Y6pd`4o@aQy zp?r7bn14w$QfF*9VAwNh+Mpz_#ffiF)p*sb-7C$0k7E` z-kaaPi$AnV`u1N(p8^kk4Qp0O`j%Yi<;v81GG9Z%c zufWgHO$m6c)$M9o!m74{?jTIS!lfwlez+ic+NmRo=d&O+MCxAEZ)`SY08=e1VtnjR zzUa>Z^J%~MXT@1r*%Yp+$+Lq634qjeP-zyccc%aa86KhQ&5xT|^5 zPD>#$?E?(8#QEMQ0H(N6Hd0C>jfcnAPHo|eD^A1cWB?k6Hbj~FX&zU))+p(*Zz)x< z-jRf&870hB8bUZQC{&~=<^#rO9pM}) zQ+IrL|E~&l->ktS+GL4+^6p9uTePRLkCIw7)k#a-XxQ(T?VIHhl%wS!Y#&D@DqD&JH@5@efwyo_2U)LB?Pv_Xz5qJU6IOM zIkC8I#T?GwzX!(bl=E)9O_vDn^I#w#SQj5&#MH{dtpP-1m5I-?Ni8yIwC8yu-b(2R z;_Y~%#iC9O?Jv|?uga|1E5z|G_iG$`64W5bE1`lg&_GhnZ@)D)T-#i{^e#2ib}M)3 z5vE7wAg+Z;C2>-(73tG@X}Vomx`E|oJ+IC7d&fcUJ+~@)liy%^AduZS^5=>hA&~!0 zYaBiZjX^LW9xVD(@`8(*duA!;RAvlnUxko)XMeX>?ZDb-lWqXBFF%}a=fJ#gU)0Pj zpLZ+Wc1@&SDj=Q4QTax?#8qqe_?`;cf|_qHXRdER(YPn_Wg%&GtW=-GDs5cL!sJwQRA^{tBUpZ;G_ zq-}U1T%A<7N1pwRURRa6xH89>uS6=ec7_X2v|~2vxV}lbA^AOCZ-ZViUv?Ydl1Lj~ z->yFP!w_B+=3L8d(~ocpEz>a&c||_6F0DMPbqeFdM?i0hRZGWJbU5kvRdO@7!Eucn zC%Q6G>>T|D#%f7c_xTk7-^istMkcjQ3*8{--j~JA+Wh8KaOVtjZr1LwLidkSKJNHD zu>{|`>rFNhI~uk&3wQfgZvkK(J-MzUf_^bq|5ZS{&i=08?i@i?;BJCyeg3VwLnmj6 zt0##lKMhG;#!z6r;euF|@6Z+7G3@uNFC3f=dB!0k%_TVIAe^QQmrt73xq=8MQP z#xLx_NZzU@kQ2*hj8fHQI(}eISM8a0FFG!_F)i49>!zWYNs4O`o{|-&+>5FxVKkLO zGQDm%-kGK&@6P))%zVn`3^vx-fY zkxLVXvZUHqrpdBMkr#31PPm4fC1TaIF}Y@H0BJW*XRou znd9WN*)mOmmvu2?2mD!7dzXp|Uah=?etAY7Wc z_ql(zBWOz-^$iQbLx91g=p0sO%3i0OwZ5I$e@V7HTbrHsse7zp0ueV; zQ+eJm+KB@^oJgvvtvN>iL`K^}>T7im(YCpD-38;+kA>x>L>k{JQC=~rUAbr@AO7EJ z7~6GL0XoaFz~#pfyxFx6OsfJznC$&Y^X!}5Ijh;y!yNB#!^)I)T0(*;6&$e&rM#nd zKr}7XRG~$iD5*U|$fDF|RUXS+ALAyU&K5sFf#2Lklrvs7iCP#waS#ntS16z-!lBu-93R5xM6Vz@M}}!@$~>rrMeu| zCT~+VS(@hDTEXmdTN_-P<;ByFia>n%N&2d+-#AHt2)oyw)(^_sx!L-TGO=qvYTTE; zth6EGB#)JGFhS&9y_)7BqGr%>fZ$$zzfz*T%DVSLi3(#IBxv-uf|o=nE-D2Vc{n_1 z7Ik}0BOoj>CNAh}v!$u+@0JwTIm>j=X)u2BP%-|7V|vEQjM?8E+atbw5@;m+K)-NO zdmE*F4Ei+;zh-gI)Q_iq7XWEE+myV9dEEwq)y(z@vFE#RgAhcdyRWd}K;_b;t5b*e;{G> z=O;$%_|{8l;TUN@n3J9Y_}O3(>8tQK7S~UaYISoR9y659c$Am1n9#KOR(?9zJ#d3x z%X!w5!wmHDepmf~fLdYCEoM!&Sr}IuPtYp5U0Zi^r=K-;?_KYMi-gdn*^hCpn*0pf z%$IAMvHYBa=fZ8}y)6B@?fOgWqzcEQu8@31B(Y2szF((j=*tG zo*w00b8;1JS*cz;=!Q1v{`GsVpNZ%m``e#i`-n3(@wxvl)hw|;`S-Y_!yP+hl}PYh zT)}}x59dtj*+;}PySiL%(a@{E$F{ch*~x8#|JL_r_?kW0N2W`3er_Vj@)*X6bG6hdw^n>f%e#PrGA`E;n`6Fb(ot1i&QN}N7!5dfL zWwx`!h~6xU_@B0^(mY48^GM+~f;kvSn1dtB1UJJxSMH!2K zVUPP~ql8Tn``wIBge<}{Q<03<+f>&!4jKt9l4(OmLFEB6<8QmmiRS1%%~=C?-R=gU z58fHMa*t*4xW3njEWCoa`p2RQlm{&}eMIJn50t=uSftn0=z@agVRuFTM5F=yKlDwT_!Z6h+s=A^uAF!quRRG61 zszFi5H;gW)qFY4Xd1j#ZEboE*$c#x3H*rK$hP3NsmYo;{R?8X|Rse~SxGjXEugIIwO61%aqXudbM>eksWCHkvJ2ZWT{VX-Z+IEHgmpi?lR6%hI;dQM@QKzy35u2c z*c?!Z!}XjpL^1ZwtKhGvR4K=2oCm(ny8JRB|H4ba(R{?mKh;e)-h6Eqk^4}3d|k`t zYbHLZS^AzhgJcKM`Wte)PuY4UZ#|Sh3Ev`3^SIs}Df4s?3_eHEB_WHRPgAtiWry?U zC#|1wZnkAqiB;Z4U3$ePNwqx_$<;WeyR^kO4nn=q7|Bdcs_jMU{1{(?FkHK3R#cnr z%vxO~Ij}nQ2PbjuOBQOZp%$o8YZm(`L)M_}<|gojb$@Ujgf&o1)~)P6Ps@ zdaZCZ#~j)Cg$OugFqWQDYGeo*QQSY9vTcfhf#e|5Hm92d{zMZ$sawb`H}e6(cC}}I zuKVkv?lpIIx{wrq_LyWlHMq3Su~8D| zeEGAu!p6)B`B{~xhkAIqAYS*JTH_r3HF%`%*gCVDID|#E74u)k_Ap<(?V84|B<&0! zSpy;lZq=cvd-O4hDq39>eVHSf-5ipqk_;MxjYBBTHyMDmI}5JW5uN*;sPBTH<@K+B z*{=Jfhn)nu21|?j`z5A?n)6Bw`5#5RcwPJ%u@V^Lr#f@^f;!YdQi_LHVU!R4x_I?& z{a=SF+gveU0a1FHVvsMt1-w5SZ+uw|tP1y9DC8E3{3^8pJc-47_)e8OyEU>}tkZpC%yaB@(vHAPc7{`9CN5n0@7v3Vk zW)3RdR`wMsYg`fAx=Sztm*NXB`Cp0jKf?B1B%7a|Mfw;z(8TZmGZc{un#rabb$U3_?g7^**C&bu&zstP*wjqg}Wac zczqh#yqONuD+D+0e~?JCeiCE9HdC8BwUjV3;t~s z^3zLF4pFI}lDUH2&qJj(-n{f;qM2}ZSbTU5wQCptgZt+PTTSFwjKj=;c6WCukYwDp z>rJSd&5h|+;*FV>(7}ss6cd56?wrD)%%cmP16@{trW;W8ua4sRi4|A??*(7_mJmQQ z?Q`wREPz!<@fYr&n7LXt1B>mRw4%4g)%fiH8~dQ#JXp{E0I}5p(Z>soM*#omQLLdP zQfRCK6)8&NuSARl-v~poK8%!@dO)g8_I&EyJxDFhOkiaXyK!!v|Bf|h;6JW1u>ll8Z|ofuS8R}^ zCqW`Q=a8U2deWTjE^IV-vYNA*!FLzFa>!5*y9xUbP)4KWNdUuKWo^6i^nnHn5w)*H zLTw-Ur6pt|`hC}t^`v`QYOa%a<&}qJ#Kt*nABgiD7jAD+kQ&v?eH)Wg;vaO^i$nvzs9=J6zC}(?4l?OWV+S#?J zu~+jF{yY7WDgVfDj-b6u_f)zj)py&I=`h-N-TD^~;IPAFSY4?@%{!{gYGFgaXQXY^y8YmVFo3ZCA$HP)^ zt0xYrgVW+E+b4u|+-!tTR~d$NHhzd?<>oZ*etEp%D0s;PsM@^c5I+qxmDLnZR$ct+ zmw^A)?3jZ88-43dGpB)m$Yy-JWdJ@9sFx9Gxg|3S#*8@m!Oq$vr6#3$bKIMuv6rqI zWV>*(vsCeMP{TwXFM)L?k?6Uxzw#@sR4%>IqXD=yXkRM(t+95}C6{U@n{J0Kkqav*odSm9Pg!Zkd`Gv6Q?HPa-%Ya0Kwc!yjOumTy_Uwr$+FBn{jGBEQOgOPheq38GyE^|XhGK22XdLLp!p6j)=v1+ zdgvPD#uPfG4yP`L)d<|d(83^ZYS0dz^C03B(5NW8`|S~COwFonGq}lO4|)@XQnrh@ z-+}1%kv)RDBK^G-NTJ^FO9-vM*_O^^-OJ(7HT^K1m9CfddXgl_Poy60Yf6s0*|5m+*IDj$DU4rq`H`*QHtwj zDQ_pz?fzO_S~e;>A%5vMQ^r}0uj4+7sS&mA?LHDbAlHF!BkC+rmHmULdEMjeN- zL@&}Q(7GfZx`hFuF-ioMI<-#8V7uRBGF$O84%&q--|fXp9kqQ)fLA3u8|yF3xk8R? zPJO)|v={#9p$|eAL($2Df#O=|Dy#DuVj|jMgVp;93lDq6FfI>!zYG%~*gdFYX#SB^ g;!bywI(5eWW=$?H-q$C8fBpZf|Iwc-_eWg&AJY-`ssI20 literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/terminal.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/img/terminal.png new file mode 100644 index 0000000000000000000000000000000000000000..ad38d8fcce10cf9f7e1daae3bac0783c6efe74f3 GIT binary patch literal 44432 zcmd?RcT|(<+BeFKGdj#zVH{BqL@6R7qJq*#L^M(br9+h7LIg~th3JSN(xf8@85E_4 zNJ&Bqu>g@S5C|kd6og1ZKuUrnBsoveJ$v@I-}hVZ_nrOES%Zi@Xo6l;dMZkaGh1p&(k*MmGn*~1n;Ct5ctb{~$ z>M!fpe*`{D-ni%#CLyu?jrjLF613DyLISM}GCg}G+?_43Ow{kfzh4#7?{Ai;7M{X= zdbO9_4ZnQyj;i-vl^?fh2mJ7w9KGk)_KcGwb0NeBG5hxz%sz+AYwxK-Xx5K!K6jUY zW2t?xGwHr-+TOJTSD&v8&Abt2g{qx6aqz^+>=ViY^oPZ|RHOhSf_>SuL*5|#^ZQqK zw`@G*@(vWmOm30X{+HL?$Zo4r(Hmo7{0xyVTEEpJ;wcCzpSv~WMKx=_NWRN5o+voE zj7cLA*Z4CF0iF@{|HTlON+Bl%V3DziH3Jo;617E(L|$sXh;6(Mz1~4hC8&^X7v9nZ zh-GMZI&ygxnPY^~ATsX8=6zk-w>8cftEiGgPG|@-kQ~%05y^O6L2)uiKHt1lRJ9hB zqbSOsSrGNA_8=Lkiwd?2NFCy^h)WmJK4VrcN4m=^k^jEk_gbPN6|#tLyuQ#Q`Yhrr z!U<`jX(B}UK|!QwdXGe0_wCp{atv&NnZSX3G986oNS~b1)-yztapjUi zB{cjp#H7H@Fjzesd^M#rt%iN|BfRN#<5Tt(X&?SW8D)PiZ6Acx8gH2g85OOgM9ZI( zkRwF)@;Q+9zma-Hiiza!5aHJPghR*~sp&q^s&D=k>r2mRA8}J*9R~i%*;o*Zem)_j z&?XSGqpMshV44#=9Z87v#>0MDBL0$4ZJn1D8+D++aOvSkr*!7}!oa^1F+G+iT8|gi zuJwsH$U>!VoiZU&v?!{we$GCm^x&za*TpMtuK7DjApb&}lGKmPU`rFXOV_5?K81CI zq#oyt3pJp>-gM~YpXW39sI+WKH&JiDu~LFiRrC>6FG^J&f#BA2)ultXyzX>ES@fPEpEqrW~8oldL#6`EI z@@~Y9d;cnS^L!g(X1B_aXh^gI?y-J8W$Iktt<@56)Wp`gz=njuGNl7xg0@H}r||&k z00Ja>9bp+AKEPcrSiZ7X`SR}(lZsJ@Ne32){Ln`23ZG`B*wh<3)j2Hi1 z&@Prn{L{Q_ux4*65ikQng?)e_l#n>yLl=${`M0)he98q(!z6e;QEW&hBrK++n0CfLJwKpD4KD5~+emK7Azj*Q4AccaOSrQD%WqG?`NqRub_n;(Y zGKmH5Q9wGUY8N5MZ0BDD!rSgf`H3_xF|UhMAz!O~8nYa@%+>HbxH{NOAh*9?oC^s$ zUU)f_SRL}^%Vl?kHDS>9PL}-H9-P80nOc%CawgRoHh6;btY8$k+S#?a|f>H;9sxP4dkg3kxz>mT{>l!2eczA+^zM zB&8_UIXLGG%KZ)G_j?tlK7aB|y~9<1x>bLtUk#F^cU%{7c9vtPqArI_=- zJ@^a>pNBh%Rtr_88om-dl^xtM`(WOl;aeDVZA6~5d1|lns+??}LHlq31Kl>)|1@|H z?wob$AZkx12N~?AiAP$DSNWbJ8aFO}ycvjSB*jJsLN0bs<{Da=?(J(W?MjYHVfe~> z24a_oJ>;>Px0T7Uji)~U+;_`Cq$B+CM`=83_T9pcw}pNm%bTNL82wXw(~x}h0%vG7%u@wQ$pFZb_UHf>k5^yfj+vsYDwhwQW2IM2YHOug z)?JUyeWZ0-M)ou*9De_@M~uHgKChkvZ9yDVZzl)w}hGQ0BagHAue=x z`G$qiI1XWJ;X|JCLn=4{HiDmBoyGT`a1Zc&A&01zgVgWmvl8EsQf*V;uKI@AxNmXP zo?^U}c{99KmAufSyYEj%##fC2BxLozI+@tO_Ay~GubFyw3n0uPtH=xgI*@}S-d5|?MS$E>c@fA6)q*7{1^mUVlNay$#vzo74d8!fo#ya~SwDb;-ZOv}fK zgQI7V1HGC8Jm7PCnX!naz!#9{x?0G_9iTo9fKZyxyb77UVC>e`VwF^Yl*r zsP5Q(iT!)J`r~NTq?T(z*CbPnM-pvK#>XG*YSHQ&KgJSGEXN8i;{!ET_%V_0WLpKil@rXpUAyp)ndzSt9KQXp)$sS<^qi)u*rV!{n&d5FIDj84LeL#4{h zWof1%x2@eHH%WsOK4Aqc>!jyh8Cb*BU9}`&!^JA(XRn;XTbg+IMNPfjdN=F%82a9* z6Y1*nOKq-ZU-U&Y-Qz0`#d0ShG^l2ID!J`5Cqwd_rG>9Cq8gja;ZLp|FT_jNE-$)< z6pmYicZMzGmPb(M8KL1nIh%|Nnr(jl^fs#{=yU$7pdFK|yq^UPS{Zm&$Ge3nPnFAT zH0wb#8a@C{@aS%Z5F3hkZ?l&3a^D8?4%Q^(%C58xUN_LszdyPbu0xw3!V{`J6C-D94q2#|#&FK#2({_Ve zLoUTxt7&Cv)O8Fl7;-goPZ&j0X4o{SIo*1hYtkLQ73Y~c{L^0#%Rf=peZMYub4S2|ZF3ZP%s%=_ABFB8XpqER$yZnLqb+bLtM1?b zKGJTS9SuGekfG^Os1+Bxujv$E@YRiTDn`GX`;*vWY~6j5=7~h_-W1d}+hwg2*RH1Z zMr$O+Fa?EfGblIY{;0K@@EzCVa8b5PXm1JShKsG}=Xd|y&LP#}?9lx8CrNXUg6M@R z#x9Ak;Bz7CLBQd{-q5qHFZN8w>RIZo`&utcvi|C*?`3r{v?5bq%b&K=trg{i>w{4K zo9=C~dSmjm?JLJWXJ`r{$hp2alF(V*hY>KL6h4zXF6mjfzjmKToac-EQF6fi5mx}? z;W010Y3{sOg$Nre)JA`~TB_9-lq$g5clWZjItaeq^RZe@6&-!U9{=7^t%xgqrHgJG z5rXgH5xoa^fAyVMgUC%3`lgH)7+S^Pe!I&anffy7-2Ig53CJ%>=9=b8tez`D{j>4u zmB0E3zs)xnvQ&$e2_ngpfJx?aM0DtP)S$Shosn+6hpATAR%+q3hJ-8W8 zydF>wseVo0gLmtbdx{+$K2KAod3|AzF&91tYitH|f3X&ut7;Q=Ol3yb^ETlfa3VAA zJ^B4Y)yktyg1hY_(A!oyhC6r&Xt!4-0p|9>%J%Cx+aNivcT|1O{58Z2l48#9v)c=>Xx65yu;Ki$9o2VU4@*eJNW=ign5PLe@9I$#D?x!<27>9OMd$A9}V z0o^81-XF_b8CqXt02q{V3(;_Xs}?mhQO2Wg`Zujszb*}r`~BH2tvjD;;O{G%xda2U zoC%2(C~Y&z^@@hb)s9Fdd{H! z*<#~KUUze;&85;EC4DnT?^bXI9~&FxKSij<|9z0WM?IM*r3i3;1ki52}oWckmp#81mxwO-y2H4#wdFvdN~(P!vL{m?y>>`%N|I@wmfc{=r~fO^@IL?^W4!>H7l?6yDKiKPiC4b_1Ej}E?*@}@4#Fo+L5T%>~wy%)(A zHe$IwY82H)BEH~?wLe1x@Iq(}`rFx4^^2w4@OhQ5qMDE=^SgGQP1n^IMHOxv0>_o9 zRb}s1F;;Xpxa>+maIfEfieo!kA%^VywI3Z;g;dwmRE^7B0+YHi-=dSH` z(btqdmxLQ@^xbM>D;BTSnQN-MPF&xysoT(ctJV&gS_k&W&--wYj-lE~$@5Z@8HX>) zHo~SIURaI|QAk6xQ-!5&gW&w9gda~SX%?&`Z*p^VaJ635t1ZMe9|omEg4GfN zY_ms?HH|abPpDkWBJ6oQfe=eo+V4h)>0TTMc%;B^30KIzSCCAt$ej*j+5 zf4>u)7MvmBy|t9~jN>p-k|o$J8}R0X@B!YuFy8@1T|8OrNGV>x3ZA$Skyai9I{j3T zyTeKQg4bs%M>S(7z*M+5q9_@~ZD?)|x$6*{9E0MLOpMJOPH*4BGsg{bGBEM#>T&~!cnLl5@_bsJmJS{1V2JGH0k8ZE0O}0fpNlU>V)!(vcf{cHp z6#nqs%1hdZQ1!St+C1OOr>_jt19r&SiR~!z#IJUZQ}a}BXeXRwE71lrewk_`_v4~m zO8(5b5|*{hST_rxf!2nTTLQB?u!7T&6O?uc*K@kw?kMOCm9O~lbz?M1yD%bH+?h0dR0 znaB!K@O5w#R>uGCvkiu|%3QmsTQqNVgkiT11sF)qMFgnEbF(iux!p4@dGP4wXw3kq z20Q$N3$^9o*{Et%eD{QIVcMA_6}4T44WHT*1zXDm4F&T$ea&brJKqHQi+B(Bil2>$ z_s~TAp0JJ3XzCMT!oHG(I{S=kQHYuSr3_^`Kaua*j(}@62ZvX7;`lXj?fXl?qN!s#PCa~1k!QDcosKDmw$hfM_;GlD(tH^8Sfe@4< z;~}r=llt*J%Ibu#^(WV++@<0I=iSnC-2D@WN2?vkV_{2;>(FzpCQKf8(Cji#bSw3>(t1sYg>uRc5pl zwW$~Hz%}f7PE5WVINm4^u|6JaSl9$uh+*I$eC5*eU68Y02)?f;|6Ph`J61=l2gOo( zvJ}~LRFrx<^ocY;+pAmmHw8)jzK6}JZm7k41$A^OQp1|Rpts)(&ybFFcc}Q*Q z#*2cIq~vKn|BSBB8buj)guQ?(oEMGPzZgCfTt9tCFw`=E9eS!vmbl$ecqXhJ+R*p}?_I37@DXZR3Oj$)$Ag-q0@(C&Cnh{i{|HX7BkJNBI7u;wPdTpYfPcf)B; zSkxTo0~;B=VX1H(h8q7cL3S*CK=stv%NrkJ@?O{F@I7P`SgQ@Zw$tf04#`8!#|}-s z80pm(?1nhF_lTp8df?MgFwcnhi1yh$c#jL87&J zo{d@5v-y7cI$eoto?>Vs-_d!h&Y^q4?V)RjTLCeTJ)A~glaP1`RV>;p5w3K9(BM|o znhTb|#rYj-fkkfP+OO6}BP)pVzev0s7Y}S8#q=*UEK136&3B~rsbfTI*F}57Q1vL| zr9Sc|iO*gCX8>q;8foR%Yt8?xLF=-FzF8A!j~h~e?9%-0*nQzQG#7gE3tBG_ry?7; z$jF%+yi?MGJGted?)g(B2Z!EO#yYCLf0z-IeIa2yea~QuEj_i&Sn&#KD^;imCg$M> zmr!cV7~x^-m13iPWmDlvqR~T;2pdDIiTqkA&1pW}xG>j7lZi<%8^-#eCK3h7pH_0; zEp)jjji#0aO+`*^k+>~e3M$>9iFvB3{x?+YLo$^P?-Hg2>Pu>O+>pJ+V-`|8j&y-y za)$Ht`>zgDgyZIuc!s<~sd9&7;SX_2+MhvX$2lRibYk@fJjSy0f`_Zgv~bvCtFq+a z_<^sOhhRiVRqEFkj0l=oD1+xL5l`p@T_0;d*8Ah$Z*zywe1$uv`i0Sq4QRbN}jwlbECbk8f!lb z!W-f$?mr8G_bs~K%-_IAHmj+-sMV$uUWxS5YKKYs6QZiqshHsRh5R4Cf_lJ%17Li> z=@6_c=+UY8?|!rP12B9po3zql>L~SL9crEbQ^^WNxobv=T%!@tP zRh^EU6KE7X|AC}Mw1=g8Aj=D9DJ4Af=pm)9F1D9EOLeQRWpUU?t1qAMgTBhCp;o+d zD}Yh;;$a~_H==hUuCyspn7MZu7{-wWPE zQfc7nh&}3!txYMFeNbfHQJ(;wH#+wq!Zk~Z8A_C`Sjo|e$<#}!tZ1};#&%t^%@*J* zE2@k@-_xr|muRqyi(eip?0KR`Q-UqtIB)$u~dZagRNEBx@FOCCDQp&?+8@vbr56_a zKN4JhBaT_Wj-wLOE5SJbQnq){QOoQ=j|VFu%8)echm-09keX+e_(o!+r-iI~7l-h#Yip6J8PLHZa(;6UKSsYpu zDeODI`8uh&x%Bv#y-c{thceX&zE~x<&r4tbGdBlMG8* zLn{@F!Zq7gD|pjj>=@aUkVUP*G@cTls5uDnbcEIrv`Oy3YG<@OZYxg5HtOpZST7RA zx`Sv7XDc!97!J5=^y6RtYj`!@~N#P?XgtJ7oA zE?fAiJcQJE^S#RW`ejX5ExZl}w*5Lgb%b3@jalek(1gfsPes7oUTv&fk`qyldfHpn zZ7~WqXX{dl1933Et#x(us1<+aWmH&qecweKdunRVIunM6#Y1wYQq}3CCgD#kHt)H5 zpfTfnF_GQBAsX=Ff@u?Ryh91~!_IR_Yx%hlQoZ^K;SWXhfHKP))5TI*+Rj!-n`1hE zAPfzWtO7U`3b`RMLHbwF?{$p0mRxm9*SIoJ2G{Hk#BSBqo$&=r4eOVc9azoiXoL~i zH$A(K$~x1Xwa#m^pSISqD_6lVB&Xd`h*zZH4-^g4%y5Bz-PV}YlGN(!osCcQc!DnX ztdy!~UoCB5Qz7fE({MiABnrK<{4q8%{_EO(wjTHRoDG%Gr&yj~OTM0<&SE;l*?3x` z^u_y$7{?CD=jC!?w!DW73yb>@&*zUHQ@vDfI9MYHR7pr#FJ$rn42R)pxjh=~s42J- zpL=-i1`2b6lT(4`nm++hjl&664NY!nkfLnBplSu5b4f|A?PAkyQB}Qef;vW0akAIA zbo#IUL|iJC@su4vnPyEOoa`+v%GQIN?&-|dO~SZ5!=pJ!S$3>iRjpzdiEl2P=b23S zEo#k(;LUg>O>d}DJ&5jzN=aGEs9BLsuSD3TkAEwih${*O3aMF9F>e@4yHC5SapR-e_ehqv4BfYf& z)Ql7^UB_K!9`5j8x;5MIQt790cm$Sxls1%_qx4qA;2bTB;`EdpaaghZW6N%RXX{9k zDbeUywKXrgwAak#G|e~!iHM`L(Y&eVohMizT2SS-AuSUli-^;H0Kehbvxixkr6^0xxNNOgg9>C;9cU_#lbik z$bTJ*3v826eiqBS5eeO{IYZY(^(gPVHZQiH|BS%38$*S3VSaA>gYV2{B{@K}39>nB zza!n4EgJv*WUuPKG>*%?kn-J;jgVfgZrA$&!6`;+-;5u<<8K3shmIKe>Yh$>Y*l)(tiul0WA&AZCD+m4vA$QCaKW7N{<0j*~)n1zlZX~ z?E=1OxR{=Q9ujj+LgLzHfN|mZSL?V~{#ql(&l~eeu%IL;z$JOg!M?!96hByxIKz)7Z$;#|A2(sz?U{Nt#&=8;zv(MdPU>Rox$Z{;0RgXi+*E zIdw47U5dBdp^_n7X81-$HM+#FA+MY+i^3S8{XxQT-7HD0KLaO6Sy);q?K|QTKyC1$ zQ34di1hIZHf0C@zaafh?_WDRdX8PQ|NZmrEliK*`9a$L<)rSeOeo93tSI`xN6Y?Yw zzZiqAiZZ3PtMmyQ>V%+!r4K1R$lY-BW9{>*IITUb_X!-ZPmpylCVriL>IeP@ob}$38XWG zR-yd%`u_Q_v4tM3FqzA}bLe&4Mjt-|B>ApSa|ZKQ%oCl}bwE>gFqHSz35%OZo-X z6PeS~7Y(0;K0{I?Z?VHVh_RL08a~bdd!sD3iq}^H#N}1eZV-uc4W@6E&wbF%sSD^Z z6S`XJe!#LB4+Shippp~%uqsckR%CKa);EXm$ZxYH9adXP2rZ9vTV(ZwElq>n>k23K z1UPZEPgaGiumBT@##(~&A+$PVJo_{|BgpQsW|_5j(os!p z7@{CvoWYa$^QuMZxr60-={Bj^hcMa}1BdZ8i8>wV!z6@fIKLTm(|VD$RFM?%$Owp0 zhP=+bM44*2LsRkvbw7@!ej0uRO$2h+J#aM`j$SNJ>_1+Gle637f1&B9KczJ0L)b!y z6M(QW#rteC5~|qor>}7iBxAF2H7fg)az~aL3E56dht0xzr27^_kHoU!pt`y{ z<|F6!D@7;-qH=C!{9yjXGhHobXMUqnh_gw7G2UHY6&Bp}(=?ThF0UQv9SwDIpb2Zn z9-cnG{g`A@&OJwx68(Bp`S8{26Eb#E%xay=q_WYfyhT@OF+H!vtx3XiT44?#Wh12! z_U^ZzIP9=NDS~kKXiJO*QK&tg^mE5U%jlpQj|}M?(=J>?Y~vGzNrY|5mm`fxH2PMd z!3D{5B~xepJ;U0S6=C^boOBX;s~%gS!&dX|@ZQ3`5(ohtT+m1v$^gJL~V@+zP1gwN0r)B!dpHHTr}-x8D}W zHio+G24)^M0t`>DvqkWwBr9Bnj{)Yyj9A)M*vdt4_c`CQwS5ID9S+W_Af-sqke}`$ zs;OWwC~k)JP*#_5tr{6F^D|@GtZzj0sTme1VIf->ib6a|pqZ?m% z9G*~kRKa}v9;HGZ$(z%(6Camb2jq9Nr8_IkOPeScqw}u?uw5M~FRFTT)_V~%zr+*>g0Jc0k!Py)FRKt-ls%CaBP(dJ^t1A() zy~O&Kw|&dQ&Y1q;HQuOP2K;h5O6N{CqYj=;R8_Hj-s_hCr6xL}1;J#_btSOgcWD8M zi2Jx#6Mu}wG&s2gU-6O6&wiG24&s&-&~DajTo0>1ef8tQiTNe64%-o0sk3ei5Kn7uxnd^xOZT z+<#Sf=oDyg0BWTceGt0G$$=N0KZ13DK$_awLC_17&WfEzw6UQw^^&UILi3j8&?jE+ z5Q(?0nB8)?BhptJR2mxZ3yWABTC9d8SL~O?L0*S89o-APOy5y=-32Im`3xT-H^7_3 zWVFyJw82beV+vEHa& z)X%Qg{R+cw!&tFY6?}S9yF(;Lvo^19!bmP>0ZJP3M18Ay93!)(nP)n%30T4043*v< zBps0dg5N4ISlTw!_pKx=m?=bkMRV`J``?vJiWe+#5&+i15=^#e>kuaA5b@6VK21-w z-ohsO))qO)Pe22MWFUz>UE2`*!^%?idq$O6r|x5;{AEr>gnn|RCkSC-!bVEdh%u*% z+yiO1?t0zOrS1f}h3|7|0KU1^QphVvM|NHt|>Y{ z0Iv(pw2I~t6KAYF3FW7;cU7b|T)3Rw}A;q%7{! zOnv4pKL?rVU+Uu2>Y8?uF7h8+&n&z^2rc7ZY@@qH2w;R;tV`7P;r`|c4oaC;qI$Om zUA5hIqLec82TS>MIE;Jsn7tEZ>L+uh-JxQL57o!t?Tci?8ixoe&@JnTHI$S zDku)}u+=WRVQGpJ2O~7+|IizpgP2g-f9z2gt62GNJGL83NEa}k5RdcK&hlIY=#p>Gy;L^AX8X=*m(=FwW;3Fc!Q$GJ{wwsSD_6I zbT;Qjro>2b1PM+CL=sYqEpZ9 z#0cm7tsk!}{6dV0C_q>N%zpxA=%nT5o_QM?R~4}8$rISx^_HTs*Y({qi)#=7G2eti zz$+B*H6Gf{s$fx=XN#H(zea!Ow*eq0suuMqZ2&3XOKMn`PBA!=mG8P1?LnnIUQ~BA zZpWqKoUH*Fk>fT6hHC1mX$;tq^zy^#QFt{>7nw_Bb4@`W{!!86gE0R-Sff&#`@JyH ztvDQ*qLTIj2tyDBMzdQQULQ{IPk(Q9*tdI_dYnH05hhhKq-sD(VdQNPtDPTs2{F)e z(K4aGLrkcv?P6h-@0(I0_kUb-32xh-@gDx9khI;holvCL6l$_Ww$^*CH^!)^=X=il znO)+S(QQ45!^z`Z?G_$pW@V@tE)Ev5OgpZ5G#6aab!y zZ=+b1ZV?NZ#qklaG&6&9KEUKFm!56NRjO~GBrMPC6FIa_>AY0gM6m-V3g2v36_#@* zS=pX3_$B`bZ$-5i(4F-kUuCPK=vlBpSX%5MbQHiJg4tx?#3z|yO&XJVs4HGd$z0QS zq@8Nh?p=dkYs`do$v{bAt_)jI<<(x-h$xGSK4pAP8X%8(oAlB=sLRFwB-c5nz2m|9ttGEj24$qFPF zz27^3TbXs?aXd6KHn$Q|-nF+5tCK0Crt0jl(pZ(E)4onm!EhJeS?%@=LWc&BR~#US zMhcaIhyW2C+TSjH;HG(-$)YF`XT(<5x-{2@2J+SS@3sJyUg%1r>{D6%6chKh3nO1{ zqB}49hQ_dbLUZS=Aa8NVohyr2)`N^ct~AQ$#6FS?mpZ8iN?;BKmt^Kx&G3zPklh;0 zjW->+1W7ld2M11o&p(%Yh6wsTPX(o@6R@yy=}Ts4Tu}8kIson_rr%7Y6cXnNG=(`G zRmjj#RCE&hYHu!8SYDADt!mQp?BE@~*tfz{**ndPWhlH$Mv^ zYN2mi7>&UCB(B{ulV;}h%}7a=i>vAFJd5RWn%%@1rMG(7WRen@>zj8Bl71%rFb2yG zOrY<)LA&ls=ZyTpgu7pN6OZuu9Z<$X6#<9DWMi|@LeHpj;*@s~<7e!;)grhj;^_?~WqP%(Gkj-()zaZ8A0Ja~qxa8;%KxzZrjld4DjH3DmeC2p1TsFro+aR&N(hmN$R29=SUBK& zzYb%=lj{;sDx0bPedSS)WA!fGZ<*GaemF9Av`A;Vo;@V>@x}I4r^#4Dq)*Zp1)9f(-Fp>U7kRO1;&4$FknsLT$RUUVc=N_bVpxtE7mNRcIdYb znEmC@TL(wYak0pF_$l@nVc2M)%baPq_fXdqE`eXs()&hhL;8OQib6Yb11^~uI;S)b zAMYp}Gtr1|ISI=&pasBUAQLTYmN+W+B|<#w%cD;vIY9NlWXIU_ z)Ya57E!*A?E2EDw;2xU4*M4)RXZm0l-cm=vx{xu5#UT=gnCl~wFwPgTUf#wAP5;dK zFjb=W5BT|bA2H@$Bet%0N1=_ijInrv7Z1?Ual97E%ZSj%{pKu-uaS!iAbm>co1aO@ zRq|7Ll^A?dIK@{_mQ}kTrResnzO%xis`%@e0VZA|RjFh*OV533y1K6WF2P&hIi?{- zC*CiD@C=qB#k3ou@VRsbX`sexLcLYQz!h)* zf~HuivS|on($UV!#W!Ia(z=01qj9r?npzB(%-YtjI9Rd2>}4l%dt@?_+|N}eEO&4W zac-c}K;Dys&wb=lC=JKN+7W&PhAP5ke6s!HH&xm6!-qSnigKnpya*~GdjY!xvW31j zPJe7xKD=Am)6Mnf`7@Ca*mzX-a03hT<-yH-r3Ura&ZvDr-2$yuo!qkB&7*Rbw1TgG zE*BWSer4s}N>Shz@D2z2i;jWq&tx#Q!#N)s;FZHGZ9qsM#Bs0}ixBhJAbBIsXcV#M zn^{s4o28#0|IIAf*3|XhYe`doeEFbLZHiXMkVS2;`IpV}#R}=Ld}2m1+(h^CW22ZO zJdd{6$mU*W{dfko+Iet~oyW}++W{kt(*)+ZU9u5(JQLl89#QM?|fV{4%`fpzkr zbUC%b7N3dT1aDY&OB&-1F}Ya5qM#|}1zW{CMY&N8#GK~1J#x}z=gTXq1m<^4pOMmJ zdnR$(9!SD03#M9ba$b0r2=vKi&oz&DdNnk%&A!DgZ`x3Sd``rH7MAvJ5_&n zS~-KG$DHeK%;Z+H66s_=&!>^k5?Gm`Nt0g|H}gHPv5mN1T=E;hkN1y1d=@QMG(fQI z7ztkm>u#P)%N_erWydrk$o71ChZ;y9;FiSt38?^!$*S)!-~}_l&16hZ|9GMC>AhRT zG6FU+Nv2Tyqn?>j`VL3N~1O0WQq5gj&)AIlGF>(uR#MSY} zq5$FHh87m)%_)~aU*7(xSB~Q;Sl%B-0GxKIRVp$&j1Xx^uEH$Qr$*IsqHZ!{d0Sy0?`qy|j)&Wb@=Oa!tqL=xFfmzF? zxZ&OveeNICjr--0z#&$vSTu3}Lc#rkg?epZ0be`B#YP^IhaJ2`oEny?puJiIB*Q>f zikTcvPB<(`aq+AS-a-P9?dPD2rKcw^t3FxL4^IC7)PTLs(K>rv`lMV$SdU50L}S6K zJ1U*d#H6DkIrdyM;8B#(u=lDjfy43hiDkn_00R6O8>{E3@{qBBnz8j@5$!FSCtUE$ z6D+$W7s1sUEPJ4{B?|xwuqNDb``KR>h7npr&eH%3Gm})vnm`_IWkRk;G&GGJKEk*R zK^Nfdx7)l1UCl;}Uw>B(>+;O;aO8MxfrC2*vwCl2P>X5C z*XN&qWw;8QbDtj<>KBPIm}NoC+HVtzi1;CufFV{(O45c6Ka|u-7 z1&+w8G6RPmwK%4<$l$P{02412Y8OpRFtVqay_=0P0{X#+bcVs&_RPT^PTR4J=dkv^ zHvlOjH%ReGO*){VytW!TJkgC;aap01T5=qcwRtxa5!Hjm{)=BCJ_;sx^#LaSy_TV; ziH39w+jVHy2fP>l#!!Z^{6&$lyxIg6T%!rkKcyjSyn_HXcpo9w*iwdhDZbzbh)=o& z^6F@??Ni6G5?OZQepSn5Qs3Q$Jv(k~%+DH?3V8Gh!qpi^kF|r4L!+M{`0{&*#?h9M zuz^!y>jvvFi`O>T{jyNK$bHt=&8x<-=7y|b&o;|aPfNt};Rp~CZI9Z*#_V%p4MuU> z-0&5zXWILu=l1M?ZA`%)m10iKjyr~5C0UsE(T#hadClsyjOgvt%;Hp*^^x^7XE8&} zeggdd-mwH-W&+SeTnjEml~r7B7tKh0ya1=k-$` zhy%S*T6s1LiwtwF&`wQUy9z`%OGU%Hisy2?KtAnQLdO6qz`09Ea8Jjk_3x{4C z;?0H7M~k-@qyTD|`OpUXb{}Wr+w8uy>GIF^%qAbiyzWfk3$OuH_Irujf&)bpKR1*w zZ=^TXA%F|oSww`_vDG1~0rr)B@~Z_s5$~n|7vOhENsd`1>=`6baMfapoeLIp z?E{0*kE0^V|7fC9$#r^%<~UgDu28CQgr=VxvQY1w%Qkj9b3OIjZe^of5%w4_@GD+Jq$WWb>m6vO3u}mERj@uo42GSio-c z@aV_6LEjc$!!EljUAp^d)yB%hKmTJ{3+YPNur9v%uheZC;TCE`7v0_rY|!g|yzvIT z)`6Qg8SkZJ!P3$>5iAfn0M_!#dZ&gzz}Dzuqt2zX zt8&ZQBbqpR9Kc7Hi=`X#-`Y-TZS|hGez4K10Guz@jm5-*?7A>HBr7JhAB?AQU81Vl z*PC;7oX`bX9P$I!Qw@dCJ}vNFfd^ll_&AZ+RFpggP7(0x;09;ph zskH|KR5yIG?K_E=?!XBIO#MGRTAYcRKaUSnAH^u(?D=!m1q!gBAhb0qBFG?2EDeag zmZb`_z8Abgu`_*5mCwk%#H$PqfZzh{A^BB|24zir_DGVG8X;(F^XV60vP*>=AnxfU zmr6y0t206P=|13A{V~z`Hn{Ma9`uP()Ep*(TaSd)_mV31Ya$6*@`JyX^C0fXkN600k80d8P6xJ}fz@o`t@dKaVL?V~zG7209LW z>*!(vf#x)iupjBqwqzB-g~@tQK!WBlYT_B|degn!XJXvpfe5`T+xh1Uu$_QX9FAy= zr8?ep`GiiYTOMaM7xCt*iRJ7N5!DM|6&|W@_1oBH0x*vnFwg66^LUz!yN{0!=pXpq(~LnUb(5ZB|J{RDZVUkA8SdSi$M5C_}Ep zGsAgse#P>oDZmKoIdA8;m3~`KZ!C3$3S{vZg|G=v#JoS67X)bn7~dP{RyOX88qTc6 zwv2cJ+>toCSO*La^F3s2XgAb*t8#gmS=$Ai5hOvNC(NB)+X@)y^3V~@&FHHDT=>0X zS%s_~t^PUh2yHDGHsOp&0`5|m0?TkIuXQbOpQ2UahfA^mCT?~7%0yqQQW_mS{(7i@ z32(6jK#YQz@g4vV;+RJ}J|3ap1PFsZ1`x&%{q-EwFLIACX=#mxx0nOXQP+Uxeqxp} zn?nyaV2uiF0J^{WM#Lx+0#oCuxrIL?iX0Kh*#+=PF=~vcW9th#=+HD20g&aH9QT*; zug!r!1m*p`gU1y9H))FTB$0f0eWe>ZeiP+qFVKoq43_s!Sj>H(*sm9<-!(4^KOlevu5&+fN zkPo@nfU5b;R+}73kQJISfk6guVnSHr10xrxYK`LCh1We z1DkO6y@n77jk19vy-t12eM%tylNW&h6PJkpqhqXE{8ei=#jqCtjT_kvXD7?oSf^&2Y=Ab~zFO*D_5zWLHhRlxW$>JPDch0POsca)1-v_W~jCG)yb=eZg@e&O8i{;5QQo;)w+K!W*vK<+ET zBk7!em6j6|ji#7Dg}oW$GP0T_$DW&6@~>d8-;3hjYceSq+pWl!!}d9|0GX8t_6JDT zr)pYjY4>$FjARd8u~%yBLTIc#rs?BC+aJ3M#exlmipqc3aU z+Nd9>stJUj8G^)KDe#%Zc^On;SN2A+0KLytpQ@$(VH+y@{(hJ7I#?vcKZqc84RP|Es3 zsD%61h(3FW5r|rR(%u z1&1(dgTBo0nnuTdR?_;@9;ozlZ#cVf_**SWT-N{-Vv-pHUN~bcxG@*&Snw28G;8Bz z)jm|+TP-KnV2v0ttJB}RjMC*554PqE*W`K%+F`8 zG%1tK0+Cm2_5{_MA6fv?M?2o3ii{|=@Luf8#Lkq{#`eC=Z)1wwn+Y#weQu0-aFSK; zoFKx3(%C2s5_UbO^|FaTlf+rQ!WvC+^Kc`#t^321(za0(lx-K6xH#cU$TS)}i!qs3 z{KP^hFz=fjKrciqJ6kNh_4KvyNNe~={a`e#W~yh~C6q1jjO3xK(;Z}Z8LEsJKO;;3 z#h<-8hyr#>uI5~pHi<%gR{Hq)9Z0QfoO2SjR}mLX1=VHT?WDI1DQb6gm0fL{4Oi}~ z3N$e)@aoSB*`)~SPK_Z;0d`^YsU|b|HD8$`H}G#&T{p#AqVjkZqlsf*Mlz#2Mzgv_OL$-Z) z9VI3a-G(LyDAGF%2f(?=Dfsj}b}sPc4;erdmbpLOi_oz{0A^#wEr@PT0^{it5V=*k z-3noOA{{1^lULT@VVL=&8*3)n>GS|kgQ+7o(J52iJV1N7lwMl`kkVFbyAX`D7RNQ) zJ9!RXNP9II!;%1~=FR(?d+CYCIyWCWpxO^m<)b9U#dn{gSCDo$PDaBdzZt%sP#4%qGeijN^5bG)*nf06h1W_g}zgROS0!7gv$$GNoLKeE2SSRE%L`|T_+L# z7tVH6+O8+6{NVTu1}|g^HSS0~J>(8>yD5CfWDls`xWe^38xPrfpHtFW1fh0lUZ1_E za68%#&NG`e7g)2hTWhIMda199g!G*tUIwAkz3}d=Nh3XfYLzMNg;4lF*=N^DVC7;C zQj0M{V}u)4+e4ADCO(p_yF=2m?rj_|s&@hat9pW#x7G|bZ*v6?OgN*Z<(Uilxaeyp z5|b~-+PuOM0$`aH@`oXMQwO#Sihlxs0d|7DcoW>KRj8}dlb?a~SlW|=Sj=-q^~t1x zPGOa3f1Bv=Pwwhh6R$wwg}PP&6|fT6`l@KVx_)7vss{dov)d02y(-rN0+=L3o;R}0 zJVWv&ut*Kev3{w6<=9(f-!I{Wg20|=u8@ zq8%;(V*0P+_;T=``^S@{REyN++|obZqu<^gQ{=RVC>3wu1B(;tb^l8=ywE~5P`2W7 zw%##loj=c6^6gB_jJ{O?aEc#&Grr1S1y9DX!V_>!`5D%E9_!?f55D}u5nnv%=G7|1 z^irK*daHRxd%w1foq0t#@|&{E6}`#gmg zxZ%4NUI5e=>gq4M(vYj5_f`xB-2PUCvU?55Ltq-SEU}_T?*j{apw!atB^gj#`x2RF z)zX+wJR{c}nbdTgzKsplLg_YI8k_#j(=q!PLT~^08Q{8HBe`F`<9J+!|KGHo_USt7s6sRaLvxru{1%eMnhe-S8G)7`%>l^2}U$F=Wta2H_Le|Z%5ac`%8#tbM%`QH#1mZk#sDiaB`T}84djykqy`W60j0AS--gdaHl$Oqcf3E~4cWcT zsWUyot%fF*s%Z~KP}L|B_()LSOLeaLWLaahX$F%~2z!CE70VVdD@*H_ z6o%!9_7cO(VGH94wgbZ&48nbddI^v?KBhWb!u1W1THUQ5{(6yf>6ERk>|qSn1cbVu zDD?Z*Ojd}0k$Q0Tx+=fi{kdz7w>M-gNzzTKc`Ft76##CT1_L~7>(;5-Bu~`Y0o%$> z+h5BMvN)JD?~WIOP-)lBLbe9om<+3WSiO*hpGPX>uyh?cQz@$h);Seo8t~?wWrbJo zEGimNta3*9@o2)j>e{yM*lH;r4PC;nicg5Bn3PVHoepERA##TRcMSpScGKC&IFC@A ztR-B*5C^;}k9BtI^A`^$$K`oYO&=ud#-_Ruds*%rMwIZ#Z^I4dWb?rdLAS1#uF}kJ z5|?k)#4ic}B&WJvE8(iWWyv)FIMm@eUnRj_gBhxzEk1ZkoS*0U4e@V;i@Uiu<5Emu zGzvvkbg)euR<8d^~s;|a7T>nRiG(;n8OuU+bPV_dwNk07TFd&M)w=b9L$CA z*=9ihh}qd#pxB&U;)%&iPz}?n`TU5^Cn~5RqmbR3r4_l`*nI6U(&2 zVP?;#&7Ng^Q<(NmTV<7J-CUx$_wfGIvYW8pjBLJiU(mXK+r#M?R#dOY;zAn!QKkW> zX+m}m|7aTEg4lM1$8czHQ+B6aF*t2>?yK%kvVFX-gdF8WpbDHo>sura18A^r!&aAk zh2gvRzuK=@QFf-Q6yU*@6i>KjH$D1d7KiQzK>RE!i23E>-myYm7dN(oby_vMHzgnc zf#q7o`JC(F$7SfCTm=)fG$@+q>4o^suC|pT^i9&-@!(?}FY4cUoTE4YFGx=QuO80- z`?2J|xvj-K5GFPR$|w-R_Kt04V5sm*F>8tXe>TB?n&uHZpm7Pp%Nakdt!r>o!JQ5a%0=BgSKdrhf? z!`4Bq{vf7<5_as&Mm3g`aeZgif)5PS^lpIhPBpugAoOQE z>KuEqD%{i722jE9OJX6j_|^JbAar9Ci?w>qH8*|1Tc9*1wz|eq!|V+6G&y#~xI)5_ zMyT$3Um->MF=p!qkl_ys$woK5@_xayF!1i$)rD<<$xDV6hT*lhbCS3^M_e}O^&VaW z>_Jr;TiSKGhJDw0@|!tp<+K@g&8IO+ZRyuP3fd!MqAC>0?LfoFNO2*GDVmgCW!yds zBeZdDdecwl{c2X!I(~yfdc=8z8ME45p-!EdGC9leU+XoI4m@&?@99CttZt}_Q|X-@ zfJ@8I)ky560$c`>j%oLr6@if+sNb!SFmq$44BqFZCMYP%LHx#~)N=7$~&K=JUr03;4&ZKSlFy zR{AeZeAs+R%?dslLmd3&v^;nnDfow4QMO`$(R~49HMxajLv=wGY3J5hx>+-qEg?dK zMrV3e_h((Fm$$3z`1Ix@vb|3qbY$l%dH$K>pxLPEw;nmQqv(1obrnndQgn+agJ3>z zl*1zWr*^pmP`SM_uq$?**YXdArpQV$>3`@*n z_YH3q23qRoaWdAcK+=h~GO`uPSm!M3i6A*yHlGW%0L-)SmT=a|-Vkj3=y5}dmrB26 z6N^vW{<*4!RJQjKdPxm-(ESob{(Qcj%iZscqjxHRBks14qJ0xbMD!9ZW66_dChifHJlXc zRM^9$Q|6MhF1Q_SvRF?}C4A~k6Oc)`Z#NcN87LM`?lc)I0O*I|jXiNc-=_Y__Gysx zLH!rkQdQ2%FGE(A!)}z9PB-uYcRx^aPa-9)fn6`k?k`#B{)}lAlYnuxTiqJA4X*64 z6i<+BsX!d|l7lT(TzS8M(@wh+of}O9H43<&wX(VRw|P->B=e=fi`-V zXNYz9iwC^xVrme_PU8Lib_R#)(BBD7wQkPDM|rpT*EDwIIu#?mo1`a=XhRkK z7c$e5omln~r2B)AT;Hi9@YYSQmHAdm0v~ZK+n?Cmsu5m| zsV=$(3|j*W$P)nobLs5}<{l5O8>-tpJ_HQ=^+W%CM*u)QtZJ(UTPs+_T$PoIabn>B zsrSEN-L882g_CJjy59(Dn5@_pHK{eYr)pcpk2)V5f}`iA;+oYzJOHm1+PSf>tBb?7 znJQ?G){?8dEDbVPYB2He;M06pz^jP!>m5a&1@Z4Zt0&_osRn|J$WDoK>k{O3*$G7u zD%fJVqdpOaTbUgwU0z*rN@P-P$^jv0P|7%DZJRZ`r2M-8)f;mifo>Y}SDkS>Q%L9OzUJ+! zUMh*Pk+mSJ_aP^6J8NNERGdbZuWB;;{Oo%O=IR81J)G&>_`q)99l8sU_)s$$_oxzO`r2G; zyb!Td3lSHw;g}O>PV?lgUgX-ELjY8mcIU~fS zvIch2D9a3;=?V5T*+(S`B~~bt_#(r}wrb?Dy@uv8+pLR;HZ`IR#qjud(StO=7z!EB+n!yQ+;|Di-m`&6!oE>&l)!=YJxoWd->lB_?DrlGs4Ek=Z zt`+0kDbM+cOaAu%??YT~ddN0M22S5QKwbivg$Kuo&yE1-*SQh%1@kcvI8OY{51+qh z;X2g1llkguaIjq1*R7T?M<`i!Vm82XH>|S`G3B?p=}3RwfeYpsmjM5i?g%A8 z2G1Kd1OnELgnH`ar@}C`($xf6vn(`kxtfuTEe2`;&a+(vd?i@s{ z%dT5E_~;}Mu$~xj71r%Dqxr0U~ZC0z^@fRh*rR2 zeR=iUFmP{e!gDJ0FQG@Vd;od=&S|LYNKj@AbeJHR|lfpz>ZYeHrrw=1<8+1pVe zHQubD^I$3NtB{FA_IGE=XO)>$wzKFRmC^ zQOMY0-FT{|fn}Q8Grx%-5XE2$0=N2=wEFqf8Yr|gcAJRA;BTK9uoz7s{3><+2F`W_ zha;6z%lhTGg$ETxE^2)vVz1JuzX^XCO#}Flz+w#p-g%S!2yoE>K+z7a^XG(jX&J{- zHOUrR-JSE$%w5`gkk*3W_#84zjUx?I1eD;#5de7FoXoU^7i2h4sWT%|6<>JA8gTOy zhwqdXLa89m#d&epvc0pi&~DKw8u2Gf6Aj=c&NU&XbqjBQMKuInhKJKWV&$-D25f%{ zd6b;I`Rdxng1Jtitwrek3AVBQ9?PHYGkhP=`3+`CYHZf&60$G{vY>rRPYzf?VZI|2(5I- zxu$V7l+!{Gee`f~-b{279XN)AQjBl%7WNmpO zq2twKTXz_b{Arm=3AV8@%c*Eg8rl45(IswdFDcM(-21pWTGCQHs;r--Q}^MIq-lH+ zLQiewZdL>pDpA0QaIpANS9W}=vTAiTq@Dpao@6a}ef@Qse;m%jni)fSB|{#@Rbvz?O`W zXV_PTx~bt8X|EcDjJ{6xtK{Z$q)unIM@w=ATjYF@`HdjJ!ut3|_u?adX@PnvE4t0z z{fQS9ZXUKzHsV? z|3}j2{{TI90&FEZojnaQV}Ac`+k9ARTlz*MLFaE5=YRj-W4tn{23Z6ScwD?Syi1j(X3jR`O4N;Ds9FYyaZW4H)~3$sXa&<*?DI_<2ogEXRq+g7^mw4EVtP zi&M}>#Cr%}pT~i>we4|10LRtdvwAuGU;hZO$}KqS(hpeW&U!!lKfQ=Fy4>0xntk^K z=l4@>+vm6g{{TS8qpmc^_@T}0d`b005{Uq z`N3n0gRqQjgdCn(Pav>3$+L`{rNcz7MiR@sCB$#h4@nQ>D`9GZq;(?IL>3YmalJDF91u|hT2R9YHG zKLRJn^#Enr$}(#8ooTg}hANcG942&@B=>RT4*0U4h4drD#Y677J->pTN~2R!lNqlF zU)#yjvW!MOMD;Mhb-w1a@13hsUokPMmb0Q&C(fa{R%UFn^xkD?WBWaVN)frFFOn)D)bY*aoAhe zEJO0434VtOddp(osaFE%GI4_RKq(bD9y}@FNh>zZ=peX2zsRps7H39YBFSn zPBbs1e|CQpK=7V4kCc;Ga z2z~4iH(Gr%=);H!G+Qorcl^OIR5vj%k{oEBn0cl+iuPb4)1Mu^oOIC+4@}v2{M~wm zM2JVUs)7z!MFrAy!5DlIbC36oYuK@Rkj2#%Pv!>rUA1cLTclV@vxO7;*sxzI;}6N( zdrb>MKIIt$Lalg2;tYw7Y|`l;LJQo>we<>5jT4&?$xih4TD*qbXAso`v>TP(7AR4U zS%I8jqcix{{kVr!&F08P9(eWvEG0bn4_K-;gKiD^c^bK`dPOZ;FNU|z`RE4!^l1>v zXmZERICub2%qRMH(}6fD463v}V*oLAly>NdBl&DLr1=iFYJyPt+L!Y9*njLV`%aPD zezL|4-2mf?-=aeo%)ww0SF*1{lXSO@;+9FK0#bIc$4}khtWOJEhFOsvJwC+qs#bi> z*23rJEPEjL-HJiDvW9}*s5c2_Stj} zD>74?YO&zdAt@k#L4zG#L-Ac&Z#PRf&_?G3>$?>^oTme)-=#+~@WOzpa8KPxIg{=@ zu(N!uEOS{nJjaPw8{z^-saw2VGo{K}M(;Gpr=0erI2C3DV4Rw|8{t_G!a_i-5jVnYkC>&%3i+mfviuHI5zvkMbD_B94o@aZz!kuU zWNx_W48LrD(jiv z!L-z~ey$%{DY_#cXwNZ~e^rncUMo;%ix@Hw{%b1Vr+K8DI$|jb%hc{M=jq=qg`Cx! z7~ZWoKg)v90h$^EIa;vM9+YCX_!|zOT2fUar6`jb@T5| z{jHt8u8HMMs#v%FrIMjRjQThdgtt-`pYCF5Q=(b(>ozXn_H?oP`}-K3%LD)^!~nYP~?N0bGHw|W2~p(r48JmWG=?{}V%IflWwA_=>Ys+Z-+WeLNzzY`HD22dO&#w6wj`gcYT0s> zT%i}P*6}a{rO~8WMzgI|zRsTk;Of-mCAXs6A9OF-#zDc9ud+ymSWYLWD(X9Ay;mf+ zCez*qhxzBCb1nYL?NUJAbE3Va<@F>^s_wgqPI7N41xcipV>v29vXVb6)Ct9G|+_l5~$$n;4&ld!%r`Q?c05K19Z(7HSW+Ikm=Z_U*C zqwXQ>*EX7h!W2#M^rJF*iw}Nhc?X?2vyoJEo4qW|?)%4vQ8P<8e=TEV6qK-gETgs7 z?P7Fd0bHRPWE1aDPjj}K3eUO#Bh-VC>7Q7T5ouVutVl^wl`_0f^%<%x{G5{@%w~Z~ z6n?bQI@+<_WSX5}JKhuoTX1Y1Btdu#RU+5rOh;L+4SXhUW48@|@bL9Jo@~S=FR9<%DSrLPQD;-a@f~^%dRq+qqxc z7d7=4UPZNNcDrAkOnflx7C~J5RNpUmhtT{^qKdB5@wVa?5DsvS^-TfJpF)5)^q>%T zuV%o&Bfy!yr+v+pdJdogNb)%S$rFT8Ae1t9q-a{a0^wt)1)be|CMq+cXn)57|D&|e zSHCU577?hR;ysH`u83|S!WD6mGR?98Ch$b%LiVi~SfOO_-q6nPY)E#yBDbL0{D`!~ z!JS6lyK&Kevf8wWiwX2#dXmbcUzN2MA_qjkLE*X+-;A8Fd7o z+1AAbY@@`Rbrg!pSjVZmcu}pNi4=pxGnB_3m6cZN47~6JA;`!iy2#MDr+Vcg`t*i7 zCDh#|m5a=D+}Yksj$2)ox<65-6j||BE|P5aJ?IYrSjdURUZhhs1NLjfd;Gc|#&eaU zG0hqth6x5Igt@g8BrT@mASxQws3vc?5N1YHZwDaPV?8y?LRmbRRJp-z^@Rs@dn2YG z)NsLk!aDHEZdImw0BL`E(pEDAzMopP)d0`>qi@or7_@8sScafZC8VQl4F zsu+9#U{3-%4sd(#kWdMP<-!9?dJw$nG3CA3K6j_C4GE%4V*{#eZP9Y^1^@@P9a2_& zzYu&7OnW=_*%#XWk(Zu~^^Yu$j>v zz8sI}JR4aPvKC429vhz z5{%CqEjE;w;Q|r&GYw*v5I+3YvdC*14}8$UoMbR><)${NE95~OLS8DmIl0)WQjGMx zEXkm_^NmMk>t&c_98J4gNVsXX!I!xa3PRocaGrj`4l3d-Jc#3t^L^gjz$y&q40Xtg zHC|yUqH%W(cWxoeC<|iUzfT>0lVrgAj7_#6KG5auF{p6`?)dOcB4lu)IBT;r#4L`| ze^~YRxCpV|^)L~stv4hKb^>AX*Fp|=?^0Lj`%xkOwa1l^Q-}u3Zh%j7nGk1oFuy_5 zL|4y|Aab+chopU#tAv+mD2l~&N84FdhfqWpInM|t-zz3(0=Ih?U4k))kT{2eJr%N( z4cAG0RRVwp!oOCy@>-F^@%O?>2iO`e_IBj2uH~wl2+pL!t z`!MvaT!I<(#0n9Df}zdLHoU4iL}PAgz{-gLg+RDxg0s zLsuM2K7ua*{+f#0iObs{b_l8ne#6#6c2@Hx39id~>*cIYxxYH{P7{UZWaTs%FO#jm zhUB*0QcVaVGkLyPA%Myus@YA#3Q1Ck=HPMbNWinEG#8yP%XzNEZUCR1QE!%|wAH|y z|N1Jo0PqmwE~#WMS!O*3slx^L17G-HQ{r9^33D5%6&bUaStwbQoRmz^#oEbGi>40P zz+wEI!Z)mMXw!pUO(pz1J45Az2Ik>(fg&Qt=ZZTXNX4<-1N|y@eA*v$*Q=WtADrwS z_9gK(yD@X~3wSsaxz9w=~c zlzdZ)J#QTpxL;2@TWkWqJN)N4<0A*J4$Eb{*I@em3|zEy;jqt5Qxz*r+%=b*J9AGD z@&WH8Vh!F9EsA!WdMZfpZTLf;g{r2E+K>?cByQ*cc68HUiE~cjdKmUUfENDaSF$0T z=aM@*yLI*eY}oe!N$pJv12v=mJ=*YJSVXxL;GzL=2Brc2lUmvG_Ww)$u>&N+fAFl! zZINu%^og{Vh^-C4e&oG zzT(+@*2Rc(HPy5#FFSgHLU5qmZFUdnU$1sd%ID>K$nl_1Q&;()B?Phmax366JNJ*_ z@(#)fev18G>gHb!l$Qjbb&GHykd^HL^ABNPcJbZ2SKUaABmd6}jX{s3$@~|n{^?+p z{zE-s;4SzLC2)TJ+ls@S4-UWv&d>kzF97P+_P3QGa}L;Z5hxBK>sCN6Uo1ddGIvM$ zaw?6F>ddHpURC)4ftRq0;lL^ZIC7@`xM$}Ows=YT!Dk9B$n(k6$eqDK1%Wre47d`*tqHlVF2{xxs7Y{&PbeEL zE<=p5r4P9J=th#MWzJ*z%-O+OqEuBrU-(a_0go!^v!V3E^%*UKtz+EQS^9~i{7_~2 z@+y{|>CmjpbA_{%AMvL43S1~^I73?LCOE{Mi?(1? z-0^!;8Qc{SZTN;rQ`}HIp(vTPD?Q`p+4D6nB9Azc>S^38$s^&~*t|f24nouJbb9aJ zQdb#XMlp;BdYt=+p#s)3%o_C!%Hdm46(FXfC$7HY(SmuEB({1va)WJZ7b#c_&q__+ z^G59_65fgyv_If2Lv@vi+_rk!mMApnVW4~D+kBPZfS#-M@~g0C4=XG%eS23Z>4ybXyec+Q3w z=cijmx+EbI*XgZj`^HJKwCB!QquaqHX}@9C9m#eb%c=9wx~a0MAaV+*pL)BQD~W-Pk!1>SfLUCAL=%=eg7Weqv>?P zh5SKR^9Yp7XkWR{6oQd%>mQy2np0>&gvR zR!iPutB6lOoZ2OotR6nb_4Y$<(S__p*cb&~NQ?=K6(&x+^)CaOp&(DHU!44My5n`) zCGt9aJ9;uzFRkYFK?4M0nIvwNsRcz0wlJ$CeG($t> z(6QroqmH&FFYft#Qdv6Lrg%m#e|6_`xZBfH+g7!cZ@@SBWM-fI%B3=YSSu3)%TRMA ztqkya+VK3bcR!{`G~IZ~L!fK_e(6E$=joO8pkUo#(%P*GbiL|OD`~=G8|Msfp`{-! ztq8ea#YpOUk3^3#oUe1l5S1^&SZ8z8RgAl9!W!$37rqGiPb zbw3L9^oLLam`Y)bJ588pQdg4$ly1xm4YVyeaeBBq<40<9Xw7!c$nr|~J3g=3D)C}H zZZ74luOmDV)ZR6)Afi4Tu`mpma19hFc}x2~3rm~}f$DZIPvQ-+F^Mx0@+b>y+WTx) zkt3&l`Rn9wzK-C9u3_*3Y9r(2E;<%8T>w=bjw0&l7HZGx++KQev{Fx9y#7a{<#&o# zk{g~?seQpICE?yI9gKSU+N3`(c_HHd#PTlqX*^Zw;g8pAeEX>taQS-bk+tcCcYY+( zUEhE=Yp-=&p%BfrgB5D8ejAv8MlOO)s?&N zS8QpNk_u#uetw^P;Dp$g`QRDZU5Vh^(7)b-|KK`i7%i^S;eIdLZ^d(~(u5Wtka@Jh zgFz3Ve&M_r3i3niH+6MvI_mmsb=AdD(a_l~Pnq6lDzXedqNJfQu$1sa1`Q|0s6G&2 z-VLrlmk!E3PN6|s3#~2NAL%N{LU4~N^c!|HjS<}Cae#HQa`JA2#`weg++2C@8;94@ zths+P4h~b~Gf0OWEetrkGz0ek&E2nBa-KmvHeu5r(^TVoO*kk-0NSX-^&<83bD z*>b4N6{W#Sv;@w7GNraz(rDleC8)2dXBj9fzbiGl*DzjI@6oR7(n7JG9-}?25vx;2 zdmWW(0DI+6blg)t-=UYpc-Sy1lJo3QO!|wdAGIHHOVDEal?p{o4my=;`L$sP`U_X4 z#+Q+}PmrL#kUkZJXJFaNueA3`K3Ug8Pzp|WTLfZq; z3N0V`zr7ybJq9o}MoMTloNe^v#2Pr(1POaPWns1zLCcZxP08}J8QGLQ{`kVcZSswKEaV}OE1`5!=ei#)(fgW8s4Ap+P2KJLOS&B=U zm)dKMAJ$laz=CuYLUny9*ASsQ0nG5f(!FxW%!CKU9iKf1p&Y6@iPzOFey`#e6&@^2 z^|maKd{Pjr+aE!k+mv`^CeVy8oJ%+AQzbh4O0;@0GWoGOTQmnA*U@m_hMgP23~NW) zVl2U-H3;U(a(nr0#B^bAtqOwd(SyD$l}6kZk$U+w6A7K%H1?y9PlLfiH{K z1`+T&B+q6&-Dp77G$6(E;kD)sg#EC64?gU+8}&t#B08`F$w#@aWFNEs+^zSDtA+~| zm%m8uIc^fVf%G z?X!*V74hvLwG*(>IHB2KwSrHX9h{M*u(Znz!aRp2 zsIpyoV{#+%N5|4mXz`scJQ&P}pS;Tq()dUDpX_o2P(Kg%j0Ol*l+HTrQvgnJ!(LL@ znGG?;O;+ITYxWaCPjt23&~(SA&FTWxRRoNyB=${Uu)l&+tJoze{{gn=I@S@BLYlM_ zlwr@i@lk_2zbfSAqlMZ9(kSvL8vtv!<8S28kNZS#+AclVy_5Bmz^UlzCeQ2LTjSM_ zcFrxFs6$We1<;U}*2-IdbRj3|j3y{S$Fo|5ZIL0P}+e#qsNPB>-oZNNGjw zo~udo?~e{4-#OP*(H|#0y*-C20o=ruA^;y`4S!eo8MsMits5mdkc@a30eK;8&x$;VRVm9Azt=SpOv_d3yRUvj%?Wx5(1LHokt zo^ol$k+PHp1vOf*vLnS-vc!_zUy1SAo?0mOh%Kb2J=Oa2*0hS!>CP2V-OQ{v8P-~9 zNtxuHWyTPi+P-q8ajQ7Q!jHWXXg%HT#G0+Ks%HN9wZx~>XCvC%hv%cU@+fQo<8kNm z*kO^tc0VJXT*?Wx=5ie~Wy%aT z*?4u_Yc9VS298Yk9n7$Z3O{**VmxdMh=kvprT?7U6}NM^>6a$`ep{S)=wxjCj|_u= zW5hu$!0Awo#Xp;n@bB`?(4N(eIrPc_`*pNcL+MsKyGR*IWcnfkuHU1@&oiu-4}Sw$ z23igx1|ZM%J@1KDYXlL>l$)uoGAWXzwWXap@=C`@ZA>cKukYe!MIRPVigZl;04E$<6D9gR$-VusT2D9P`phf%~lRe&;pGqe;e zvOi5uGzQC5mI0>7XqMK*xAI+IIq+A7EXg&h82t)`IcI%d)$da85H3b)qz7!p^mDcD>j=8x|3kow8{b`3eAW!pGWrWA^yx;)E_dmo#e zjS|Mx45#~Oce5^s7wdkSb}KK{DvVlSopYpZpXIV7H0MryB&mb~$a@vDYcRgY>Vu{wAYq2=Cyh3c>9pa-8zdU3B zqz(^Ab)Uok@0{wVS2$J*!JOJr|0p~1FqA_vn=Y=~am1WjUgZ!TEn8Lrv2WJ?o(nh0 znX}X1HH#L~6yf!B0Sl?*qtNm|RyW!Y*|1cr>aO!`*E$hqai0a4DOd#iQzwvT5`j8Q z0-@erSBV>&d~1Wmp;VR>P)=b0q9Jt<7le3DMug)lNLypA$!kCL%IhPdd50WABTqqcPsYGA6nd|pib$jCIgI4-=9tXisO@^POpIl;l&i< zH8iR>$tqXOPmfdI>6_w4U?3qrWX14abVXqXQiq6-=~9sZR3tkOX@xc}4=4n<47XIt z_m*&=_aE&%^0wAT8*75e!h_SZA4#IBux9V0F8CH_sk-%rwb_4oTVN;ciKYf-1FGZR6Q&LRVNGCK&2l0Qx<7$Ck%Vc) z{pq+?-W}Am%Th~bvO(ENW1)k3r)_uVn8>D8%uRo*vw}WcIIL3HnHV*Bl`>b03041q zSz^nMa%oL=ux_CFP)v>f4PI+N4gj`EdgzUH?5!i6T6i3kK)$)c9#kuU_QphN94m5c zsj&hUy7hBTu2+jpa-bRa2d_%?Q}6lxQ; zx%S|T_Z4wh&}dH(FG+5Q|1Pn!=r{eVx%(C$1Qz}z1zeSjqrS2MbTdMA@@R%?jNL+9 zt0Sfnnz?x>#^&=#V9fNw+$;mLgN(+{0az0Q>2W6RTJTs*bd0G|8Y@Bm%DBQi2|V#j z*tXcW^7m4wvzkrw(G<kPj5fd=K<}*U z?PD(LWBgZ{KNc}D|W=yAaUvH}{pv-8W$!?|JJ;B(Y^ zrwQaD;0@c5pKkal=h2Bl+%ChWi}|Md=5WF8c5e7%#nX$PE6K6JKG;~*t!jiR$hA{gfLYnnWv^??XXm#D zEE5tv``^?c9_iha<$mM4K2-hX`#uh&6f$8iyQ0YxKe+g4ZZrn{sS6%?P?UbjL=GyH z6gV2JcM7#E!98!HnX$_mGrMji44%W-+CR5(bfK+RGt5hPc%CD@c!;O8T%s{(=g=kiL zUS~XXEpn<4J`n2M#)+%|j>u_?De3t14n0#e z_-UvrH1>tGqE$OHt9Rv;NVt6D-Nj;{WWmQnW9whiM5en1S{aHON>Fqxb3P|TQR?b_ zE|(O(w6Rkvwth?b#G&Jt@i9T>y3tIJK)L#u_08sSPZoEjFONV1coIFRx*^mrH3vqr ztE}7VG^wHal3mU-%65~vEXMxNw89VRZ|(SQ^=cS%TFrG9$e!b%5sR9?3rhqYjc=ZY z>FkXGM*DgavQncrE~amhwepEsaokt+$gqsYJ*)Ax6D9q%KU~PT)~vsP|XlK_<;7evmU;xQ+mM6I=T= zrSu?P?+xxG>&aQyeet8@R1X__L9NC5AJw;Snmlc&6r*=^GIyTl7RLl5@r}Xi58j&X zGswcw)k0kx3%>^3a%xy|iNw(Cv6tH_@si-E87=|+#jg7LU^aOq3tp9_i@{Z8O)5cs zBp&ql7}hatUSWPJ7hI8|@&zpNdi=hBZkR0q#{-eLj`@78qSw*;0hX_TeCR2PX@}qD zwA1)mdXFP(s}{ZPX`AMfMp&&d?kO^}T7HNDq60uPaANxL;!aSQ(jmcHy1Zq;nb3uF z%4x$^XeGS$j#~?h`wR5Xsbp6pW8>)bMqm`?NlirlldBsy)6eI_*#&9ABa20v!Zhk81Jn3upabezS+>6A zUD*QqaU^_wBz}$fHUM~x{Csqv%PLyfd-MT&oyVzoa=3RT&!)z@t5swz%LAx=V?W2w z82Zq3P9SW>TUQ|L>-UxOWC{D6lQOposI=d5SNzIRM<$AMN-u{B4Sro)CiLnB>8c}} zOG=uAmA{kgKmY#9Kx4#g4I@fo4Xb>wQ1}q|)kpkGO7TbhR@XJo_mzM9&KUpiRZI*z z&B69}6-u(^7&py=+y>~@!MtoErm>~TXu%@w-QEoC9p|bg55HpvLc&)-`bmGntc)L{ zV>+rp7_m;UfUO0qAVUw^M7C6|r}dLvWy67z5P}GZVLW5Iv9I^u5VZV&1DF~VN%290 zzgJ|~CQK6Rg4B`0zmy=SpIg7j>BAF?V$KnFTF;h?_cmk=XBgk2(hdwstU_n~c~emt z6H$+K5~tU@d#ufPCs_{`%e(LlHFwajvxR?!;WC@%~ z5E9WU6o%M&JCrH|oHg2j?Y#dnkvESoY&4g;Sjwk{>_#u?hCKWg#I&HeSg9ks2G+WZAH7&Yos8zYG;U1yp1?tvHl@mhs>=Ez8uk2au@CfbBPu~!7en4WkS*?S0i z;S|4Gi)K?)Kx&97uRfN<*SfD%eb1o)*QC3@h(qVbU=&j2^2-6go_e4KZNq?Jo6m=_ z_xHVLRu12ayB1(}cVAYPE*)$ST`NUo=$*p3%l4PeAG(^!bthmxhg<^|?X{F$niR+! z_a2E0;>X4WNCepr_33ftm#~Hvsgui2qvNn#Wq}iRXcEq1dhZirGWg=rcgv5|m|C>> zI>tb-h0g@HRBxQY8JtX}XZ5~bnSl>JeA(JE=L$6l2hW`jsm}n%_m(EVwNtYYJ@U?K zqfQ+;on!Va(hI7GaX{QkKQ>SA*K-=baY4Ka-EGHdq3I84sy>fF<@17OC!kAJU#nK+ z=HqG95wE{q3DJ<}5?v;J(W@v}M*ZfdY-UW=ifKuZ)$dJ;_!!uffc(jk|neTGZOaph`;S z;VP7#>L?c| zbGLKu@0|P3{TI%c!}t3<-{<*!KF{aYB!f zL{rd0;kUsj4fO6z60!PFqk~Ni=7yIGdJ*4EfLsE%#g+LksePjmc3XDr%dV!iBIAb% zS$M#j(K*pGQf;*|lv99i=7jXhHQ4(kOS$xvhooS6?rrm=5$y*2Cd-I0A>g z)JkQfi5VWvvo4+Xk1Q_CWjRq9H#o&9b{Z4d{5EfPTGUL6fe&0bnNKKoDR0iSn6It1 zVNgK0hi&!-=H(UR@Wt(H(U*b&UE^s?#QOah2kDDyUQFQaNXR(*#sk?kARSJ7EZNH& zqYeYcB7A=9Wb!w4J?;J9`^Dn56q|o5zD(BpSR-RA<_slX;&jd@cQ)YTWt$I;=;${R zVQjjTdda@Y->Z?H0ZEVrrCYdNQb`{FJ&~8&tDh_2)?N`GH-Qi$PISNS_2;1K{*o>` z#jcwVo1p-$O5ttO#hKwQ)wJ+2-6I|zpI=oVJCE-YtoPD#=nZ!6`eFnrk2qdbGZJD| zK!|*6nA-wbSA$O-sDtm@NToeA+Tw9@<&=eQ*5zZ+N-{(0|8~08@gegm#t7$DL4`FS z&4=35jOt9-OW?)FRhjq(f%2<`IrSw^zo)9~}V+@9ol*nvw8x&d4eKQ?w^Z0j~N!q;Vgj<}7 z>L*^vsH}RoFTo`Y5HGQyeZ6t*>Z`DGl%*piL@6K4d#9J#(Q7f2XdX{bXXrl{9QAbg zVE7vVALXE%Bfj0RY5akCmoq?$YRV_FUVDbnf-_J+40jRO;5LOY9iV@X^>C-;-;;O} z=`DQ6GqWhk~M(T%HmBtTOB#9&lnSYC^bdu+w3 zJw2k*gE(8`O&8sc^@Np^BYdg+kE~$l0A*gBkgEOFn8Lx?d!Fxz^k@Pj#cVzEjp`S;Ix@!TX#3w zTTg&X)U&VZwHz1obY*3!?6%r_W^B;Z-HGblD+v^jJXY;f%c6Qit{W&AwZ4Z}L#tU> z%@J-WRY_YFo6`fN)2VR}A2AKjc>w+&4SIc8SUO4^6;FbAQ}g3lR%v5JO<5v5L*HaZ zL*JeR_=c7e1&h|}mePFk(Q-s@Uv$%&r?$Bgl6I2LRaYr)AD=J#v?CeYD+fa=JG=7} zRQQi&Q1DmUibB9BXkvk_F)(`KgrlLe*OGttpp!{S#_ZbLwmDOLfG4n}E9oI2FKc0} zX90d?nMd}j_18s@XRioH?C!v(W#ofsBU!?e?Dv*Z4aXku6hy5^xT+l|$T@c}2w?Jm*YUIrWUbK^zh3qJJ=8D$U6xeztgRAvIpC6y(CZ@M7}KU=Q>81~im1z|y_5BtGmhU-~S} zc`D0@v)kFhqR)6X3&u0pRcdhA5)DDa-^+CLcCp$Q!_%WVWpnQ^NQYyIlO{Ive;xy@ zjV>5DrZXXd z(Ma-46L|>K1Lwzfc2VYreS6X}BQp2HYH{fMVN^UGZYAq$Q%rE^-3ION-9m?{Xv{1} z7=HhV<;c9-H?-U50Z^bAa+rAjd(#B3g#Qw~)vs9XkRC#P5&}t9J$b*2o)p_xN8U=EJ2?wQ-^h@SHafv8v*e-sshcp5KFc z>X)?{ilAi*SdD zGnRJWbCA4u%qYOu^PrCY+|gv#%=28b<6zT24i_h`)nA6c>RbffM`cqFJUG;!3GHq; zo3U&YH{;lZp+a9y;A77_#2VfqCGEe7-J^x#h>i$CJN@HAHRHGune4?s8WJt{NIwJv z*;iq)6Q_EcjmYx>JrM7@SqxDc0*WCiIz`*%#gO<3P+5W-qb*Eece0&GsIf0pH|%$) zzl+&Y#4I#!KZwP2IFOUn}gBOt@+w^S3T4oKUBkc6<9=JlN8 zbX(*ZR#!zdt(V{t`XxgojNT1a>XBcVG@9iNMOghU(QuX){Ls|Lh4&+_mG$E~T14f= zhEt>-wo`_p4%w26LJZ6?8W^)E!|}+tFK%Ks-c0+dOClOfy;r+NUEi~>bJtoAi24VC zWylm>LeO|SpCdsJpHmKCMYRA2ium?&b;ytV?M_xh151(l-&rgA&^#Ghp{;Fh6hLL$pY2Bi z0>CYm8`-wAb}+LrFx;j22Y>2M*rh!*E}!s1Sn$B<3t6%6qYr>x{5t5o4YUeaWGayl zXKwc>{t=L#l|MFlxbXBezS`9_BbRbxZ^$|5*GzyLCQu1qqEis0O!kFRX=R<2n~?`* znUb|uf&3XY3#`wsq(dgHkH*-KBKm>Yjw*gE-O+YQBVDYVTu+M=c*Uq;7 zxT!}6fln5iPFJRwi$t&%uU8F}RsBuQB5Av#iIZ)6!C<1e*8uLaTORA_{V&=)KK0mU ztWO*MPxQS1-(mZI+hO}(Du98h@EJY}y?xf{#7%2Qm^}8gosIy|k6s@4ZP28CEa>Ai)0kQMZWn zJa`Frkn%#DWArJ1O0GD6rqXB}ehVDg^GVbV*cMUxt6N7N;l-Bwg4Tf($-d>=yZar^ zEyamR7m{K|zY%O!K$E{#ZJ&aIv+O~sUb%!($a z{5@1KO-_xahb&Lm4pgAujBXtpT|(D2(u84(M%kq?cRt_QAw=bFk!WH6mS>(+&Tn$S zMUoChxBQA%Qk*!Qz>+*@rBG@Py4|yK&ud`7dS<$x95*P*$YUEV6&IWDU`EYx_i>*tyiYk3B2DOhFAe zIwttHew-;I=nV*Gd0{UykZ?yYclXi8gYT@^%&*@3JsQa`6q}`0m2z{^n%JAIiC)z@ z1L3&XV<(gVI>fDm?}W4D2Gr;0<^%8^!kP)GZUol$#-jZmS%-Ef^!`nJ5H1*uJ8QKS zF{gca??C8J1?A{7&lPbi1(T->59=c7I!N%9bs};Q(Vjw0vsY#`$rGQ1F0cOJe$Sw(uu^^*oASyPHhM_ zm_Ew57}IvJMf-@=Y;fIGy|+e(>{E@t>rXTd`6!B*9RyGAE6E%Rpykx$bc9SW34wpl z<&Nl+GC%@0a{Hyh_!Ng_-?ZJl;`7LX2U?g5{sGU62LWGV`PA=l`Ke^x^54#5W#0Hh poi~ur6Y#&auPc{Syx!0{zs(hXX)gh=k5W*uJLO +#include + +/** + ******************************************************************************* + ** \brief Event number enumeration + ******************************************************************************/ +typedef enum { + EVT_SRC_SWI_IRQ0 = 0U, + EVT_SRC_SWI_IRQ1 = 1U, + EVT_SRC_SWI_IRQ2 = 2U, + EVT_SRC_SWI_IRQ3 = 3U, + EVT_SRC_SWI_IRQ4 = 4U, + EVT_SRC_SWI_IRQ5 = 5U, + EVT_SRC_SWI_IRQ6 = 6U, + EVT_SRC_SWI_IRQ7 = 7U, + EVT_SRC_SWI_IRQ8 = 8U, + EVT_SRC_SWI_IRQ9 = 9U, + EVT_SRC_SWI_IRQ10 = 10U, + EVT_SRC_SWI_IRQ11 = 11U, + EVT_SRC_SWI_IRQ12 = 12U, + EVT_SRC_SWI_IRQ13 = 13U, + EVT_SRC_SWI_IRQ14 = 14U, + EVT_SRC_SWI_IRQ15 = 15U, + EVT_SRC_SWI_IRQ16 = 16U, + EVT_SRC_SWI_IRQ17 = 17U, + EVT_SRC_SWI_IRQ18 = 18U, + EVT_SRC_SWI_IRQ19 = 19U, + EVT_SRC_SWI_IRQ20 = 20U, + EVT_SRC_SWI_IRQ21 = 21U, + EVT_SRC_SWI_IRQ22 = 22U, + EVT_SRC_SWI_IRQ23 = 23U, + EVT_SRC_SWI_IRQ24 = 24U, + EVT_SRC_SWI_IRQ25 = 25U, + EVT_SRC_SWI_IRQ26 = 26U, + EVT_SRC_SWI_IRQ27 = 27U, + EVT_SRC_SWI_IRQ28 = 28U, + EVT_SRC_SWI_IRQ29 = 29U, + EVT_SRC_SWI_IRQ30 = 30U, + EVT_SRC_SWI_IRQ31 = 31U, + /* External Interrupt */ + EVT_SRC_PORT_EIRQ0 = 0U, /* PORT_EIRQ0 */ + EVT_SRC_PORT_EIRQ1 = 1U, /* PORT_EIRQ1 */ + EVT_SRC_PORT_EIRQ2 = 2U, /* PORT_EIRQ2 */ + EVT_SRC_PORT_EIRQ3 = 3U, /* PORT_EIRQ3 */ + EVT_SRC_PORT_EIRQ4 = 4U, /* PORT_EIRQ4 */ + EVT_SRC_PORT_EIRQ5 = 5U, /* PORT_EIRQ5 */ + EVT_SRC_PORT_EIRQ6 = 6U, /* PORT_EIRQ6 */ + EVT_SRC_PORT_EIRQ7 = 7U, /* PORT_EIRQ7 */ + EVT_SRC_PORT_EIRQ8 = 8U, /* PORT_EIRQ8 */ + EVT_SRC_PORT_EIRQ9 = 9U, /* PORT_EIRQ9 */ + EVT_SRC_PORT_EIRQ10 = 10U, /* PORT_EIRQ10 */ + EVT_SRC_PORT_EIRQ11 = 11U, /* PORT_EIRQ11 */ + EVT_SRC_PORT_EIRQ12 = 12U, /* PORT_EIRQ12 */ + EVT_SRC_PORT_EIRQ13 = 13U, /* PORT_EIRQ13 */ + EVT_SRC_PORT_EIRQ14 = 14U, /* PORT_EIRQ14 */ + EVT_SRC_PORT_EIRQ15 = 15U, /* PORT_EIRQ15 */ + /* DMA_1 */ + EVT_SRC_DMA1_TC0 = 32U, /* DMA_1_TC0 */ + EVT_SRC_DMA1_TC1 = 33U, /* DMA_1_TC1 */ + EVT_SRC_DMA1_TC2 = 34U, /* DMA_1_TC2 */ + EVT_SRC_DMA1_TC3 = 35U, /* DMA_1_TC3 */ + EVT_SRC_DMA1_TC4 = 36U, /* DMA_1_TC4 */ + EVT_SRC_DMA1_TC5 = 37U, /* DMA_1_TC5 */ + EVT_SRC_DMA1_TC6 = 38U, /* DMA_1_TC6 */ + EVT_SRC_DMA1_TC7 = 39U, /* DMA_1_TC7 */ + EVT_SRC_DMA1_BTC0 = 40U, /* DMA_1_BTC0 */ + EVT_SRC_DMA1_BTC1 = 41U, /* DMA_1_BTC1 */ + EVT_SRC_DMA1_BTC2 = 42U, /* DMA_1_BTC2 */ + EVT_SRC_DMA1_BTC3 = 43U, /* DMA_1_BTC3 */ + EVT_SRC_DMA1_BTC4 = 44U, /* DMA_1_BTC4 */ + EVT_SRC_DMA1_BTC5 = 45U, /* DMA_1_BTC5 */ + EVT_SRC_DMA1_BTC6 = 46U, /* DMA_1_BTC6 */ + EVT_SRC_DMA1_BTC7 = 47U, /* DMA_1_BTC7 */ + /* EFM */ + EVT_SRC_EFM_OPTEND = 51U, /* EFM_OPTEND */ + /* USBFS */ + EVT_SRC_USBFS_SOF = 52U, /* USBFS_SOF */ + /* USBHS */ + EVT_SRC_USBHS_SOF = 53U, /* USBHS_SOF */ + /* DCU */ + EVT_SRC_DCU1 = 55U, /* DCU1 */ + EVT_SRC_DCU2 = 56U, /* DCU2 */ + EVT_SRC_DCU3 = 57U, /* DCU3 */ + EVT_SRC_DCU4 = 58U, /* DCU4 */ + EVT_SRC_DCU5 = 59U, /* DCU5 */ + EVT_SRC_DCU6 = 60U, /* DCU6 */ + EVT_SRC_DCU7 = 61U, /* DCU7 */ + EVT_SRC_DCU8 = 62U, /* DCU8 */ + /* DMA_2 */ + EVT_SRC_DMA2_TC0 = 64U, /* DMA_2_TC0 */ + EVT_SRC_DMA2_TC1 = 65U, /* DMA_2_TC1 */ + EVT_SRC_DMA2_TC2 = 66U, /* DMA_2_TC2 */ + EVT_SRC_DMA2_TC3 = 67U, /* DMA_2_TC3 */ + EVT_SRC_DMA2_TC4 = 68U, /* DMA_2_TC4 */ + EVT_SRC_DMA2_TC5 = 69U, /* DMA_2_TC5 */ + EVT_SRC_DMA2_TC6 = 70U, /* DMA_2_TC6 */ + EVT_SRC_DMA2_TC7 = 71U, /* DMA_2_TC7 */ + EVT_SRC_DMA2_BTC0 = 72U, /* DMA_2_BTC0 */ + EVT_SRC_DMA2_BTC1 = 73U, /* DMA_2_BTC1 */ + EVT_SRC_DMA2_BTC2 = 74U, /* DMA_2_BTC2 */ + EVT_SRC_DMA2_BTC3 = 75U, /* DMA_2_BTC3 */ + EVT_SRC_DMA2_BTC4 = 76U, /* DMA_2_BTC4 */ + EVT_SRC_DMA2_BTC5 = 77U, /* DMA_2_BTC5 */ + EVT_SRC_DMA2_BTC6 = 78U, /* DMA_2_BTC6 */ + EVT_SRC_DMA2_BTC7 = 79U, /* DMA_2_BTC7 */ + /* MAU */ + EVT_SRC_MAU_SQRT = 83U, /* MAU_SQRT */ + /* DVP */ + EVT_SRC_DVP_FRAMSTA = 84U, /* DVP_FRAMSTA */ + EVT_SRC_DVP_LINESTA = 85U, /* DVP_LINESTA */ + EVT_SRC_DVP_LINEEND = 86U, /* DVP_LINEEND */ + EVT_SRC_DVP_FRAMEND = 87U, /* DVP_FRAMEND */ + EVT_SRC_DVP_SQUERR = 88U, /* DVP_SQUERR */ + EVT_SRC_DVP_FIFOERR = 89U, /* DVP_FIFOERR */ + EVT_SRC_DVP_DMAREQ = 90U, /* DVP_DMAREQ */ + /* FMAC */ + EVT_SRC_FMAC_1 = 91U, /* FMAC_1_FIR */ + EVT_SRC_FMAC_2 = 92U, /* FMAC_2_FIR */ + EVT_SRC_FMAC_3 = 93U, /* FMAC_3_FIR */ + EVT_SRC_FMAC_4 = 94U, /* FMAC_4_FIR */ + /* TIMER0 */ + EVT_SRC_TMR0_1_CMP_A = 96U, /* TMR0_1_CMPA */ + EVT_SRC_TMR0_1_CMP_B = 97U, /* TMR0_1_CMPB */ + EVT_SRC_TMR0_2_CMP_A = 98U, /* TMR0_2_CMPA */ + EVT_SRC_TMR0_2_CMP_B = 99U, /* TMR0_2_CMPB */ + /* TIMER2 */ + EVT_SRC_TMR2_1_CMP_A = 100U, /* TMR2_1_CMPA */ + EVT_SRC_TMR2_1_CMP_B = 101U, /* TMR2_1_CMPB */ + EVT_SRC_TMR2_1_OVF_A = 102U, /* TMR2_1_OVFA */ + EVT_SRC_TMR2_1_OVF_B = 103U, /* TMR2_1_OVFB */ + EVT_SRC_TMR2_2_CMP_A = 104U, /* TMR2_2_CMPA */ + EVT_SRC_TMR2_2_CMP_B = 105U, /* TMR2_2_CMPB */ + EVT_SRC_TMR2_2_OVF_A = 106U, /* TMR2_2_OVFA */ + EVT_SRC_TMR2_2_OVF_B = 107U, /* TMR2_2_OVFB */ + EVT_SRC_TMR2_3_CMP_A = 108U, /* TMR2_3_CMPA */ + EVT_SRC_TMR2_3_CMP_B = 109U, /* TMR2_3_CMPB */ + EVT_SRC_TMR2_3_OVF_A = 110U, /* TMR2_3_OVFA */ + EVT_SRC_TMR2_3_OVF_B = 111U, /* TMR2_3_OVFB */ + EVT_SRC_TMR2_4_CMP_A = 112U, /* TMR2_4_CMPA */ + EVT_SRC_TMR2_4_CMP_B = 113U, /* TMR2_4_CMPB */ + EVT_SRC_TMR2_4_OVF_A = 114U, /* TMR2_4_OVFA */ + EVT_SRC_TMR2_4_OVF_B = 115U, /* TMR2_4_OVFB */ + /* RTC */ + EVT_SRC_RTC_ALM = 121U, /* RTC_ALM */ + EVT_SRC_RTC_PRD = 122U, /* RTC_PRD */ + /* TIMER6_1 */ + EVT_SRC_TMR6_1_GCMP_A = 128U, /* TMR6_1_GCMA */ + EVT_SRC_TMR6_1_GCMP_B = 129U, /* TMR6_1_GCMB */ + EVT_SRC_TMR6_1_GCMP_C = 130U, /* TMR6_1_GCMC */ + EVT_SRC_TMR6_1_GCMP_D = 131U, /* TMR6_1_GCMD */ + EVT_SRC_TMR6_1_GCMP_E = 132U, /* TMR6_1_GCME */ + EVT_SRC_TMR6_1_GCMP_F = 133U, /* TMR6_1_GCMF */ + EVT_SRC_TMR6_1_OVF = 134U, /* TMR6_1_GOVF */ + EVT_SRC_TMR6_1_UDF = 135U, /* TMR6_1_GUDF */ + /* TIMER4_1 */ + EVT_SRC_TMR4_1_SCMP_UH = 136U, /* TMR4_1_SCMUH */ + EVT_SRC_TMR4_1_SCMP_UL = 137U, /* TMR4_1_SCMUL */ + EVT_SRC_TMR4_1_SCMP_VH = 138U, /* TMR4_1_SCMVH */ + EVT_SRC_TMR4_1_SCMP_VL = 139U, /* TMR4_1_SCMVL */ + EVT_SRC_TMR4_1_SCMP_WH = 140U, /* TMR4_1_SCMWH */ + EVT_SRC_TMR4_1_SCMP_WL = 141U, /* TMR4_1_SCMWL */ + /* TIMER6_2 */ + EVT_SRC_TMR6_2_GCMP_A = 144U, /* TMR6_2_GCMA */ + EVT_SRC_TMR6_2_GCMP_B = 145U, /* TMR6_2_GCMB */ + EVT_SRC_TMR6_2_GCMP_C = 146U, /* TMR6_2_GCMC */ + EVT_SRC_TMR6_2_GCMP_D = 147U, /* TMR6_2_GCMD */ + EVT_SRC_TMR6_2_GCMP_E = 148U, /* TMR6_2_GCME */ + EVT_SRC_TMR6_2_GCMP_F = 149U, /* TMR6_2_GCMF */ + EVT_SRC_TMR6_2_OVF = 150U, /* TMR6_2_GOVF */ + EVT_SRC_TMR6_2_UDF = 151U, /* TMR6_2_GUDF */ + /* TIMER4_2 */ + EVT_SRC_TMR4_2_SCMP_UH = 152U, /* TMR4_2_SCMUH */ + EVT_SRC_TMR4_2_SCMP_UL = 153U, /* TMR4_2_SCMUL */ + EVT_SRC_TMR4_2_SCMP_VH = 154U, /* TMR4_2_SCMVH */ + EVT_SRC_TMR4_2_SCMP_VL = 155U, /* TMR4_2_SCMVL */ + EVT_SRC_TMR4_2_SCMP_WH = 156U, /* TMR4_2_SCMWH */ + EVT_SRC_TMR4_2_SCMP_WL = 157U, /* TMR4_2_SCMWL */ + /* TIMER6_3 */ + EVT_SRC_TMR6_3_GCMP_A = 160U, /* TMR6_3_GCMA */ + EVT_SRC_TMR6_3_GCMP_B = 161U, /* TMR6_3_GCMB */ + EVT_SRC_TMR6_3_GCMP_C = 162U, /* TMR6_3_GCMC */ + EVT_SRC_TMR6_3_GCMP_D = 163U, /* TMR6_3_GCMD */ + EVT_SRC_TMR6_3_GCMP_E = 164U, /* TMR6_3_GCME */ + EVT_SRC_TMR6_3_GCMP_F = 165U, /* TMR6_3_GCMF */ + EVT_SRC_TMR6_3_OVF = 166U, /* TMR6_3_GOVF */ + EVT_SRC_TMR6_3_UDF = 167U, /* TMR6_3_GUDF */ + /* TIMER4_3 */ + EVT_SRC_TMR4_3_SCMP_UH = 168U, /* TMR4_3_SCMUH */ + EVT_SRC_TMR4_3_SCMP_UL = 169U, /* TMR4_3_SCMUL */ + EVT_SRC_TMR4_3_SCMP_VH = 170U, /* TMR4_3_SCMVH */ + EVT_SRC_TMR4_3_SCMP_VL = 171U, /* TMR4_3_SCMVL */ + EVT_SRC_TMR4_3_SCMP_WH = 172U, /* TMR4_3_SCMWH */ + EVT_SRC_TMR4_3_SCMP_WL = 173U, /* TMR4_3_SCMWL */ + /* TIMER6 */ + EVT_SRC_TMR6_1_SCMP_A = 179U, /* TMR6_1_SCMA */ + EVT_SRC_TMR6_1_SCMP_B = 180U, /* TMR6_1_SCMB */ + EVT_SRC_TMR6_2_SCMP_A = 187U, /* TMR6_2_SCMA */ + EVT_SRC_TMR6_2_SCMP_B = 188U, /* TMR6_2_SCMB */ + EVT_SRC_TMR6_3_SCMP_A = 195U, /* TMR6_3_SCMA */ + EVT_SRC_TMR6_3_SCMP_B = 196U, /* TMR6_3_SCMB */ + EVT_SRC_TMR6_4_GCMP_A = 208U, /* TMR6_4_GCMA */ + EVT_SRC_TMR6_4_GCMP_B = 209U, /* TMR6_4_GCMB */ + EVT_SRC_TMR6_4_GCMP_C = 210U, /* TMR6_4_GCMC */ + EVT_SRC_TMR6_4_GCMP_D = 211U, /* TMR6_4_GCMD */ + EVT_SRC_TMR6_4_GCMP_E = 212U, /* TMR6_4_GCME */ + EVT_SRC_TMR6_4_GCMP_F = 213U, /* TMR6_4_GCMF */ + EVT_SRC_TMR6_4_OVF = 214U, /* TMR6_4_GOVF */ + EVT_SRC_TMR6_4_UDF = 215U, /* TMR6_4_GUDF */ + EVT_SRC_TMR6_4_SCMP_A = 219U, /* TMR6_4_SCMA */ + EVT_SRC_TMR6_4_SCMP_B = 220U, /* TMR6_4_SCMB */ + EVT_SRC_TMR6_5_GCMP_A = 224U, /* TMR6_5_GCMA */ + EVT_SRC_TMR6_5_GCMP_B = 225U, /* TMR6_5_GCMB */ + EVT_SRC_TMR6_5_GCMP_C = 226U, /* TMR6_5_GCMC */ + EVT_SRC_TMR6_5_GCMP_D = 227U, /* TMR6_5_GCMD */ + EVT_SRC_TMR6_5_GCMP_E = 228U, /* TMR6_5_GCME */ + EVT_SRC_TMR6_5_GCMP_F = 229U, /* TMR6_5_GCMF */ + EVT_SRC_TMR6_5_OVF = 230U, /* TMR6_5_GOVF */ + EVT_SRC_TMR6_5_UDF = 231U, /* TMR6_5_GUDF */ + EVT_SRC_TMR6_5_SCMP_A = 235U, /* TMR6_5_SCMA */ + EVT_SRC_TMR6_5_SCMP_B = 236U, /* TMR6_5_SCMB */ + /* TIMERA_1 */ + EVT_SRC_TMRA_1_OVF = 237U, /* TMRA_1_OVF */ + EVT_SRC_TMRA_1_UDF = 238U, /* TMRA_1_UDF */ + EVT_SRC_TMRA_1_CMP = 239U, /* TMRA_1_CMP */ + /* TIMER6_6 */ + EVT_SRC_TMR6_6_GCMP_A = 240U, /* TMR6_6_GCMA */ + EVT_SRC_TMR6_6_GCMP_B = 241U, /* TMR6_6_GCMB */ + EVT_SRC_TMR6_6_GCMP_C = 242U, /* TMR6_6_GCMC */ + EVT_SRC_TMR6_6_GCMP_D = 243U, /* TMR6_6_GCMD */ + EVT_SRC_TMR6_6_GCMP_E = 244U, /* TMR6_6_GCME */ + EVT_SRC_TMR6_6_GCMP_F = 245U, /* TMR6_6_GCMF */ + EVT_SRC_TMR6_6_OVF = 246U, /* TMR6_6_GOVF */ + EVT_SRC_TMR6_6_UDF = 247U, /* TMR6_6_GUDF */ + EVT_SRC_TMR6_6_SCMP_A = 251U, /* TMR6_6_SCMA */ + EVT_SRC_TMR6_6_SCMP_B = 252U, /* TMR6_6_SCMB */ + /* TIMERA_2 */ + EVT_SRC_TMRA_2_OVF = 253U, /* TMRA_2_OVF */ + EVT_SRC_TMRA_2_UDF = 254U, /* TMRA_2_UDF */ + EVT_SRC_TMRA_2_CMP = 255U, /* TMRA_2_CMP */ + /* TIMER6_7 */ + EVT_SRC_TMR6_7_GCMP_A = 256U, /* TMR6_7_GCMA */ + EVT_SRC_TMR6_7_GCMP_B = 257U, /* TMR6_7_GCMB */ + EVT_SRC_TMR6_7_GCMP_C = 258U, /* TMR6_7_GCMC */ + EVT_SRC_TMR6_7_GCMP_D = 259U, /* TMR6_7_GCMD */ + EVT_SRC_TMR6_7_GCMP_E = 260U, /* TMR6_7_GCME */ + EVT_SRC_TMR6_7_GCMP_F = 261U, /* TMR6_7_GCMF */ + EVT_SRC_TMR6_7_OVF = 262U, /* TMR6_7_GOVF */ + EVT_SRC_TMR6_7_UDF = 263U, /* TMR6_7_GUDF */ + EVT_SRC_TMR6_7_SCMP_A = 267U, /* TMR6_7_SCMA */ + EVT_SRC_TMR6_7_SCMP_B = 268U, /* TMR6_7_SCMB */ + /* TIMERA_3 */ + EVT_SRC_TMRA_3_OVF = 269U, /* TMRA_3_OVF */ + EVT_SRC_TMRA_3_UDF = 270U, /* TMRA_3_UDF */ + EVT_SRC_TMRA_3_CMP = 271U, /* TMRA_3_CMP */ + /* TIMER6_8 */ + EVT_SRC_TMR6_8_GCMP_A = 272U, /* TMR6_8_GCMA */ + EVT_SRC_TMR6_8_GCMP_B = 273U, /* TMR6_8_GCMB */ + EVT_SRC_TMR6_8_GCMP_C = 274U, /* TMR6_8_GCMC */ + EVT_SRC_TMR6_8_GCMP_D = 275U, /* TMR6_8_GCMD */ + EVT_SRC_TMR6_8_GCMP_E = 276U, /* TMR6_8_GCME */ + EVT_SRC_TMR6_8_GCMP_F = 277U, /* TMR6_8_GCMF */ + EVT_SRC_TMR6_8_OVF = 278U, /* TMR6_8_GOVF */ + EVT_SRC_TMR6_8_UDF = 279U, /* TMR6_8_GUDF */ + EVT_SRC_TMR6_8_SCMP_A = 283U, /* TMR6_8_SCMA */ + EVT_SRC_TMR6_8_SCMP_B = 284U, /* TMR6_8_SCMB */ + /* TIMERA_4 */ + EVT_SRC_TMRA_4_OVF = 285U, /* TMRA_4_OVF */ + EVT_SRC_TMRA_4_UDF = 286U, /* TMRA_4_UDF */ + EVT_SRC_TMRA_4_CMP = 287U, /* TMRA_4_CMP */ + /* AOS_STRG */ + EVT_SRC_AOS_STRG = 299U, /* AOS_STRG */ + /* USART1 USART2 */ + EVT_SRC_USART1_EI = 300U, /* USART_1_EI */ + EVT_SRC_USART1_RI = 301U, /* USART_1_RI */ + EVT_SRC_USART1_TI = 302U, /* USART_1_TI */ + EVT_SRC_USART1_TCI = 303U, /* USART_1_TCI */ + EVT_SRC_USART1_RTO = 304U, /* USART_1_RTO */ + EVT_SRC_USART2_EI = 305U, /* USART_2_EI */ + EVT_SRC_USART2_RI = 306U, /* USART_2_RI */ + EVT_SRC_USART2_TI = 307U, /* USART_2_TI */ + EVT_SRC_USART2_TCI = 308U, /* USART_2_TCI */ + EVT_SRC_USART2_RTO = 309U, /* USART_2_RTO */ + /* SPI1 SPI2 */ + EVT_SRC_SPI1_SPRI = 310U, /* SPI_1_SPRI */ + EVT_SRC_SPI1_SPTI = 311U, /* SPI_1_SPTI */ + EVT_SRC_SPI1_SPII = 312U, /* SPI_1_SPII */ + EVT_SRC_SPI1_SPEI = 313U, /* SPI_1_SPEI */ + EVT_SRC_SPI1_SPEND = 314U, /* SPI_1_SPEND */ + EVT_SRC_SPI2_SPRI = 315U, /* SPI_2_SPRI */ + EVT_SRC_SPI2_SPTI = 316U, /* SPI_2_SPTI */ + EVT_SRC_SPI2_SPII = 317U, /* SPI_2_SPII */ + EVT_SRC_SPI2_SPEI = 318U, /* SPI_2_SPEI */ + EVT_SRC_SPI2_SPEND = 319U, /* SPI_2_STEND */ + /* TIMERA_5 TIMERA_6 TIMERA_7 TIMERA_8 */ + EVT_SRC_TMRA_5_OVF = 320U, /* TMRA_5_OVF */ + EVT_SRC_TMRA_5_UDF = 321U, /* TMRA_5_UDF */ + EVT_SRC_TMRA_5_CMP = 322U, /* TMRA_5_CMP */ + EVT_SRC_TMRA_6_OVF = 323U, /* TMRA_6_OVF */ + EVT_SRC_TMRA_6_UDF = 324U, /* TMRA_6_UDF */ + EVT_SRC_TMRA_6_CMP = 325U, /* TMRA_6_CMP */ + EVT_SRC_TMRA_7_OVF = 326U, /* TMRA_7_OVF */ + EVT_SRC_TMRA_7_UDF = 327U, /* TMRA_7_UDF */ + EVT_SRC_TMRA_7_CMP = 328U, /* TMRA_7_CMP */ + EVT_SRC_TMRA_8_OVF = 329U, /* TMRA_8_OVF */ + EVT_SRC_TMRA_8_UDF = 330U, /* TMRA_8_UDF */ + EVT_SRC_TMRA_8_CMP = 331U, /* TMRA_8_CMP */ + /* USART3 USART4 */ + EVT_SRC_USART3_EI = 332U, /* USART_3_EI */ + EVT_SRC_USART3_RI = 333U, /* USART_3_RI */ + EVT_SRC_USART3_TI = 334U, /* USART_3_TI */ + EVT_SRC_USART3_TCI = 335U, /* USART_3_TCI */ + EVT_SRC_USART4_EI = 336U, /* USART_4_EI */ + EVT_SRC_USART4_RI = 337U, /* USART_4_RI */ + EVT_SRC_USART4_TI = 338U, /* USART_4_TI */ + EVT_SRC_USART4_TCI = 339U, /* USART_4_TCI */ + /* SPI3 SPI4 */ + EVT_SRC_SPI3_SPRI = 342U, /* SPI_3_SPRI */ + EVT_SRC_SPI3_SPTI = 343U, /* SPI_3_SPTI */ + EVT_SRC_SPI3_SPII = 344U, /* SPI_3_SPII */ + EVT_SRC_SPI3_SPEI = 345U, /* SPI_3_SPEI */ + EVT_SRC_SPI3_SPEND = 346U, /* SPI_3_SPEND */ + EVT_SRC_SPI4_SPRI = 347U, /* SPI_4_SPRI */ + EVT_SRC_SPI4_SPTI = 348U, /* SPI_4_SPTI */ + EVT_SRC_SPI4_SPII = 349U, /* SPI_4_SPII */ + EVT_SRC_SPI4_SPEI = 350U, /* SPI_4_SPEI */ + EVT_SRC_SPI4_SPEND = 351U, /* SPI_4_SPEND */ + /* TIMERA_9 TIMERA_10 TIMERA_11 TIMERA_12 */ + EVT_SRC_TMRA_9_OVF = 352U, /* TMRA_9_OVF */ + EVT_SRC_TMRA_9_UDF = 353U, /* TMRA_9_UDF */ + EVT_SRC_TMRA_9_CMP = 354U, /* TMRA_9_CMP */ + EVT_SRC_TMRA_10_OVF = 355U, /* TMRA_10_OVF */ + EVT_SRC_TMRA_10_UDF = 356U, /* TMRA_10_UDF */ + EVT_SRC_TMRA_10_CMP = 357U, /* TMRA_10_CMP */ + EVT_SRC_TMRA_11_OVF = 358U, /* TMRA_11_OVF */ + EVT_SRC_TMRA_11_UDF = 359U, /* TMRA_11_UDF */ + EVT_SRC_TMRA_11_CMP = 360U, /* TMRA_11_CMP */ + EVT_SRC_TMRA_12_OVF = 361U, /* TMRA_12_OVF */ + EVT_SRC_TMRA_12_UDF = 362U, /* TMRA_12_UDF */ + EVT_SRC_TMRA_12_CMP = 363U, /* TMRA_12_CMP */ + /* USART5 USART6 */ + EVT_SRC_USART5_BRKWKPI = 364U, /* USART_5_BRKWKPI */ + EVT_SRC_USART5_EI = 365U, /* USART_5_EI */ + EVT_SRC_USART5_RI = 366U, /* USART_5_RI */ + EVT_SRC_USART5_TI = 367U, /* USART_5_TI */ + EVT_SRC_USART5_TCI = 368U, /* USART_5_TCI */ + EVT_SRC_USART6_EI = 369U, /* USART_6_EI */ + EVT_SRC_USART6_RI = 370U, /* USART_6_RI */ + EVT_SRC_USART6_TI = 371U, /* USART_6_TI */ + EVT_SRC_USART6_TCI = 372U, /* USART_6_TCI */ + EVT_SRC_USART6_RTO = 373U, /* USART_6_RTO */ + /* SPI5 SPI6 */ + EVT_SRC_SPI5_SPRI = 374U, /* SPI_5_SPRI */ + EVT_SRC_SPI5_SPTI = 375U, /* SPI_5_SPTI */ + EVT_SRC_SPI5_SPII = 376U, /* SPI_5_SPII */ + EVT_SRC_SPI5_SPEI = 377U, /* SPI_5_SPEI */ + EVT_SRC_SPI5_SPEND = 378U, /* SPI_5_SPEND */ + EVT_SRC_SPI6_SPRI = 379U, /* SPI_6_SPRI */ + EVT_SRC_SPI6_SPTI = 380U, /* SPI_6_SPTI */ + EVT_SRC_SPI6_SPII = 381U, /* SPI_6_SPII */ + EVT_SRC_SPI6_SPEI = 382U, /* SPI_6_SPEI */ + EVT_SRC_SPI6_SPEND = 383U, /* SPI_6_SPEND */ + /* I2S1 I2S2 */ + EVT_SRC_I2S1_TXIRQOUT = 384U, /* I2S_1_TXIRQOUT */ + EVT_SRC_I2S1_RXIRQOUT = 385U, /* I2S_1_RXIRQOUT */ + EVT_SRC_I2S2_TXIRQOUT = 387U, /* I2S_2_TXIRQOUT */ + EVT_SRC_I2S2_RXIRQOUT = 388U, /* I2S_2_RXIRQOUT */ + /* USART7 USART8 */ + EVT_SRC_USART7_EI = 390U, /* USART_7_EI */ + EVT_SRC_USART7_RI = 391U, /* USART_7_RI */ + EVT_SRC_USART7_TI = 392U, /* USART_7_TI */ + EVT_SRC_USART7_TCI = 393U, /* USART_7_TCI */ + EVT_SRC_USART7_RTO = 394U, /* USART_7_RTO */ + EVT_SRC_USART8_EI = 395U, /* USART_8_EI */ + EVT_SRC_USART8_RI = 396U, /* USART_8_RI */ + EVT_SRC_USART8_TI = 397U, /* USART_8_TI */ + EVT_SRC_USART8_TCI = 398U, /* USART_8_TCI */ + /* HASH */ + EVT_SRC_HASH = 401U, /* HASH_INT */ + /* SDIOC */ + EVT_SRC_SDIOC1_DMAR = 402U, /* SDIOC_1_DMAR */ + EVT_SRC_SDIOC1_DMAW = 403U, /* SDIOC_1_DMAW */ + EVT_SRC_SDIOC2_DMAR = 405U, /* SDIOC_2_DMAR */ + EVT_SRC_SDIOC2_DMAW = 406U, /* SDIOC_2_DMAW */ + /* EVENT PORT */ + EVT_SRC_EVENT_PORT1 = 408U, /* EVENT_PORT1 */ + EVT_SRC_EVENT_PORT2 = 409U, /* EVENT_PORT2 */ + EVT_SRC_EVENT_PORT3 = 410U, /* EVENT_PORT3 */ + EVT_SRC_EVENT_PORT4 = 411U, /* EVENT_PORT4 */ + /* ETHER */ + EVT_SRC_ETH_PPS_OUT_0 = 414U, /* ETH_PPS_OUT_0 */ + EVT_SRC_ETH_PPS_OUT_1 = 415U, /* ETH_PPS_OUT_1 */ + /* I2S3 I2S4 */ + EVT_SRC_I2S3_TXIRQOUT = 416U, /* I2S_3_TXIRQOUT */ + EVT_SRC_I2S3_RXIRQOUT = 417U, /* I2S_3_RXIRQOUT */ + EVT_SRC_I2S4_TXIRQOUT = 419U, /* I2S_4_TXIRQOUT */ + EVT_SRC_I2S4_RXIRQOUT = 420U, /* I2S_4_RXIRQOUT */ + /* USART9 USART10 */ + EVT_SRC_USART9_EI = 422U, /* USART_9_EI */ + EVT_SRC_USART9_RI = 423U, /* USART_9_RI */ + EVT_SRC_USART9_TI = 424U, /* USART_9_TI */ + EVT_SRC_USART9_TCI = 425U, /* USART_9_TCI */ + EVT_SRC_USART10_BRKWKPI = 426U, /* USART_10_BRKWKPI */ + EVT_SRC_USART10_EI = 427U, /* USART_10_EI */ + EVT_SRC_USART10_RI = 428U, /* USART_10_RI */ + EVT_SRC_USART10_TI = 429U, /* USART_10_TI */ + EVT_SRC_USART10_TCI = 430U, /* USART_10_TCI */ + /* I2C1 I2C2 I2C3 */ + EVT_SRC_I2C1_RXI = 432U, /* I2C_1_RXI */ + EVT_SRC_I2C1_TXI = 433U, /* I2C_1_TXI */ + EVT_SRC_I2C1_TEI = 434U, /* I2C_1_TEI */ + EVT_SRC_I2C1_EEI = 435U, /* I2C_1_EEI */ + EVT_SRC_I2C2_RXI = 436U, /* I2C_2_RXI */ + EVT_SRC_I2C2_TXI = 437U, /* I2C_2_TXI */ + EVT_SRC_I2C2_TEI = 438U, /* I2C_2_TEI */ + EVT_SRC_I2C2_EEI = 439U, /* I2C_2_EEI */ + EVT_SRC_I2C3_RXI = 440U, /* I2C_3_RXI */ + EVT_SRC_I2C3_TXI = 441U, /* I2C_3_TXI */ + EVT_SRC_I2C3_TEI = 442U, /* I2C_3_TEI */ + EVT_SRC_I2C3_EEI = 443U, /* I2C_3_EEI */ + /* ACMP */ + EVT_SRC_CMP1 = 444U, /* CMP1 */ + EVT_SRC_CMP2 = 445U, /* CMP2 */ + EVT_SRC_CMP3 = 446U, /* CMP3 */ + EVT_SRC_CMP4 = 447U, /* CMP4 */ + /* I2C4 I2C5 I2C6 */ + EVT_SRC_I2C4_RXI = 448U, /* I2C_4_RXI */ + EVT_SRC_I2C4_TXI = 449U, /* I2C_4_TXI */ + EVT_SRC_I2C4_TEI = 450U, /* I2C_4_TEI */ + EVT_SRC_I2C4_EEI = 451U, /* I2C_4_EEI */ + EVT_SRC_I2C5_RXI = 452U, /* I2C_5_RXI */ + EVT_SRC_I2C5_TXI = 453U, /* I2C_5_TXI */ + EVT_SRC_I2C5_TEI = 454U, /* I2C_5_TEI */ + EVT_SRC_I2C5_EEI = 455U, /* I2C_5_EEI */ + EVT_SRC_I2C6_RXI = 456U, /* I2C_6_RXI */ + EVT_SRC_I2C6_TXI = 457U, /* I2C_6_TXI */ + EVT_SRC_I2C6_TEI = 458U, /* I2C_6_TEI */ + EVT_SRC_I2C6_EEI = 459U, /* I2C_6_EEI */ + /* LVD */ + EVT_SRC_LVD1 = 461U, /* LVD1 */ + EVT_SRC_LVD2 = 462U, /* LVD2 */ + /* OTS */ + EVT_SRC_OTS = 463U, /* OTS */ + /* WDT */ + EVT_SRC_WDT_REFUDF = 467U, /* WDT_REFUDF */ + /* ADC */ + EVT_SRC_ADC1_EOCA = 480U, /* ADC_1_EOCA */ + EVT_SRC_ADC1_EOCB = 481U, /* ADC_1_EOCB */ + EVT_SRC_ADC1_CMP0 = 482U, /* ADC_1_CMP0 */ + EVT_SRC_ADC1_CMP1 = 483U, /* ADC_1_CMP1 */ + EVT_SRC_ADC2_EOCA = 484U, /* ADC_2_EOCA */ + EVT_SRC_ADC2_EOCB = 485U, /* ADC_2_EOCB */ + EVT_SRC_ADC2_CMP0 = 486U, /* ADC_2_CMP0 */ + EVT_SRC_ADC2_CMP1 = 487U, /* ADC_2_CMP1 */ + EVT_SRC_ADC3_EOCA = 488U, /* ADC_3_EOCA */ + EVT_SRC_ADC3_EOCB = 489U, /* ADC_3_EOCB */ + EVT_SRC_ADC3_CMP0 = 490U, /* ADC_3_CMP0 */ + EVT_SRC_ADC3_CMP1 = 491U, /* ADC_3_CMP1 */ + /* TRNG */ + EVT_SRC_TRNG_END = 492U, /* TRNG_END */ + EVT_SRC_MAX = 511U, +} en_event_src_t; + +/** + ******************************************************************************* + ** \brief Interrupt number enumeration + ******************************************************************************/ +typedef enum { + INT_SRC_SWI_IRQ0 = 0U, + INT_SRC_SWI_IRQ1 = 1U, + INT_SRC_SWI_IRQ2 = 2U, + INT_SRC_SWI_IRQ3 = 3U, + INT_SRC_SWI_IRQ4 = 4U, + INT_SRC_SWI_IRQ5 = 5U, + INT_SRC_SWI_IRQ6 = 6U, + INT_SRC_SWI_IRQ7 = 7U, + INT_SRC_SWI_IRQ8 = 8U, + INT_SRC_SWI_IRQ9 = 9U, + INT_SRC_SWI_IRQ10 = 10U, + INT_SRC_SWI_IRQ11 = 11U, + INT_SRC_SWI_IRQ12 = 12U, + INT_SRC_SWI_IRQ13 = 13U, + INT_SRC_SWI_IRQ14 = 14U, + INT_SRC_SWI_IRQ15 = 15U, + INT_SRC_SWI_IRQ16 = 16U, + INT_SRC_SWI_IRQ17 = 17U, + INT_SRC_SWI_IRQ18 = 18U, + INT_SRC_SWI_IRQ19 = 19U, + INT_SRC_SWI_IRQ20 = 20U, + INT_SRC_SWI_IRQ21 = 21U, + INT_SRC_SWI_IRQ22 = 22U, + INT_SRC_SWI_IRQ23 = 23U, + INT_SRC_SWI_IRQ24 = 24U, + INT_SRC_SWI_IRQ25 = 25U, + INT_SRC_SWI_IRQ26 = 26U, + INT_SRC_SWI_IRQ27 = 27U, + INT_SRC_SWI_IRQ28 = 28U, + INT_SRC_SWI_IRQ29 = 29U, + INT_SRC_SWI_IRQ30 = 30U, + INT_SRC_SWI_IRQ31 = 31U, + /* External Interrupt */ + INT_SRC_PORT_EIRQ0 = 0U, /* PORT_EIRQ0 */ + INT_SRC_PORT_EIRQ1 = 1U, /* PORT_EIRQ1 */ + INT_SRC_PORT_EIRQ2 = 2U, /* PORT_EIRQ2 */ + INT_SRC_PORT_EIRQ3 = 3U, /* PORT_EIRQ3 */ + INT_SRC_PORT_EIRQ4 = 4U, /* PORT_EIRQ4 */ + INT_SRC_PORT_EIRQ5 = 5U, /* PORT_EIRQ5 */ + INT_SRC_PORT_EIRQ6 = 6U, /* PORT_EIRQ6 */ + INT_SRC_PORT_EIRQ7 = 7U, /* PORT_EIRQ7 */ + INT_SRC_PORT_EIRQ8 = 8U, /* PORT_EIRQ8 */ + INT_SRC_PORT_EIRQ9 = 9U, /* PORT_EIRQ9 */ + INT_SRC_PORT_EIRQ10 = 10U, /* PORT_EIRQ10 */ + INT_SRC_PORT_EIRQ11 = 11U, /* PORT_EIRQ11 */ + INT_SRC_PORT_EIRQ12 = 12U, /* PORT_EIRQ12 */ + INT_SRC_PORT_EIRQ13 = 13U, /* PORT_EIRQ13 */ + INT_SRC_PORT_EIRQ14 = 14U, /* PORT_EIRQ14 */ + INT_SRC_PORT_EIRQ15 = 15U, /* PORT_EIRQ15 */ + /* DMA_1 */ + INT_SRC_DMA1_TC0 = 32U, /* DMA_1_TC0 */ + INT_SRC_DMA1_TC1 = 33U, /* DMA_1_TC1 */ + INT_SRC_DMA1_TC2 = 34U, /* DMA_1_TC2 */ + INT_SRC_DMA1_TC3 = 35U, /* DMA_1_TC3 */ + INT_SRC_DMA1_TC4 = 36U, /* DMA_1_TC4 */ + INT_SRC_DMA1_TC5 = 37U, /* DMA_1_TC5 */ + INT_SRC_DMA1_TC6 = 38U, /* DMA_1_TC6 */ + INT_SRC_DMA1_TC7 = 39U, /* DMA_1_TC7 */ + INT_SRC_DMA1_BTC0 = 40U, /* DMA_1_BTC0 */ + INT_SRC_DMA1_BTC1 = 41U, /* DMA_1_BTC1 */ + INT_SRC_DMA1_BTC2 = 42U, /* DMA_1_BTC2 */ + INT_SRC_DMA1_BTC3 = 43U, /* DMA_1_BTC3 */ + INT_SRC_DMA1_BTC4 = 44U, /* DMA_1_BTC4 */ + INT_SRC_DMA1_BTC5 = 45U, /* DMA_1_BTC5 */ + INT_SRC_DMA1_BTC6 = 46U, /* DMA_1_BTC6 */ + INT_SRC_DMA1_BTC7 = 47U, /* DMA_1_BTC7 */ + INT_SRC_DMA1_ERR = 48U, /* DMA_1_ERR */ + /* EFM */ + INT_SRC_EFM_PEERR = 49U, /* EFM_PEERR */ + INT_SRC_EFM_RDCOL = 50U, /* EFM_RDCOL */ + INT_SRC_EFM_OPTEND = 51U, /* EFM_OPTEND */ + /* QSPI */ + INT_SRC_QSPI_INTR = 54U, /* QSPI_INTR */ + /* DCU */ + INT_SRC_DCU1 = 55U, /* DCU1 */ + INT_SRC_DCU2 = 56U, /* DCU2 */ + INT_SRC_DCU3 = 57U, /* DCU3 */ + INT_SRC_DCU4 = 58U, /* DCU4 */ + INT_SRC_DCU5 = 59U, /* DCU5 */ + INT_SRC_DCU6 = 60U, /* DCU6 */ + INT_SRC_DCU7 = 61U, /* DCU7 */ + INT_SRC_DCU8 = 62U, /* DCU8 */ + /* DMA2 */ + INT_SRC_DMA2_TC0 = 64U, /* DMA_2_TC0 */ + INT_SRC_DMA2_TC1 = 65U, /* DMA_2_TC1 */ + INT_SRC_DMA2_TC2 = 66U, /* DMA_2_TC2 */ + INT_SRC_DMA2_TC3 = 67U, /* DMA_2_TC3 */ + INT_SRC_DMA2_TC4 = 68U, /* DMA_2_TC4 */ + INT_SRC_DMA2_TC5 = 69U, /* DMA_2_TC5 */ + INT_SRC_DMA2_TC6 = 70U, /* DMA_2_TC6 */ + INT_SRC_DMA2_TC7 = 71U, /* DMA_2_TC7 */ + INT_SRC_DMA2_BTC0 = 72U, /* DMA_2_BTC0 */ + INT_SRC_DMA2_BTC1 = 73U, /* DMA_2_BTC1 */ + INT_SRC_DMA2_BTC2 = 74U, /* DMA_2_BTC2 */ + INT_SRC_DMA2_BTC3 = 75U, /* DMA_2_BTC3 */ + INT_SRC_DMA2_BTC4 = 76U, /* DMA_2_BTC4 */ + INT_SRC_DMA2_BTC5 = 77U, /* DMA_2_BTC5 */ + INT_SRC_DMA2_BTC6 = 78U, /* DMA_2_BTC6 */ + INT_SRC_DMA2_BTC7 = 79U, /* DMA_2_BTC7 */ + INT_SRC_DMA2_ERR = 80U, /* DMA_2_ERR */ + /* MAU */ + INT_SRC_MAU_SQRT = 83U, /* MAU_SQRT */ + /* DVP */ + INT_SRC_DVP_FRAMSTA = 84U, /* DVP_FRAMSTA */ + INT_SRC_DVP_LINESTA = 85U, /* DVP_LINESTA */ + INT_SRC_DVP_LINEEND = 86U, /* DVP_LINEEND */ + INT_SRC_DVP_FRAMEND = 87U, /* DVP_FRAMEND */ + INT_SRC_DVP_SQUERR = 88U, /* DVP_SQUERR */ + INT_SRC_DVP_FIFOERR = 89U, /* DVP_FIFOERR */ + /* FMAC */ + INT_SRC_FMAC_1 = 91U, /* FMAC_1_FIR */ + INT_SRC_FMAC_2 = 92U, /* FMAC_2_FIR */ + INT_SRC_FMAC_3 = 93U, /* FMAC_3_FIR */ + INT_SRC_FMAC_4 = 94U, /* FMAC_4_FIR */ + /* TIMER0 */ + INT_SRC_TMR0_1_CMP_A = 96U, /* TMR0_1_CMPA */ + INT_SRC_TMR0_1_CMP_B = 97U, /* TMR0_1_CMPB */ + INT_SRC_TMR0_2_CMP_A = 98U, /* TMR0_2_CMPA */ + INT_SRC_TMR0_2_CMP_B = 99U, /* TMR0_2_CMPB */ + /* TIMER2 */ + INT_SRC_TMR2_1_CMP_A = 100U, /* TMR2_1_CMPA */ + INT_SRC_TMR2_1_CMP_B = 101U, /* TMR2_1_CMPB */ + INT_SRC_TMR2_1_OVF_A = 102U, /* TMR2_1_OVFA */ + INT_SRC_TMR2_1_OVF_B = 103U, /* TMR2_1_OVFB */ + INT_SRC_TMR2_2_CMP_A = 104U, /* TMR2_2_CMPA */ + INT_SRC_TMR2_2_CMP_B = 105U, /* TMR2_2_CMPB */ + INT_SRC_TMR2_2_OVF_A = 106U, /* TMR2_2_OVFA */ + INT_SRC_TMR2_2_OVF_B = 107U, /* TMR2_2_OVFB */ + INT_SRC_TMR2_3_CMP_A = 108U, /* TMR2_3_CMPA */ + INT_SRC_TMR2_3_CMP_B = 109U, /* TMR2_3_CMPB */ + INT_SRC_TMR2_3_OVF_A = 110U, /* TMR2_3_OVFA */ + INT_SRC_TMR2_3_OVF_B = 111U, /* TMR2_3_OVFB */ + INT_SRC_TMR2_4_CMP_A = 112U, /* TMR2_4_CMPA */ + INT_SRC_TMR2_4_CMP_B = 113U, /* TMR2_4_CMPB */ + INT_SRC_TMR2_4_OVF_A = 114U, /* TMR2_4_OVFA */ + INT_SRC_TMR2_4_OVF_B = 115U, /* TMR2_4_OVFB */ + /* RTC */ + INT_SRC_RTC_TP = 120U, /* RTC_TP */ + INT_SRC_RTC_ALM = 121U, /* RTC_ALM */ + INT_SRC_RTC_PRD = 122U, /* RTC_PRD */ + /* XTAL */ + INT_SRC_XTAL_STOP = 125U, /* XTAL_STOP */ + /* WKTM */ + INT_SRC_WKTM_PRD = 126U, /* WKTM_PRD */ + /* SWDT */ + INT_SRC_SWDT_REFUDF = 127U, /* SWDT_REFUDF */ + /* TIMER6_1 */ + INT_SRC_TMR6_1_GCMP_A = 128U, /* TMR6_1_GCMA */ + INT_SRC_TMR6_1_GCMP_B = 129U, /* TMR6_1_GCMB */ + INT_SRC_TMR6_1_GCMP_C = 130U, /* TMR6_1_GCMC */ + INT_SRC_TMR6_1_GCMP_D = 131U, /* TMR6_1_GCMD */ + INT_SRC_TMR6_1_GCMP_E = 132U, /* TMR6_1_GCME */ + INT_SRC_TMR6_1_GCMP_F = 133U, /* TMR6_1_GCMF */ + INT_SRC_TMR6_1_OVF = 134U, /* TMR6_1_GOVF */ + INT_SRC_TMR6_1_UDF = 135U, /* TMR6_1_GUDF */ + /* TIMER4_1 */ + INT_SRC_TMR4_1_GCMP_UH = 136U, /* TMR4_1_GCMUH */ + INT_SRC_TMR4_1_GCMP_UL = 137U, /* TMR4_1_GCMUL */ + INT_SRC_TMR4_1_GCMP_VH = 138U, /* TMR4_1_GCMVH */ + INT_SRC_TMR4_1_GCMP_VL = 139U, /* TMR4_1_GCMVL */ + INT_SRC_TMR4_1_GCMP_WH = 140U, /* TMR4_1_GCMWH */ + INT_SRC_TMR4_1_GCMP_WL = 141U, /* TMR4_1_GCMWL */ + INT_SRC_TMR4_1_OVF = 142U, /* TMR4_1_GOVF */ + INT_SRC_TMR4_1_UDF = 143U, /* TMR4_1_GUDF */ + /* TIMER6_2 */ + INT_SRC_TMR6_2_GCMP_A = 144U, /* TMR6_2_GCMA */ + INT_SRC_TMR6_2_GCMP_B = 145U, /* TMR6_2_GCMB */ + INT_SRC_TMR6_2_GCMP_C = 146U, /* TMR6_2_GCMC */ + INT_SRC_TMR6_2_GCMP_D = 147U, /* TMR6_2_GCMD */ + INT_SRC_TMR6_2_GCMP_E = 148U, /* TMR6_2_GCME */ + INT_SRC_TMR6_2_GCMP_F = 149U, /* TMR6_2_GCMF */ + INT_SRC_TMR6_2_OVF = 150U, /* TMR6_2_GOVF */ + INT_SRC_TMR6_2_UDF = 151U, /* TMR6_2_GUDF */ + /* TIMER4_2 */ + INT_SRC_TMR4_2_GCMP_UH = 152U, /* TMR4_2_GCMUH */ + INT_SRC_TMR4_2_GCMP_UL = 153U, /* TMR4_2_GCMUL */ + INT_SRC_TMR4_2_GCMP_VH = 154U, /* TMR4_2_GCMVH */ + INT_SRC_TMR4_2_GCMP_VL = 155U, /* TMR4_2_GCMVL */ + INT_SRC_TMR4_2_GCMP_WH = 156U, /* TMR4_2_GCMWH */ + INT_SRC_TMR4_2_GCMP_WL = 157U, /* TMR4_2_GCMWL */ + INT_SRC_TMR4_2_OVF = 158U, /* TMR4_2_GOVF */ + INT_SRC_TMR4_2_UDF = 159U, /* TMR4_2_GUDF */ + /* TIMER6_3 */ + INT_SRC_TMR6_3_GCMP_A = 160U, /* TMR6_3_GCMA */ + INT_SRC_TMR6_3_GCMP_B = 161U, /* TMR6_3_GCMB */ + INT_SRC_TMR6_3_GCMP_C = 162U, /* TMR6_3_GCMC */ + INT_SRC_TMR6_3_GCMP_D = 163U, /* TMR6_3_GCMD */ + INT_SRC_TMR6_3_GCMP_E = 164U, /* TMR6_3_GCME */ + INT_SRC_TMR6_3_GCMP_F = 165U, /* TMR6_3_GCMF */ + INT_SRC_TMR6_3_OVF = 166U, /* TMR6_3_GOVF */ + INT_SRC_TMR6_3_UDF = 167U, /* TMR6_3_GUDF */ + /* TIMER4_3 */ + INT_SRC_TMR4_3_GCMP_UH = 168U, /* TMR4_3_GCMUH */ + INT_SRC_TMR4_3_GCMP_UL = 169U, /* TMR4_3_GCMUL */ + INT_SRC_TMR4_3_GCMP_VH = 170U, /* TMR4_3_GCMVH */ + INT_SRC_TMR4_3_GCMP_VL = 171U, /* TMR4_3_GCMVL */ + INT_SRC_TMR4_3_GCMP_WH = 172U, /* TMR4_3_GCMWH */ + INT_SRC_TMR4_3_GCMP_WL = 173U, /* TMR4_3_GCMWL */ + INT_SRC_TMR4_3_OVF = 174U, /* TMR4_3_GOVF */ + INT_SRC_TMR4_3_UDF = 175U, /* TMR4_3_GUDF */ + /* TIMER6_1 */ + INT_SRC_TMR6_1_DTE = 176U, /* TMR6_1_GDTE */ + INT_SRC_TMR6_1_SCMP_A = 179U, /* TMR6_1_SCMA */ + INT_SRC_TMR6_1_SCMP_B = 180U, /* TMR6_1_SCMB */ + /* TIMER4_1 */ + INT_SRC_TMR4_1_RELOAD_U = 181U, /* TMR4_1_RLOU */ + INT_SRC_TMR4_1_RELOAD_V = 182U, /* TMR4_1_RLOV */ + INT_SRC_TMR4_1_RELOAD_W = 183U, /* TMR4_1_RLOW */ + /* TIMER6_2 */ + INT_SRC_TMR6_2_DTE = 184U, /* TMR6_2_GDTE */ + INT_SRC_TMR6_2_SCMP_A = 187U, /* TMR6_2_SCMA */ + INT_SRC_TMR6_2_SCMP_B = 188U, /* TMR6_2_SCMB */ + /* TIMER4_2 */ + INT_SRC_TMR4_2_RELOAD_U = 189U, /* TMR4_2_RLOU */ + INT_SRC_TMR4_2_RELOAD_V = 190U, /* TMR4_2_RLOV */ + INT_SRC_TMR4_2_RELOAD_W = 191U, /* TMR4_2_RLOW */ + /* TIMER6_3 */ + INT_SRC_TMR6_3_DTE = 192U, /* TMR6_3_GDTE */ + INT_SRC_TMR6_3_SCMP_A = 195U, /* TMR6_3_SCMA */ + INT_SRC_TMR6_3_SCMP_B = 196U, /* TMR6_3_SCMB */ + /* TIMER4_3 */ + INT_SRC_TMR4_3_RELOAD_U = 197U, /* TMR4_3_RLOU */ + INT_SRC_TMR4_3_RELOAD_V = 198U, /* TMR4_3_RLOV */ + INT_SRC_TMR4_3_RELOAD_W = 199U, /* TMR4_3_RLOW */ + /* TIMER6_4 TIMER6_5 */ + INT_SRC_TMR6_4_GCMP_A = 208U, /* TMR6_4_GCMA */ + INT_SRC_TMR6_4_GCMP_B = 209U, /* TMR6_4_GCMB */ + INT_SRC_TMR6_4_GCMP_C = 210U, /* TMR6_4_GCMC */ + INT_SRC_TMR6_4_GCMP_D = 211U, /* TMR6_4_GCMD */ + INT_SRC_TMR6_4_GCMP_E = 212U, /* TMR6_4_GCME */ + INT_SRC_TMR6_4_GCMP_F = 213U, /* TMR6_4_GCMF */ + INT_SRC_TMR6_4_OVF = 214U, /* TMR6_4_GOVF */ + INT_SRC_TMR6_4_UDF = 215U, /* TMR6_4_GUDF */ + INT_SRC_TMR6_4_DTE = 216U, /* TMR6_4_GDTE */ + INT_SRC_TMR6_4_SCMP_A = 219U, /* TMR6_4_SCMA */ + INT_SRC_TMR6_4_SCMP_B = 220U, /* TMR6_4_SCMB */ + INT_SRC_TMR6_5_GCMP_A = 224U, /* TMR6_5_GCMA */ + INT_SRC_TMR6_5_GCMP_B = 225U, /* TMR6_5_GCMB */ + INT_SRC_TMR6_5_GCMP_C = 226U, /* TMR6_5_GCMC */ + INT_SRC_TMR6_5_GCMP_D = 227U, /* TMR6_5_GCMD */ + INT_SRC_TMR6_5_GCMP_E = 228U, /* TMR6_5_GCME */ + INT_SRC_TMR6_5_GCMP_F = 229U, /* TMR6_5_GCMF */ + INT_SRC_TMR6_5_OVF = 230U, /* TMR6_5_GOVF */ + INT_SRC_TMR6_5_UDF = 231U, /* TMR6_5_GUDF */ + INT_SRC_TMR6_5_DTE = 232U, /* TMR6_5_GDTE */ + INT_SRC_TMR6_5_SCMP_A = 235U, /* TMR6_5_SCMA */ + INT_SRC_TMR6_5_SCMP_B = 236U, /* TMR6_5_SCMB */ + /* TIMERA_1 */ + INT_SRC_TMRA_1_OVF = 237U, /* TMRA_1_OVF */ + INT_SRC_TMRA_1_UDF = 238U, /* TMRA_1_UDF */ + INT_SRC_TMRA_1_CMP = 239U, /* TMRA_1_CMP */ + /* TIMER6_6 */ + INT_SRC_TMR6_6_GCMP_A = 240U, /* TMR6_6_GCMA */ + INT_SRC_TMR6_6_GCMP_B = 241U, /* TMR6_6_GCMB */ + INT_SRC_TMR6_6_GCMP_C = 242U, /* TMR6_6_GCMC */ + INT_SRC_TMR6_6_GCMP_D = 243U, /* TMR6_6_GCMD */ + INT_SRC_TMR6_6_GCMP_E = 244U, /* TMR6_6_GCME */ + INT_SRC_TMR6_6_GCMP_F = 245U, /* TMR6_6_GCMF */ + INT_SRC_TMR6_6_OVF = 246U, /* TMR6_6_GOVF */ + INT_SRC_TMR6_6_UDF = 247U, /* TMR6_6_GUDF */ + INT_SRC_TMR6_6_DTE = 248U, /* TMR6_6_GDTE */ + INT_SRC_TMR6_6_SCMP_A = 251U, /* TMR6_6_SCMA */ + INT_SRC_TMR6_6_SCMP_B = 252U, /* TMR6_6_SCMB */ + /* TIMERA_2 */ + INT_SRC_TMRA_2_OVF = 253U, /* TMRA_2_OVF */ + INT_SRC_TMRA_2_UDF = 254U, /* TMRA_2_UDF */ + INT_SRC_TMRA_2_CMP = 255U, /* TMRA_2_CMP */ + /* TIMER6_7 */ + INT_SRC_TMR6_7_GCMP_A = 256U, /* TMR6_7_GCMA */ + INT_SRC_TMR6_7_GCMP_B = 257U, /* TMR6_7_GCMB */ + INT_SRC_TMR6_7_GCMP_C = 258U, /* TMR6_7_GCMC */ + INT_SRC_TMR6_7_GCMP_D = 259U, /* TMR6_7_GCMD */ + INT_SRC_TMR6_7_GCMP_E = 260U, /* TMR6_7_GCME */ + INT_SRC_TMR6_7_GCMP_F = 261U, /* TMR6_7_GCMF */ + INT_SRC_TMR6_7_OVF = 262U, /* TMR6_7_GOVF */ + INT_SRC_TMR6_7_UDF = 263U, /* TMR6_7_GUDF */ + INT_SRC_TMR6_7_DTE = 264U, /* TMR6_7_GDTE */ + INT_SRC_TMR6_7_SCMP_A = 267U, /* TMR6_7_SCMA */ + INT_SRC_TMR6_7_SCMP_B = 268U, /* TMR6_7_SCMB */ + /* TIMERA_3 */ + INT_SRC_TMRA_3_OVF = 269U, /* TMRA_3_OVF */ + INT_SRC_TMRA_3_UDF = 270U, /* TMRA_3_UDF */ + INT_SRC_TMRA_3_CMP = 271U, /* TMRA_3_CMP */ + /* TIMER6_8 */ + INT_SRC_TMR6_8_GCMP_A = 272U, /* TMR6_8_GCMA */ + INT_SRC_TMR6_8_GCMP_B = 273U, /* TMR6_8_GCMB */ + INT_SRC_TMR6_8_GCMP_C = 274U, /* TMR6_8_GCMC */ + INT_SRC_TMR6_8_GCMP_D = 275U, /* TMR6_8_GCMD */ + INT_SRC_TMR6_8_GCMP_E = 276U, /* TMR6_8_GCME */ + INT_SRC_TMR6_8_GCMP_F = 277U, /* TMR6_8_GCMF */ + INT_SRC_TMR6_8_OVF = 278U, /* TMR6_8_GOVF */ + INT_SRC_TMR6_8_UDF = 279U, /* TMR6_8_GUDF */ + INT_SRC_TMR6_8_DTE = 280U, /* TMR6_8_GDTE */ + INT_SRC_TMR6_8_SCMP_A = 283U, /* TMR6_8_SCMA */ + INT_SRC_TMR6_8_SCMP_B = 284U, /* TMR6_8_SCMB */ + /* TIMERA_4 */ + INT_SRC_TMRA_4_OVF = 285U, /* TMRA_4_OVF */ + INT_SRC_TMRA_4_UDF = 286U, /* TMRA_4_UDF */ + INT_SRC_TMRA_4_CMP = 287U, /* TMRA_4_CMP */ + /* EMB */ + INT_SRC_EMB_GR0 = 288U, /* EMB_GR0 */ + INT_SRC_EMB_GR1 = 289U, /* EMB_GR1 */ + INT_SRC_EMB_GR2 = 290U, /* EMB_GR2 */ + INT_SRC_EMB_GR3 = 291U, /* EMB_GR3 */ + INT_SRC_EMB_GR4 = 292U, /* EMB_GR4 */ + INT_SRC_EMB_GR5 = 293U, /* EMB_GR5 */ + INT_SRC_EMB_GR6 = 294U, /* EMB_GR6 */ + /* USBHS */ + INT_SRC_USBHS_EP1_OUT = 295U, /* USBHS_EP1_OUT */ + INT_SRC_USBHS_EP1_IN = 296U, /* USBHS_EP1_IN */ + INT_SRC_USBHS_GLB = 297U, /* USBHS_GLB */ + INT_SRC_USBHS_WKUP = 298U, /* USBHS_WKUP */ + /* USART1 USART2 */ + INT_SRC_USART1_EI = 300U, /* USART_1_EI */ + INT_SRC_USART1_RI = 301U, /* USART_1_RI */ + INT_SRC_USART1_TI = 302U, /* USART_1_TI */ + INT_SRC_USART1_TCI = 303U, /* USART_1_TCI */ + INT_SRC_USART1_RTO = 304U, /* USART_1_RTO */ + INT_SRC_USART2_EI = 305U, /* USART_2_EI */ + INT_SRC_USART2_RI = 306U, /* USART_2_RI */ + INT_SRC_USART2_TI = 307U, /* USART_2_TI */ + INT_SRC_USART2_TCI = 308U, /* USART_2_TCI */ + INT_SRC_USART2_RTO = 309U, /* USART_2_RTO */ + /* SPI1 SPI2 */ + INT_SRC_SPI1_SPRI = 310U, /* SPI_1_SPRI */ + INT_SRC_SPI1_SPTI = 311U, /* SPI_1_SPTI */ + INT_SRC_SPI1_SPII = 312U, /* SPI_1_SPII */ + INT_SRC_SPI1_SPEI = 313U, /* SPI_1_SPEI */ + INT_SRC_SPI2_SPRI = 315U, /* SPI_2_SPRI */ + INT_SRC_SPI2_SPTI = 316U, /* SPI_2_SPTI */ + INT_SRC_SPI2_SPII = 317U, /* SPI_2_SPII */ + INT_SRC_SPI2_SPEI = 318U, /* SPI_2_SPEI */ + /* TIMERA_5 TIMERA_6 TIMERA_7 TIMERA_8 */ + INT_SRC_TMRA_5_OVF = 320U, /* TMRA_5_OVF */ + INT_SRC_TMRA_5_UDF = 321U, /* TMRA_5_UDF */ + INT_SRC_TMRA_5_CMP = 322U, /* TMRA_5_CMP */ + INT_SRC_TMRA_6_OVF = 323U, /* TMRA_6_OVF */ + INT_SRC_TMRA_6_UDF = 324U, /* TMRA_6_UDF */ + INT_SRC_TMRA_6_CMP = 325U, /* TMRA_6_CMP */ + INT_SRC_TMRA_7_OVF = 326U, /* TMRA_7_OVF */ + INT_SRC_TMRA_7_UDF = 327U, /* TMRA_7_UDF */ + INT_SRC_TMRA_7_CMP = 328U, /* TMRA_7_CMP */ + INT_SRC_TMRA_8_OVF = 329U, /* TMRA_8_OVF */ + INT_SRC_TMRA_8_UDF = 330U, /* TMRA_8_UDF */ + INT_SRC_TMRA_8_CMP = 331U, /* TMRA_8_CMP */ + /* USART3 USART4 */ + INT_SRC_USART3_EI = 332U, /* USART_3_EI */ + INT_SRC_USART3_RI = 333U, /* USART_3_RI */ + INT_SRC_USART3_TI = 334U, /* USART_3_TI */ + INT_SRC_USART3_TCI = 335U, /* USART_3_TCI */ + INT_SRC_USART4_EI = 336U, /* USART_4_EI */ + INT_SRC_USART4_RI = 337U, /* USART_4_RI */ + INT_SRC_USART4_TI = 338U, /* USART_4_TI */ + INT_SRC_USART4_TCI = 339U, /* USART_4_TCI */ + /* CAN1 CAN2 */ + INT_SRC_CAN1_HOST = 340U, /* CAN_1_HOST */ + INT_SRC_CAN2_HOST = 341U, /* CAN_2_HOST */ + /* SPI3 SPI4 */ + INT_SRC_SPI3_SPRI = 342U, /* SPI_3_SPRI */ + INT_SRC_SPI3_SPTI = 343U, /* SPI_3_SPTI */ + INT_SRC_SPI3_SPII = 344U, /* SPI_3_SPII */ + INT_SRC_SPI3_SPEI = 345U, /* SPI_3_SPEI */ + INT_SRC_SPI4_SPRI = 347U, /* SPI_4_SPRI */ + INT_SRC_SPI4_SPTI = 348U, /* SPI_4_SPTI */ + INT_SRC_SPI4_SPII = 349U, /* SPI_4_SPII */ + INT_SRC_SPI4_SPEI = 350U, /* SPI_4_SPEI */ + /* TIMERA_9 TIMERA_10 TIMER_11 TIMER_12 */ + INT_SRC_TMRA_9_OVF = 352U, /* TMRA_9_OVF */ + INT_SRC_TMRA_9_UDF = 353U, /* TMRA_9_UDF */ + INT_SRC_TMRA_9_CMP = 354U, /* TMRA_9_CMP */ + INT_SRC_TMRA_10_OVF = 355U, /* TMRA_10_OVF */ + INT_SRC_TMRA_10_UDF = 356U, /* TMRA_10_UDF */ + INT_SRC_TMRA_10_CMP = 357U, /* TMRA_10_CMP */ + INT_SRC_TMRA_11_OVF = 358U, /* TMRA_11_OVF */ + INT_SRC_TMRA_11_UDF = 359U, /* TMRA_11_UDF */ + INT_SRC_TMRA_11_CMP = 360U, /* TMRA_11_CMP */ + INT_SRC_TMRA_12_OVF = 361U, /* TMRA_12_OVF */ + INT_SRC_TMRA_12_UDF = 362U, /* TMRA_12_UDF */ + INT_SRC_TMRA_12_CMP = 363U, /* TMRA_12_CMP */ + /* USART5 USART6 */ + INT_SRC_USART5_BRKWKPI = 364U, /* USART_5_BRKWKPI */ + INT_SRC_USART5_EI = 365U, /* USART_5_EI */ + INT_SRC_USART5_RI = 366U, /* USART_5_RI */ + INT_SRC_USART5_TI = 367U, /* USART_5_TI */ + INT_SRC_USART5_TCI = 368U, /* USART_5_TCI */ + INT_SRC_USART6_EI = 369U, /* USART_6_EI */ + INT_SRC_USART6_RI = 370U, /* USART_6_RI */ + INT_SRC_USART6_TI = 371U, /* USART_6_TI */ + INT_SRC_USART6_TCI = 372U, /* USART_6_TCI */ + INT_SRC_USART6_RTO = 373U, /* USART_6_RTO */ + /* SPI5 SPI6 */ + INT_SRC_SPI5_SPRI = 374U, /* SPI_5_SPRI */ + INT_SRC_SPI5_SPTI = 375U, /* SPI_5_SPTI */ + INT_SRC_SPI5_SPII = 376U, /* SPI_5_SPII */ + INT_SRC_SPI5_SPEI = 377U, /* SPI_5_SPEI */ + INT_SRC_SPI6_SPRI = 379U, /* SPI_6_SPRI */ + INT_SRC_SPI6_SPTI = 380U, /* SPI_6_SPTI */ + INT_SRC_SPI6_SPII = 381U, /* SPI_6_SPII */ + INT_SRC_SPI6_SPEI = 382U, /* SPI_6_SPEI */ + /* I2S1 I2S2 */ + INT_SRC_I2S1_TXIRQOUT = 384U, /* I2S_1_TXIRQOUT */ + INT_SRC_I2S1_RXIRQOUT = 385U, /* I2S_1_RXIRQOUT */ + INT_SRC_I2S1_ERRIRQOUT = 386U, /* I2S_1_ERRIRQOUT */ + INT_SRC_I2S2_TXIRQOUT = 387U, /* I2S_2_TXIRQOUT */ + INT_SRC_I2S2_RXIRQOUT = 388U, /* I2S_2_RXIRQOUT */ + INT_SRC_I2S2_ERRIRQOUT = 389U, /* I2S_2_ERRIRQOUT */ + /* USART7 USART8 */ + INT_SRC_USART7_EI = 390U, /* USART_7_EI */ + INT_SRC_USART7_RI = 391U, /* USART_7_RI */ + INT_SRC_USART7_TI = 392U, /* USART_7_TI */ + INT_SRC_USART7_TCI = 393U, /* USART_7_TCI */ + INT_SRC_USART7_RTO = 394U, /* USART_7_RTO */ + INT_SRC_USART8_EI = 395U, /* USART_8_EI */ + INT_SRC_USART8_RI = 396U, /* USART_8_RI */ + INT_SRC_USART8_TI = 397U, /* USART_8_TI */ + INT_SRC_USART8_TCI = 398U, /* USART_8_TCI */ + /* USBFS */ + INT_SRC_USBFS_GLB = 399U, /* USBFS_GLB */ + INT_SRC_USBFS_WKUP = 400U, /* USBFS_WKUP */ + /* HASH */ + INT_SRC_HASH = 401U, /* HASH_INT */ + /* SDIOC */ + INT_SRC_SDIOC1_SD = 404U, /* SDIOC_1_SD */ + INT_SRC_SDIOC2_SD = 407U, /* SDIOC_2_SD */ + /* EVENT PORT */ + INT_SRC_EVENT_PORT1 = 408U, /* EVENT_PORT1 */ + INT_SRC_EVENT_PORT2 = 409U, /* EVENT_PORT2 */ + INT_SRC_EVENT_PORT3 = 410U, /* EVENT_PORT3 */ + INT_SRC_EVENT_PORT4 = 411U, /* EVENT_PORT4 */ + /* ETHER */ + INT_SRC_ETH_GLB_INT = 412U, /* ETH_GLB_INT */ + INT_SRC_ETH_WKP_INT = 413U, /* ETH_WKP_INT */ + /* I2S3 I2S4 */ + INT_SRC_I2S3_TXIRQOUT = 416U, /* I2S_3_TXIRQOUT */ + INT_SRC_I2S3_RXIRQOUT = 417U, /* I2S_3_RXIRQOUT */ + INT_SRC_I2S3_ERRIRQOUT = 418U, /* I2S_3_ERRIRQOUT */ + INT_SRC_I2S4_TXIRQOUT = 419U, /* I2S_4_TXIRQOUT */ + INT_SRC_I2S4_RXIRQOUT = 420U, /* I2S_4_RXIRQOUT */ + INT_SRC_I2S4_ERRIRQOUT = 421U, /* I2S_4_ERRIRQOUT */ + /* USART9 USART10 */ + INT_SRC_USART9_EI = 422U, /* USART_9_EI */ + INT_SRC_USART9_RI = 423U, /* USART_9_RI */ + INT_SRC_USART9_TI = 424U, /* USART_9_TI */ + INT_SRC_USART9_TCI = 425U, /* USART_9_TCI */ + INT_SRC_USART10_BRKWKPI = 426U, /* USART_10_BRKWKPI */ + INT_SRC_USART10_EI = 427U, /* USART_10_EI */ + INT_SRC_USART10_RI = 428U, /* USART_10_RI */ + INT_SRC_USART10_TI = 429U, /* USART_10_TI */ + INT_SRC_USART10_TCI = 430U, /* USART_10_TCI */ + /* I2C1 I2C2 I2C3 */ + INT_SRC_I2C1_RXI = 432U, /* I2C_1_RXI */ + INT_SRC_I2C1_TXI = 433U, /* I2C_1_TXI */ + INT_SRC_I2C1_TEI = 434U, /* I2C_1_TEI */ + INT_SRC_I2C1_EEI = 435U, /* I2C_1_EEI */ + INT_SRC_I2C2_RXI = 436U, /* I2C_2_RXI */ + INT_SRC_I2C2_TXI = 437U, /* I2C_2_TXI */ + INT_SRC_I2C2_TEI = 438U, /* I2C_2_TEI */ + INT_SRC_I2C2_EEI = 439U, /* I2C_2_EEI */ + INT_SRC_I2C3_RXI = 440U, /* I2C_3_RXI */ + INT_SRC_I2C3_TXI = 441U, /* I2C_3_TXI */ + INT_SRC_I2C3_TEI = 442U, /* I2C_3_TEI */ + INT_SRC_I2C3_EEI = 443U, /* I2C_3_EEI */ + /* ACMP */ + INT_SRC_CMP1 = 444U, /* CMP1 */ + INT_SRC_CMP2 = 445U, /* CMP2 */ + INT_SRC_CMP3 = 446U, /* CMP3 */ + INT_SRC_CMP4 = 447U, /* CMP4 */ + /* I2C4 I2C5 I2C6 */ + INT_SRC_I2C4_RXI = 448U, /* I2C_4_RXI */ + INT_SRC_I2C4_TXI = 449U, /* I2C_4_TXI */ + INT_SRC_I2C4_TEI = 450U, /* I2C_4_TEI */ + INT_SRC_I2C4_EEI = 451U, /* I2C_4_EEI */ + INT_SRC_I2C5_RXI = 452U, /* I2C_5_RXI */ + INT_SRC_I2C5_TXI = 453U, /* I2C_5_TXI */ + INT_SRC_I2C5_TEI = 454U, /* I2C_5_TEI */ + INT_SRC_I2C5_EEI = 455U, /* I2C_5_EEI */ + INT_SRC_I2C6_RXI = 456U, /* I2C_6_RXI */ + INT_SRC_I2C6_TXI = 457U, /* I2C_6_TXI */ + INT_SRC_I2C6_TEI = 458U, /* I2C_6_TEI */ + INT_SRC_I2C6_EEI = 459U, /* I2C_6_EEI */ + /* USART1 */ + INT_SRC_USART1_WUPI = 460U, /* USART_1_WUPI */ + /* LVD */ + INT_SRC_LVD1 = 461U, /* LVD1 */ + INT_SRC_LVD2 = 462U, /* LVD2 */ + /* OTS */ + INT_SRC_OTS = 463U, /* OTS */ + /* FCM */ + INT_SRC_FCMFERRI = 464U, /* FCMFERRI */ + INT_SRC_FCMMENDI = 465U, /* FCMMENDI */ + INT_SRC_FCMCOVFI = 466U, /* FCMCOVFI */ + /* WDT */ + INT_SRC_WDT_REFUDF = 467U, /* WDT_REFUDF */ + /* CTC */ + INT_SRC_CTC_ERR = 468U, /* CTC_ERR */ + /* ADC */ + INT_SRC_ADC1_EOCA = 480U, /* ADC_1_EOCA */ + INT_SRC_ADC1_EOCB = 481U, /* ADC_1_EOCB */ + INT_SRC_ADC1_CMP0 = 482U, /* ADC_1_CMP0 */ + INT_SRC_ADC1_CMP1 = 483U, /* ADC_1_CMP1 */ + INT_SRC_ADC2_EOCA = 484U, /* ADC_2_EOCA */ + INT_SRC_ADC2_EOCB = 485U, /* ADC_2_EOCB */ + INT_SRC_ADC2_CMP0 = 486U, /* ADC_2_CMP0 */ + INT_SRC_ADC2_CMP1 = 487U, /* ADC_2_CMP1 */ + INT_SRC_ADC3_EOCA = 488U, /* ADC_3_EOCA */ + INT_SRC_ADC3_EOCB = 489U, /* ADC_3_EOCB */ + INT_SRC_ADC3_CMP0 = 490U, /* ADC_3_CMP0 */ + INT_SRC_ADC3_CMP1 = 491U, /* ADC_3_CMP1 */ + /* TRNG */ + INT_SRC_TRNG_END = 492U, /* TRNG_END */ + /* NFC */ + INT_SRC_NFC_INT = 496U, /* NFC_INT */ + INT_SRC_MAX = 511U, +} en_int_src_t; + +#if defined(__CC_ARM) +#pragma anon_unions +#endif + +/******************************************************************************/ +/* Device Specific Peripheral Registers structures */ +/******************************************************************************/ + +/** + * @brief ADC + */ +typedef struct { + __IO uint8_t STR; + uint8_t RESERVED0[1]; + __IO uint16_t CR0; + __IO uint16_t CR1; + uint8_t RESERVED1[4]; + __IO uint16_t TRGSR; + __IO uint32_t CHSELRA; + __IO uint32_t CHSELRB; + __IO uint32_t AVCHSELR; + __IO uint8_t EXCHSELR; + uint8_t RESERVED2[1]; + __IO uint16_t SHCR; + uint8_t RESERVED3[4]; + __IO uint8_t SSTR0; + __IO uint8_t SSTR1; + __IO uint8_t SSTR2; + __IO uint8_t SSTR3; + __IO uint8_t SSTR4; + __IO uint8_t SSTR5; + __IO uint8_t SSTR6; + __IO uint8_t SSTR7; + __IO uint8_t SSTR8; + __IO uint8_t SSTR9; + __IO uint8_t SSTR10; + __IO uint8_t SSTR11; + __IO uint8_t SSTR12; + __IO uint8_t SSTR13; + __IO uint8_t SSTR14; + __IO uint8_t SSTR15; + __IO uint8_t SSTRL; + uint8_t RESERVED4[7]; + __IO uint16_t CHMUXR0; + __IO uint16_t CHMUXR1; + __IO uint16_t CHMUXR2; + __IO uint16_t CHMUXR3; + uint8_t RESERVED5[4]; + __I uint8_t ISR; + __IO uint8_t ICR; + __IO uint8_t ISCLRR; + uint8_t RESERVED6[5]; + __IO uint16_t SYNCCR; + uint8_t RESERVED7[2]; + __I uint16_t DR0; + __I uint16_t DR1; + __I uint16_t DR2; + __I uint16_t DR3; + __I uint16_t DR4; + __I uint16_t DR5; + __I uint16_t DR6; + __I uint16_t DR7; + __I uint16_t DR8; + __I uint16_t DR9; + __I uint16_t DR10; + __I uint16_t DR11; + __I uint16_t DR12; + __I uint16_t DR13; + __I uint16_t DR14; + __I uint16_t DR15; + __I uint16_t DR16; + __I uint16_t DR17; + __I uint16_t DR18; + __I uint16_t DR19; + uint8_t RESERVED8[40]; + __IO uint16_t AWDCR; + __I uint8_t AWDSR; + __IO uint8_t AWDSCLRR; + __IO uint16_t AWD0DR0; + __IO uint16_t AWD0DR1; + __IO uint8_t AWD0CHSR; + uint8_t RESERVED9[3]; + __IO uint16_t AWD1DR0; + __IO uint16_t AWD1DR1; + __IO uint8_t AWD1CHSR; + uint8_t RESERVED10[15]; + __IO uint8_t PGACR1; + __IO uint8_t PGACR2; + __IO uint8_t PGACR3; + uint8_t RESERVED11[1]; + __IO uint8_t PGAVSSENR; +} CM_ADC_TypeDef; + +/** + * @brief AES + */ +typedef struct { + __IO uint32_t CR; + uint8_t RESERVED0[12]; + __IO uint32_t DR0; + __IO uint32_t DR1; + __IO uint32_t DR2; + __IO uint32_t DR3; + __IO uint32_t KR0; + __IO uint32_t KR1; + __IO uint32_t KR2; + __IO uint32_t KR3; + __IO uint32_t KR4; + __IO uint32_t KR5; + __IO uint32_t KR6; + __IO uint32_t KR7; +} CM_AES_TypeDef; + +/** + * @brief AOS + */ +typedef struct { + __O uint32_t INTSFTTRG; + __IO uint32_t DCU_TRGSEL1; + __IO uint32_t DCU_TRGSEL2; + __IO uint32_t DCU_TRGSEL3; + __IO uint32_t DCU_TRGSEL4; + __IO uint32_t DMA1_TRGSEL0; + __IO uint32_t DMA1_TRGSEL1; + __IO uint32_t DMA1_TRGSEL2; + __IO uint32_t DMA1_TRGSEL3; + __IO uint32_t DMA1_TRGSEL4; + __IO uint32_t DMA1_TRGSEL5; + __IO uint32_t DMA1_TRGSEL6; + __IO uint32_t DMA1_TRGSEL7; + __IO uint32_t DMA2_TRGSEL0; + __IO uint32_t DMA2_TRGSEL1; + __IO uint32_t DMA2_TRGSEL2; + __IO uint32_t DMA2_TRGSEL3; + __IO uint32_t DMA2_TRGSEL4; + __IO uint32_t DMA2_TRGSEL5; + __IO uint32_t DMA2_TRGSEL6; + __IO uint32_t DMA2_TRGSEL7; + __IO uint32_t DMA_TRGSELRC; + __IO uint32_t TMR6_HTSSR0; + __IO uint32_t TMR6_HTSSR1; + __IO uint32_t TMR6_HTSSR2; + __IO uint32_t TMR6_HTSSR3; + __IO uint32_t PEVNTTRGSR12; + __IO uint32_t PEVNTTRGSR34; + __IO uint32_t TMR0_HTSSR; + __IO uint32_t TMR2_HTSSR; + __IO uint32_t HASH_ITRGSELA; + __IO uint32_t HASH_ITRGSELB; + __IO uint32_t TMRA_HTSSR0; + __IO uint32_t TMRA_HTSSR1; + __IO uint32_t TMRA_HTSSR2; + __IO uint32_t TMRA_HTSSR3; + __IO uint32_t OTS_TRG; + __IO uint32_t ADC1_ITRGSELR0; + __IO uint32_t ADC1_ITRGSELR1; + __IO uint32_t ADC2_ITRGSELR0; + __IO uint32_t ADC2_ITRGSELR1; + __IO uint32_t ADC3_ITRGSELR0; + __IO uint32_t ADC3_ITRGSELR1; + __IO uint32_t COMTRG1; + __IO uint32_t COMTRG2; + uint8_t RESERVED0[76]; + __IO uint32_t PEVNTDIRR1; + __I uint32_t PEVNTIDR1; + __IO uint32_t PEVNTODR1; + __IO uint32_t PEVNTORR1; + __IO uint32_t PEVNTOSR1; + __IO uint32_t PEVNTRISR1; + __IO uint32_t PEVNTFAL1; + __IO uint32_t PEVNTDIRR2; + __I uint32_t PEVNTIDR2; + __IO uint32_t PEVNTODR2; + __IO uint32_t PEVNTORR2; + __IO uint32_t PEVNTOSR2; + __IO uint32_t PEVNTRISR2; + __IO uint32_t PEVNTFAL2; + __IO uint32_t PEVNTDIRR3; + __I uint32_t PEVNTIDR3; + __IO uint32_t PEVNTODR3; + __IO uint32_t PEVNTORR3; + __IO uint32_t PEVNTOSR3; + __IO uint32_t PEVNTRISR3; + __IO uint32_t PEVNTFAL3; + __IO uint32_t PEVNTDIRR4; + __I uint32_t PEVNTIDR4; + __IO uint32_t PEVNTODR4; + __IO uint32_t PEVNTORR4; + __IO uint32_t PEVNTOSR4; + __IO uint32_t PEVNTRISR4; + __IO uint32_t PEVNTFAL4; + __IO uint32_t PEVNTNFCR; +} CM_AOS_TypeDef; + +/** + * @brief CAN + */ +typedef struct { + __I uint32_t RBUF; + uint8_t RESERVED0[76]; + __IO uint32_t TBUF; + uint8_t RESERVED1[76]; + __IO uint8_t CFG_STAT; + __IO uint8_t TCMD; + __IO uint8_t TCTRL; + __IO uint8_t RCTRL; + __IO uint8_t RTIE; + __IO uint8_t RTIF; + __IO uint8_t ERRINT; + __IO uint8_t LIMIT; + __IO uint32_t SBT; + __IO uint32_t FBT; + __I uint8_t EALCAP; + __IO uint8_t TDC; + __IO uint8_t RECNT; + __IO uint8_t TECNT; + __IO uint8_t ACFCTRL; + uint8_t RESERVED2[1]; + __IO uint16_t ACFEN; + __IO uint32_t ACF; + uint8_t RESERVED3[2]; + __IO uint8_t TBSLOT; + __IO uint8_t TTCFG; + __IO uint32_t REF_MSG; + __IO uint16_t TRG_CFG; + __IO uint16_t TT_TRIG; + __IO uint16_t TT_WTRIG; +} CM_CAN_TypeDef; + +/** + * @brief CMP + */ +typedef struct { + __IO uint8_t MDR; + __IO uint8_t FIR; + __IO uint8_t OCR; + __IO uint8_t PMSR; + __IO uint16_t TWSR; + __IO uint16_t TWPR; + __IO uint16_t VISR; +} CM_CMP_TypeDef; + +/** + * @brief CMU + */ +typedef struct { + __IO uint8_t XTAL32CR; + uint8_t RESERVED0[3]; + __IO uint8_t XTAL32CFGR; + uint8_t RESERVED1[15]; + __IO uint8_t XTAL32NFR; + uint8_t RESERVED2[7]; + __IO uint8_t LRCCR; + uint8_t RESERVED3[3]; + __IO uint8_t RTCLRCCR; + uint8_t RESERVED4[3]; + __IO uint8_t LRCTRM; + uint8_t RESERVED5[7]; + __IO uint8_t RTCLRCTRM; + uint8_t RESERVED6[2123]; + __IO uint8_t XTALCFGR; + uint8_t RESERVED7[29591]; + __IO uint16_t PERICKSEL; + __IO uint16_t I2SCKSEL; + uint8_t RESERVED8[4]; + __IO uint8_t CANCKCFGR; + uint8_t RESERVED9[7]; + __IO uint32_t SCFGR; + __IO uint8_t USBCKCFGR; + uint8_t RESERVED10[1]; + __IO uint8_t CKSWR; + uint8_t RESERVED11[3]; + __IO uint8_t PLLHCR; + uint8_t RESERVED12[3]; + __IO uint8_t PLLACR; + uint8_t RESERVED13[3]; + __IO uint8_t XTALCR; + uint8_t RESERVED14[3]; + __IO uint8_t HRCCR; + uint8_t RESERVED15[1]; + __IO uint8_t MRCCR; + uint8_t RESERVED16[3]; + __IO uint8_t OSCSTBSR; + __IO uint8_t MCOCFGR1; + __IO uint8_t MCOCFGR2; + __IO uint8_t TPIUCKCFGR; + __IO uint8_t XTALSTDCR; + __IO uint8_t XTALSTDSR; + uint8_t RESERVED17[31]; + __IO uint8_t MRCTRM; + __IO uint8_t HRCTRM; + uint8_t RESERVED18[63]; + __IO uint8_t XTALSTBCR; + uint8_t RESERVED19[93]; + __IO uint32_t PLLHCFGR; + __IO uint32_t PLLACFGR; +} CM_CMU_TypeDef; + +/** + * @brief CRC + */ +typedef struct { + __IO uint32_t CR; + __IO uint32_t RESLT; + uint8_t RESERVED0[120]; + __IO uint32_t DAT0; + __IO uint32_t DAT1; + __IO uint32_t DAT2; + __IO uint32_t DAT3; + __IO uint32_t DAT4; + __IO uint32_t DAT5; + __IO uint32_t DAT6; + __IO uint32_t DAT7; + __IO uint32_t DAT8; + __IO uint32_t DAT9; + __IO uint32_t DAT10; + __IO uint32_t DAT11; + __IO uint32_t DAT12; + __IO uint32_t DAT13; + __IO uint32_t DAT14; + __IO uint32_t DAT15; + __IO uint32_t DAT16; + __IO uint32_t DAT17; + __IO uint32_t DAT18; + __IO uint32_t DAT19; + __IO uint32_t DAT20; + __IO uint32_t DAT21; + __IO uint32_t DAT22; + __IO uint32_t DAT23; + __IO uint32_t DAT24; + __IO uint32_t DAT25; + __IO uint32_t DAT26; + __IO uint32_t DAT27; + __IO uint32_t DAT28; + __IO uint32_t DAT29; + __IO uint32_t DAT30; + __IO uint32_t DAT31; +} CM_CRC_TypeDef; + +/** + * @brief CTC + */ +typedef struct { + __IO uint32_t CR1; + __IO uint32_t CR2; + __I uint32_t STR; +} CM_CTC_TypeDef; + +/** + * @brief DAC + */ +typedef struct { + __IO uint16_t DADR1; + __IO uint16_t DADR2; + __IO uint16_t DACR; + __IO uint16_t DAADPCR; + uint8_t RESERVED0[20]; + __IO uint16_t DAOCR; +} CM_DAC_TypeDef; + +/** + * @brief DBGC + */ +typedef struct { + __IO uint32_t AUTHID0; + __IO uint32_t AUTHID1; + __IO uint32_t AUTHID2; + __IO uint32_t RESV0; + __IO uint32_t MCUSTAT; + __IO uint32_t MCUCTL; + __IO uint32_t FMCCTL; + __IO uint32_t MCUDBGCSTAT; + __IO uint32_t MCUSTPCTL; + __IO uint32_t MCUTRACECTL; + __IO uint32_t MCUSTPCTL2; +} CM_DBGC_TypeDef; + +/** + * @brief DCU + */ +typedef struct { + __IO uint32_t CTL; + __I uint32_t FLAG; + __IO uint32_t DATA0; + __IO uint32_t DATA1; + __IO uint32_t DATA2; + __O uint32_t FLAGCLR; + __IO uint32_t INTSEL; +} CM_DCU_TypeDef; + +/** + * @brief DMA + */ +typedef struct { + __IO uint32_t EN; + __I uint32_t INTSTAT0; + __I uint32_t INTSTAT1; + __IO uint32_t INTMASK0; + __IO uint32_t INTMASK1; + __IO uint32_t INTCLR0; + __IO uint32_t INTCLR1; + __IO uint32_t CHEN; + __I uint32_t REQSTAT; + __I uint32_t CHSTAT; + uint8_t RESERVED0[4]; + __IO uint32_t RCFGCTL; + uint8_t RESERVED1[4]; + __IO uint32_t CHENCLR; + uint8_t RESERVED2[8]; + __IO uint32_t SAR0; + __IO uint32_t DAR0; + __IO uint32_t DTCTL0; + union { + __IO uint32_t RPT0; + __IO uint32_t RPTB0; + }; + union { + __IO uint32_t SNSEQCTL0; + __IO uint32_t SNSEQCTLB0; + }; + union { + __IO uint32_t DNSEQCTL0; + __IO uint32_t DNSEQCTLB0; + }; + __IO uint32_t LLP0; + __IO uint32_t CHCTL0; + __I uint32_t MONSAR0; + __I uint32_t MONDAR0; + __I uint32_t MONDTCTL0; + __I uint32_t MONRPT0; + __I uint32_t MONSNSEQCTL0; + __I uint32_t MONDNSEQCTL0; + uint8_t RESERVED3[8]; + __IO uint32_t SAR1; + __IO uint32_t DAR1; + __IO uint32_t DTCTL1; + union { + __IO uint32_t RPT1; + __IO uint32_t RPTB1; + }; + union { + __IO uint32_t SNSEQCTL1; + __IO uint32_t SNSEQCTLB1; + }; + union { + __IO uint32_t DNSEQCTL1; + __IO uint32_t DNSEQCTLB1; + }; + __IO uint32_t LLP1; + __IO uint32_t CHCTL1; + __I uint32_t MONSAR1; + __I uint32_t MONDAR1; + __I uint32_t MONDTCTL1; + __I uint32_t MONRPT1; + __I uint32_t MONSNSEQCTL1; + __I uint32_t MONDNSEQCTL1; + uint8_t RESERVED4[8]; + __IO uint32_t SAR2; + __IO uint32_t DAR2; + __IO uint32_t DTCTL2; + union { + __IO uint32_t RPT2; + __IO uint32_t RPTB2; + }; + union { + __IO uint32_t SNSEQCTL2; + __IO uint32_t SNSEQCTLB2; + }; + union { + __IO uint32_t DNSEQCTL2; + __IO uint32_t DNSEQCTLB2; + }; + __IO uint32_t LLP2; + __IO uint32_t CHCTL2; + __I uint32_t MONSAR2; + __I uint32_t MONDAR2; + __I uint32_t MONDTCTL2; + __I uint32_t MONRPT2; + __I uint32_t MONSNSEQCTL2; + __I uint32_t MONDNSEQCTL2; + uint8_t RESERVED5[8]; + __IO uint32_t SAR3; + __IO uint32_t DAR3; + __IO uint32_t DTCTL3; + union { + __IO uint32_t RPT3; + __IO uint32_t RPTB3; + }; + union { + __IO uint32_t SNSEQCTL3; + __IO uint32_t SNSEQCTLB3; + }; + union { + __IO uint32_t DNSEQCTL3; + __IO uint32_t DNSEQCTLB3; + }; + __IO uint32_t LLP3; + __IO uint32_t CHCTL3; + __I uint32_t MONSAR3; + __I uint32_t MONDAR3; + __I uint32_t MONDTCTL3; + __I uint32_t MONRPT3; + __I uint32_t MONSNSEQCTL3; + __I uint32_t MONDNSEQCTL3; + uint8_t RESERVED6[8]; + __IO uint32_t SAR4; + __IO uint32_t DAR4; + __IO uint32_t DTCTL4; + union { + __IO uint32_t RPT4; + __IO uint32_t RPTB4; + }; + union { + __IO uint32_t SNSEQCTL4; + __IO uint32_t SNSEQCTLB4; + }; + union { + __IO uint32_t DNSEQCTL4; + __IO uint32_t DNSEQCTLB4; + }; + __IO uint32_t LLP4; + __IO uint32_t CHCTL4; + __I uint32_t MONSAR4; + __I uint32_t MONDAR4; + __I uint32_t MONDTCTL4; + __I uint32_t MONRPT4; + __I uint32_t MONSNSEQCTL4; + __I uint32_t MONDNSEQCTL4; + uint8_t RESERVED7[8]; + __IO uint32_t SAR5; + __IO uint32_t DAR5; + __IO uint32_t DTCTL5; + union { + __IO uint32_t RPT5; + __IO uint32_t RPTB5; + }; + union { + __IO uint32_t SNSEQCTL5; + __IO uint32_t SNSEQCTLB5; + }; + union { + __IO uint32_t DNSEQCTL5; + __IO uint32_t DNSEQCTLB5; + }; + __IO uint32_t LLP5; + __IO uint32_t CHCTL5; + __I uint32_t MONSAR5; + __I uint32_t MONDAR5; + __I uint32_t MONDTCTL5; + __I uint32_t MONRPT5; + __I uint32_t MONSNSEQCTL5; + __I uint32_t MONDNSEQCTL5; + uint8_t RESERVED8[8]; + __IO uint32_t SAR6; + __IO uint32_t DAR6; + __IO uint32_t DTCTL6; + union { + __IO uint32_t RPT6; + __IO uint32_t RPTB6; + }; + union { + __IO uint32_t SNSEQCTL6; + __IO uint32_t SNSEQCTLB6; + }; + union { + __IO uint32_t DNSEQCTL6; + __IO uint32_t DNSEQCTLB6; + }; + __IO uint32_t LLP6; + __IO uint32_t CHCTL6; + __I uint32_t MONSAR6; + __I uint32_t MONDAR6; + __I uint32_t MONDTCTL6; + __I uint32_t MONRPT6; + __I uint32_t MONSNSEQCTL6; + __I uint32_t MONDNSEQCTL6; + uint8_t RESERVED9[8]; + __IO uint32_t SAR7; + __IO uint32_t DAR7; + __IO uint32_t DTCTL7; + union { + __IO uint32_t RPT7; + __IO uint32_t RPTB7; + }; + union { + __IO uint32_t SNSEQCTL7; + __IO uint32_t SNSEQCTLB7; + }; + union { + __IO uint32_t DNSEQCTL7; + __IO uint32_t DNSEQCTLB7; + }; + __IO uint32_t LLP7; + __IO uint32_t CHCTL7; + __I uint32_t MONSAR7; + __I uint32_t MONDAR7; + __I uint32_t MONDTCTL7; + __I uint32_t MONRPT7; + __I uint32_t MONSNSEQCTL7; + __I uint32_t MONDNSEQCTL7; +} CM_DMA_TypeDef; + +/** + * @brief DMC + */ +typedef struct { + __I uint32_t STSR; + __O uint32_t STCR; + __O uint32_t CMDR; + __IO uint32_t CPCR; + __IO uint32_t RFTR; + __IO uint32_t TMCR_T_CASL; + __IO uint32_t TMCR_T_DQSS; + __IO uint32_t TMCR_T_MRD; + __IO uint32_t TMCR_T_RAS; + __IO uint32_t TMCR_T_RC; + __IO uint32_t TMCR_T_RCD; + __IO uint32_t TMCR_T_RFC; + __IO uint32_t TMCR_T_RP; + __IO uint32_t TMCR_T_RRD; + __IO uint32_t TMCR_T_WR; + __IO uint32_t TMCR_T_WTR; + __IO uint32_t TMCR_T_XP; + __IO uint32_t TMCR_T_XSR; + __IO uint32_t TMCR_T_ESR; + uint8_t RESERVED0[436]; + __IO uint32_t CSCR0; + __IO uint32_t CSCR1; + __IO uint32_t CSCR2; + __IO uint32_t CSCR3; + uint8_t RESERVED1[240]; + __IO uint32_t BACR; +} CM_DMC_TypeDef; + +/** + * @brief DVP + */ +typedef struct { + __IO uint32_t CTR; + __I uint32_t DTR; + __IO uint32_t STR; + __IO uint32_t IER; + __I uint32_t DMR; + uint8_t RESERVED0[12]; + __IO uint32_t SSYNDR; + __IO uint32_t SSYNMR; + __IO uint32_t CPSFTR; + __IO uint32_t CPSZER; +} CM_DVP_TypeDef; + +/** + * @brief EFM + */ +typedef struct { + __IO uint32_t FAPRT; + __IO uint32_t KEY1; + __IO uint32_t KEY2; + uint8_t RESERVED0[8]; + __IO uint32_t FSTP; + __IO uint32_t FRMC; + __IO uint32_t FWMC; + __I uint32_t FSR; + __IO uint32_t FSCLR; + __IO uint32_t FITE; + __I uint32_t FSWP; + uint8_t RESERVED1[16]; + __I uint32_t CHIPID; + uint8_t RESERVED2[12]; + __I uint32_t UQID0; + __I uint32_t UQID1; + __I uint32_t UQID2; + uint8_t RESERVED3[164]; + __IO uint32_t MMF_REMPRT; + __IO uint32_t MMF_REMCR0; + __IO uint32_t MMF_REMCR1; + uint8_t RESERVED4[116]; + __IO uint32_t WLOCK; + uint8_t RESERVED5[12]; + __IO uint32_t F0NWPRT0; + __IO uint32_t F0NWPRT1; + __IO uint32_t F0NWPRT2; + __IO uint32_t F0NWPRT3; + __IO uint32_t F1NWPRT0; + __IO uint32_t F1NWPRT1; + __IO uint32_t F1NWPRT2; + __IO uint32_t F1NWPRT3; +} CM_EFM_TypeDef; + +/** + * @brief EMB + */ +typedef struct { + __IO uint32_t CTL1; + __IO uint32_t CTL2; + __IO uint32_t SOE; + __I uint32_t STAT; + __O uint32_t STATCLR; + __IO uint32_t INTEN; + __IO uint32_t RLSSEL; +} CM_EMB_TypeDef; + +/** + * @brief ETH + */ +typedef struct { + uint8_t RESERVED0[21520]; + __IO uint32_t MAC_IFCONFR; + uint8_t RESERVED1[44012]; + __IO uint32_t MAC_CONFIGR; + __IO uint32_t MAC_FLTCTLR; + __IO uint32_t MAC_HASHTHR; + __IO uint32_t MAC_HASHTLR; + __IO uint32_t MAC_SMIADDR; + __IO uint32_t MAC_SMIDATR; + __IO uint32_t MAC_FLOCTLR; + __IO uint32_t MAC_VTAFLTR; + uint8_t RESERVED2[4]; + __I uint32_t MAC_MACSTSR; + __IO uint32_t MAC_RTWKFFR; + __IO uint32_t MAC_PMTCTLR; + uint8_t RESERVED3[8]; + __I uint32_t MAC_INTSTSR; + __IO uint32_t MAC_INTMSKR; + __IO uint32_t MAC_MACADHR0; + __IO uint32_t MAC_MACADLR0; + __IO uint32_t MAC_MACADHR1; + __IO uint32_t MAC_MACADLR1; + __IO uint32_t MAC_MACADHR2; + __IO uint32_t MAC_MACADLR2; + __IO uint32_t MAC_MACADHR3; + __IO uint32_t MAC_MACADLR3; + __IO uint32_t MAC_MACADHR4; + __IO uint32_t MAC_MACADLR4; + uint8_t RESERVED4[152]; + __IO uint32_t MMC_MMCCTLR; + __I uint32_t MMC_REVSTSR; + __I uint32_t MMC_TRSSTSR; + __IO uint32_t MMC_RITCTLR; + __IO uint32_t MMC_TITCTLR; + uint8_t RESERVED5[8]; + __I uint32_t MMC_TXBRGFR; + __I uint32_t MMC_TXMUGFR; + uint8_t RESERVED6[48]; + __I uint32_t MMC_TXDEEFR; + __I uint32_t MMC_TXLCEFR; + __I uint32_t MMC_TXECEFR; + __I uint32_t MMC_TXCAEFR; + uint8_t RESERVED7[4]; + __I uint32_t MMC_TXUNGFR; + __I uint32_t MMC_TXEDEFR; + uint8_t RESERVED8[28]; + __I uint32_t MMC_RXBRGFR; + __I uint32_t MMC_RXMUGFR; + __I uint32_t MMC_RXCREFR; + __I uint32_t MMC_RXALEFR; + __I uint32_t MMC_RXRUEFR; + uint8_t RESERVED9[36]; + __I uint32_t MMC_RXUNGFR; + __I uint32_t MMC_RXLEEFR; + __I uint32_t MMC_RXOREFR; + uint8_t RESERVED10[560]; + __IO uint32_t MAC_L34CTLR; + __IO uint32_t MAC_L4PORTR; + uint8_t RESERVED11[8]; + __IO uint32_t MAC_L3ADDRR0; + __IO uint32_t MAC_L3ADDRR1; + __IO uint32_t MAC_L3ADDRR2; + __IO uint32_t MAC_L3ADDRR3; + uint8_t RESERVED12[356]; + __IO uint32_t MAC_VTACTLR; + __IO uint32_t MAC_VLAHTBR; + uint8_t RESERVED13[372]; + __IO uint32_t PTP_TSPCTLR; + __IO uint32_t PTP_TSPNSAR; + __I uint32_t PTP_TMSSECR; + __I uint32_t PTP_TMSNSER; + __IO uint32_t PTP_TMUSECR; + __IO uint32_t PTP_TMUNSER; + __IO uint32_t PTP_TSPADDR; + __IO uint32_t PTP_TMTSECR0; + __IO uint32_t PTP_TMTNSER0; + uint8_t RESERVED14[4]; + __I uint32_t PTP_TSPSTSR; + __IO uint32_t PTP_PPSCTLR; + uint8_t RESERVED15[80]; + __IO uint32_t PTP_TMTSECR1; + __IO uint32_t PTP_TMTNSER1; + uint8_t RESERVED16[2168]; + __IO uint32_t DMA_BUSMODR; + __IO uint32_t DMA_TXPOLLR; + __IO uint32_t DMA_RXPOLLR; + __IO uint32_t DMA_RXDLADR; + __IO uint32_t DMA_TXDLADR; + __IO uint32_t DMA_DMASTSR; + __IO uint32_t DMA_OPRMODR; + __IO uint32_t DMA_INTENAR; + __I uint32_t DMA_RFRCNTR; + __IO uint32_t DMA_REVWDTR; + uint8_t RESERVED17[32]; + __I uint32_t DMA_CHTXDER; + __I uint32_t DMA_CHRXDER; + __I uint32_t DMA_CHTXBFR; + __I uint32_t DMA_CHRXBFR; +} CM_ETH_TypeDef; + +/** + * @brief FCM + */ +typedef struct { + __IO uint32_t LVR; + __IO uint32_t UVR; + __I uint32_t CNTR; + __IO uint32_t STR; + __IO uint32_t MCCR; + __IO uint32_t RCCR; + __IO uint32_t RIER; + __I uint32_t SR; + __O uint32_t CLR; +} CM_FCM_TypeDef; + +/** + * @brief FMAC + */ +typedef struct { + __IO uint32_t ENR; + __IO uint32_t CTR; + __IO uint32_t IER; + __IO uint32_t DTR; + __IO uint32_t RTR0; + __IO uint32_t RTR1; + __IO uint32_t STR; + uint8_t RESERVED0[4]; + __IO uint32_t COR0; + __IO uint32_t COR1; + __IO uint32_t COR2; + __IO uint32_t COR3; + __IO uint32_t COR4; + __IO uint32_t COR5; + __IO uint32_t COR6; + __IO uint32_t COR7; + __IO uint32_t COR8; + __IO uint32_t COR9; + __IO uint32_t COR10; + __IO uint32_t COR11; + __IO uint32_t COR12; + __IO uint32_t COR13; + __IO uint32_t COR14; + __IO uint32_t COR15; + __IO uint32_t COR16; +} CM_FMAC_TypeDef; + +/** + * @brief GPIO + */ +typedef struct { + __I uint16_t PIDRA; + uint8_t RESERVED0[2]; + __IO uint16_t PODRA; + __IO uint16_t POERA; + __O uint16_t POSRA; + __O uint16_t PORRA; + __O uint16_t POTRA; + uint8_t RESERVED1[2]; + __I uint16_t PIDRB; + uint8_t RESERVED2[2]; + __IO uint16_t PODRB; + __IO uint16_t POERB; + __O uint16_t POSRB; + __O uint16_t PORRB; + __O uint16_t POTRB; + uint8_t RESERVED3[2]; + __I uint16_t PIDRC; + uint8_t RESERVED4[2]; + __IO uint16_t PODRC; + __IO uint16_t POERC; + __O uint16_t POSRC; + __O uint16_t PORRC; + __O uint16_t POTRC; + uint8_t RESERVED5[2]; + __I uint16_t PIDRD; + uint8_t RESERVED6[2]; + __IO uint16_t PODRD; + __IO uint16_t POERD; + __O uint16_t POSRD; + __O uint16_t PORRD; + __O uint16_t POTRD; + uint8_t RESERVED7[2]; + __I uint16_t PIDRE; + uint8_t RESERVED8[2]; + __IO uint16_t PODRE; + __IO uint16_t POERE; + __O uint16_t POSRE; + __O uint16_t PORRE; + __O uint16_t POTRE; + uint8_t RESERVED9[2]; + __I uint16_t PIDRF; + uint8_t RESERVED10[2]; + __IO uint16_t PODRF; + __IO uint16_t POERF; + __O uint16_t POSRF; + __O uint16_t PORRF; + __O uint16_t POTRF; + uint8_t RESERVED11[2]; + __I uint16_t PIDRG; + uint8_t RESERVED12[2]; + __IO uint16_t PODRG; + __IO uint16_t POERG; + __O uint16_t POSRG; + __O uint16_t PORRG; + __O uint16_t POTRG; + uint8_t RESERVED13[2]; + __I uint16_t PIDRH; + uint8_t RESERVED14[2]; + __IO uint16_t PODRH; + __IO uint16_t POERH; + __O uint16_t POSRH; + __O uint16_t PORRH; + __O uint16_t POTRH; + uint8_t RESERVED15[2]; + __I uint16_t PIDRI; + uint8_t RESERVED16[2]; + __IO uint16_t PODRI; + __IO uint16_t POERI; + __O uint16_t POSRI; + __O uint16_t PORRI; + __O uint16_t POTRI; + uint8_t RESERVED17[870]; + __IO uint16_t PSPCR; + uint8_t RESERVED18[2]; + __IO uint16_t PCCR; + __IO uint16_t PINAER; + __IO uint16_t PWPR; + uint8_t RESERVED19[2]; + __IO uint16_t PCRA0; + __IO uint16_t PFSRA0; + __IO uint16_t PCRA1; + __IO uint16_t PFSRA1; + __IO uint16_t PCRA2; + __IO uint16_t PFSRA2; + __IO uint16_t PCRA3; + __IO uint16_t PFSRA3; + __IO uint16_t PCRA4; + __IO uint16_t PFSRA4; + __IO uint16_t PCRA5; + __IO uint16_t PFSRA5; + __IO uint16_t PCRA6; + __IO uint16_t PFSRA6; + __IO uint16_t PCRA7; + __IO uint16_t PFSRA7; + __IO uint16_t PCRA8; + __IO uint16_t PFSRA8; + __IO uint16_t PCRA9; + __IO uint16_t PFSRA9; + __IO uint16_t PCRA10; + __IO uint16_t PFSRA10; + __IO uint16_t PCRA11; + __IO uint16_t PFSRA11; + __IO uint16_t PCRA12; + __IO uint16_t PFSRA12; + __IO uint16_t PCRA13; + __IO uint16_t PFSRA13; + __IO uint16_t PCRA14; + __IO uint16_t PFSRA14; + __IO uint16_t PCRA15; + __IO uint16_t PFSRA15; + __IO uint16_t PCRB0; + __IO uint16_t PFSRB0; + __IO uint16_t PCRB1; + __IO uint16_t PFSRB1; + __IO uint16_t PCRB2; + __IO uint16_t PFSRB2; + __IO uint16_t PCRB3; + __IO uint16_t PFSRB3; + __IO uint16_t PCRB4; + __IO uint16_t PFSRB4; + __IO uint16_t PCRB5; + __IO uint16_t PFSRB5; + __IO uint16_t PCRB6; + __IO uint16_t PFSRB6; + __IO uint16_t PCRB7; + __IO uint16_t PFSRB7; + __IO uint16_t PCRB8; + __IO uint16_t PFSRB8; + __IO uint16_t PCRB9; + __IO uint16_t PFSRB9; + __IO uint16_t PCRB10; + __IO uint16_t PFSRB10; + __IO uint16_t PCRB11; + __IO uint16_t PFSRB11; + __IO uint16_t PCRB12; + __IO uint16_t PFSRB12; + __IO uint16_t PCRB13; + __IO uint16_t PFSRB13; + __IO uint16_t PCRB14; + __IO uint16_t PFSRB14; + __IO uint16_t PCRB15; + __IO uint16_t PFSRB15; + __IO uint16_t PCRC0; + __IO uint16_t PFSRC0; + __IO uint16_t PCRC1; + __IO uint16_t PFSRC1; + __IO uint16_t PCRC2; + __IO uint16_t PFSRC2; + __IO uint16_t PCRC3; + __IO uint16_t PFSRC3; + __IO uint16_t PCRC4; + __IO uint16_t PFSRC4; + __IO uint16_t PCRC5; + __IO uint16_t PFSRC5; + __IO uint16_t PCRC6; + __IO uint16_t PFSRC6; + __IO uint16_t PCRC7; + __IO uint16_t PFSRC7; + __IO uint16_t PCRC8; + __IO uint16_t PFSRC8; + __IO uint16_t PCRC9; + __IO uint16_t PFSRC9; + __IO uint16_t PCRC10; + __IO uint16_t PFSRC10; + __IO uint16_t PCRC11; + __IO uint16_t PFSRC11; + __IO uint16_t PCRC12; + __IO uint16_t PFSRC12; + __IO uint16_t PCRC13; + __IO uint16_t PFSRC13; + __IO uint16_t PCRC14; + __IO uint16_t PFSRC14; + __IO uint16_t PCRC15; + __IO uint16_t PFSRC15; + __IO uint16_t PCRD0; + __IO uint16_t PFSRD0; + __IO uint16_t PCRD1; + __IO uint16_t PFSRD1; + __IO uint16_t PCRD2; + __IO uint16_t PFSRD2; + __IO uint16_t PCRD3; + __IO uint16_t PFSRD3; + __IO uint16_t PCRD4; + __IO uint16_t PFSRD4; + __IO uint16_t PCRD5; + __IO uint16_t PFSRD5; + __IO uint16_t PCRD6; + __IO uint16_t PFSRD6; + __IO uint16_t PCRD7; + __IO uint16_t PFSRD7; + __IO uint16_t PCRD8; + __IO uint16_t PFSRD8; + __IO uint16_t PCRD9; + __IO uint16_t PFSRD9; + __IO uint16_t PCRD10; + __IO uint16_t PFSRD10; + __IO uint16_t PCRD11; + __IO uint16_t PFSRD11; + __IO uint16_t PCRD12; + __IO uint16_t PFSRD12; + __IO uint16_t PCRD13; + __IO uint16_t PFSRD13; + __IO uint16_t PCRD14; + __IO uint16_t PFSRD14; + __IO uint16_t PCRD15; + __IO uint16_t PFSRD15; + __IO uint16_t PCRE0; + __IO uint16_t PFSRE0; + __IO uint16_t PCRE1; + __IO uint16_t PFSRE1; + __IO uint16_t PCRE2; + __IO uint16_t PFSRE2; + __IO uint16_t PCRE3; + __IO uint16_t PFSRE3; + __IO uint16_t PCRE4; + __IO uint16_t PFSRE4; + __IO uint16_t PCRE5; + __IO uint16_t PFSRE5; + __IO uint16_t PCRE6; + __IO uint16_t PFSRE6; + __IO uint16_t PCRE7; + __IO uint16_t PFSRE7; + __IO uint16_t PCRE8; + __IO uint16_t PFSRE8; + __IO uint16_t PCRE9; + __IO uint16_t PFSRE9; + __IO uint16_t PCRE10; + __IO uint16_t PFSRE10; + __IO uint16_t PCRE11; + __IO uint16_t PFSRE11; + __IO uint16_t PCRE12; + __IO uint16_t PFSRE12; + __IO uint16_t PCRE13; + __IO uint16_t PFSRE13; + __IO uint16_t PCRE14; + __IO uint16_t PFSRE14; + __IO uint16_t PCRE15; + __IO uint16_t PFSRE15; + __IO uint16_t PCRF0; + __IO uint16_t PFSRF0; + __IO uint16_t PCRF1; + __IO uint16_t PFSRF1; + __IO uint16_t PCRF2; + __IO uint16_t PFSRF2; + __IO uint16_t PCRF3; + __IO uint16_t PFSRF3; + __IO uint16_t PCRF4; + __IO uint16_t PFSRF4; + __IO uint16_t PCRF5; + __IO uint16_t PFSRF5; + __IO uint16_t PCRF6; + __IO uint16_t PFSRF6; + __IO uint16_t PCRF7; + __IO uint16_t PFSRF7; + __IO uint16_t PCRF8; + __IO uint16_t PFSRF8; + __IO uint16_t PCRF9; + __IO uint16_t PFSRF9; + __IO uint16_t PCRF10; + __IO uint16_t PFSRF10; + __IO uint16_t PCRF11; + __IO uint16_t PFSRF11; + __IO uint16_t PCRF12; + __IO uint16_t PFSRF12; + __IO uint16_t PCRF13; + __IO uint16_t PFSRF13; + __IO uint16_t PCRF14; + __IO uint16_t PFSRF14; + __IO uint16_t PCRF15; + __IO uint16_t PFSRF15; + __IO uint16_t PCRG0; + __IO uint16_t PFSRG0; + __IO uint16_t PCRG1; + __IO uint16_t PFSRG1; + __IO uint16_t PCRG2; + __IO uint16_t PFSRG2; + __IO uint16_t PCRG3; + __IO uint16_t PFSRG3; + __IO uint16_t PCRG4; + __IO uint16_t PFSRG4; + __IO uint16_t PCRG5; + __IO uint16_t PFSRG5; + __IO uint16_t PCRG6; + __IO uint16_t PFSRG6; + __IO uint16_t PCRG7; + __IO uint16_t PFSRG7; + __IO uint16_t PCRG8; + __IO uint16_t PFSRG8; + __IO uint16_t PCRG9; + __IO uint16_t PFSRG9; + __IO uint16_t PCRG10; + __IO uint16_t PFSRG10; + __IO uint16_t PCRG11; + __IO uint16_t PFSRG11; + __IO uint16_t PCRG12; + __IO uint16_t PFSRG12; + __IO uint16_t PCRG13; + __IO uint16_t PFSRG13; + __IO uint16_t PCRG14; + __IO uint16_t PFSRG14; + __IO uint16_t PCRG15; + __IO uint16_t PFSRG15; + __IO uint16_t PCRH0; + __IO uint16_t PFSRH0; + __IO uint16_t PCRH1; + __IO uint16_t PFSRH1; + __IO uint16_t PCRH2; + __IO uint16_t PFSRH2; + __IO uint16_t PCRH3; + __IO uint16_t PFSRH3; + __IO uint16_t PCRH4; + __IO uint16_t PFSRH4; + __IO uint16_t PCRH5; + __IO uint16_t PFSRH5; + __IO uint16_t PCRH6; + __IO uint16_t PFSRH6; + __IO uint16_t PCRH7; + __IO uint16_t PFSRH7; + __IO uint16_t PCRH8; + __IO uint16_t PFSRH8; + __IO uint16_t PCRH9; + __IO uint16_t PFSRH9; + __IO uint16_t PCRH10; + __IO uint16_t PFSRH10; + __IO uint16_t PCRH11; + __IO uint16_t PFSRH11; + __IO uint16_t PCRH12; + __IO uint16_t PFSRH12; + __IO uint16_t PCRH13; + __IO uint16_t PFSRH13; + __IO uint16_t PCRH14; + __IO uint16_t PFSRH14; + __IO uint16_t PCRH15; + __IO uint16_t PFSRH15; + __IO uint16_t PCRI0; + __IO uint16_t PFSRI0; + __IO uint16_t PCRI1; + __IO uint16_t PFSRI1; + __IO uint16_t PCRI2; + __IO uint16_t PFSRI2; + __IO uint16_t PCRI3; + __IO uint16_t PFSRI3; + __IO uint16_t PCRI4; + __IO uint16_t PFSRI4; + __IO uint16_t PCRI5; + __IO uint16_t PFSRI5; + __IO uint16_t PCRI6; + __IO uint16_t PFSRI6; + __IO uint16_t PCRI7; + __IO uint16_t PFSRI7; + __IO uint16_t PCRI8; + __IO uint16_t PFSRI8; + __IO uint16_t PCRI9; + __IO uint16_t PFSRI9; + __IO uint16_t PCRI10; + __IO uint16_t PFSRI10; + __IO uint16_t PCRI11; + __IO uint16_t PFSRI11; + __IO uint16_t PCRI12; + __IO uint16_t PFSRI12; + __IO uint16_t PCRI13; + __IO uint16_t PFSRI13; +} CM_GPIO_TypeDef; + +/** + * @brief HASH + */ +typedef struct { + __IO uint32_t CR; + uint8_t RESERVED0[12]; + __IO uint32_t HR7; + __IO uint32_t HR6; + __IO uint32_t HR5; + __IO uint32_t HR4; + __IO uint32_t HR3; + __IO uint32_t HR2; + __IO uint32_t HR1; + __IO uint32_t HR0; + uint8_t RESERVED1[16]; + __IO uint32_t DR15; + __IO uint32_t DR14; + __IO uint32_t DR13; + __IO uint32_t DR12; + __IO uint32_t DR11; + __IO uint32_t DR10; + __IO uint32_t DR9; + __IO uint32_t DR8; + __IO uint32_t DR7; + __IO uint32_t DR6; + __IO uint32_t DR5; + __IO uint32_t DR4; + __IO uint32_t DR3; + __IO uint32_t DR2; + __IO uint32_t DR1; + __IO uint32_t DR0; +} CM_HASH_TypeDef; + +/** + * @brief HRPWM + */ +typedef struct { + __IO uint32_t CR1; + __IO uint32_t CR2; + __IO uint32_t CR3; + __IO uint32_t CR4; + __IO uint32_t CR5; + __IO uint32_t CR6; + __IO uint32_t CR7; + __IO uint32_t CR8; + __IO uint32_t CR9; + __IO uint32_t CR10; + __IO uint32_t CR11; + __IO uint32_t CR12; + __IO uint32_t CR13; + __IO uint32_t CR14; + __IO uint32_t CR15; + __IO uint32_t CR16; + uint8_t RESERVED0[16]; + __IO uint32_t CALCR0; + __IO uint32_t CALCR1; +} CM_HRPWM_TypeDef; + +/** + * @brief I2C + */ +typedef struct { + __IO uint32_t CR1; + __IO uint32_t CR2; + __IO uint32_t CR3; + __IO uint32_t CR4; + __IO uint32_t SLR0; + __IO uint32_t SLR1; + __IO uint32_t SLTR; + __IO uint32_t SR; + __O uint32_t CLR; + __O uint8_t DTR; + uint8_t RESERVED0[3]; + __I uint8_t DRR; + uint8_t RESERVED1[3]; + __IO uint32_t CCR; + __IO uint32_t FLTR; +} CM_I2C_TypeDef; + +/** + * @brief I2S + */ +typedef struct { + __IO uint32_t CTRL; + __I uint32_t SR; + __IO uint32_t ER; + __IO uint32_t CFGR; + __O uint32_t TXBUF; + __I uint32_t RXBUF; + __IO uint32_t PR; +} CM_I2S_TypeDef; + +/** + * @brief ICG + */ +typedef struct { + __I uint32_t ICG0; + __I uint32_t ICG1; + __I uint32_t ICG2; + __I uint32_t ICG3; +} CM_ICG_TypeDef; + +/** + * @brief INTC + */ +typedef struct { + __IO uint32_t NOCCR; + __IO uint32_t NMIENR; + __IO uint32_t NMIFR; + __IO uint32_t NMICFR; + __IO uint32_t EIRQCR0; + __IO uint32_t EIRQCR1; + __IO uint32_t EIRQCR2; + __IO uint32_t EIRQCR3; + __IO uint32_t EIRQCR4; + __IO uint32_t EIRQCR5; + __IO uint32_t EIRQCR6; + __IO uint32_t EIRQCR7; + __IO uint32_t EIRQCR8; + __IO uint32_t EIRQCR9; + __IO uint32_t EIRQCR10; + __IO uint32_t EIRQCR11; + __IO uint32_t EIRQCR12; + __IO uint32_t EIRQCR13; + __IO uint32_t EIRQCR14; + __IO uint32_t EIRQCR15; + __IO uint32_t WUPEN; + __IO uint32_t EIRQFR; + __IO uint32_t EIRQCFR; + __IO uint32_t SEL0; + __IO uint32_t SEL1; + __IO uint32_t SEL2; + __IO uint32_t SEL3; + __IO uint32_t SEL4; + __IO uint32_t SEL5; + __IO uint32_t SEL6; + __IO uint32_t SEL7; + __IO uint32_t SEL8; + __IO uint32_t SEL9; + __IO uint32_t SEL10; + __IO uint32_t SEL11; + __IO uint32_t SEL12; + __IO uint32_t SEL13; + __IO uint32_t SEL14; + __IO uint32_t SEL15; + __IO uint32_t SEL16; + __IO uint32_t SEL17; + __IO uint32_t SEL18; + __IO uint32_t SEL19; + __IO uint32_t SEL20; + __IO uint32_t SEL21; + __IO uint32_t SEL22; + __IO uint32_t SEL23; + __IO uint32_t SEL24; + __IO uint32_t SEL25; + __IO uint32_t SEL26; + __IO uint32_t SEL27; + __IO uint32_t SEL28; + __IO uint32_t SEL29; + __IO uint32_t SEL30; + __IO uint32_t SEL31; + __IO uint32_t SEL32; + __IO uint32_t SEL33; + __IO uint32_t SEL34; + __IO uint32_t SEL35; + __IO uint32_t SEL36; + __IO uint32_t SEL37; + __IO uint32_t SEL38; + __IO uint32_t SEL39; + __IO uint32_t SEL40; + __IO uint32_t SEL41; + __IO uint32_t SEL42; + __IO uint32_t SEL43; + __IO uint32_t SEL44; + __IO uint32_t SEL45; + __IO uint32_t SEL46; + __IO uint32_t SEL47; + __IO uint32_t SEL48; + __IO uint32_t SEL49; + __IO uint32_t SEL50; + __IO uint32_t SEL51; + __IO uint32_t SEL52; + __IO uint32_t SEL53; + __IO uint32_t SEL54; + __IO uint32_t SEL55; + __IO uint32_t SEL56; + __IO uint32_t SEL57; + __IO uint32_t SEL58; + __IO uint32_t SEL59; + __IO uint32_t SEL60; + __IO uint32_t SEL61; + __IO uint32_t SEL62; + __IO uint32_t SEL63; + __IO uint32_t SEL64; + __IO uint32_t SEL65; + __IO uint32_t SEL66; + __IO uint32_t SEL67; + __IO uint32_t SEL68; + __IO uint32_t SEL69; + __IO uint32_t SEL70; + __IO uint32_t SEL71; + __IO uint32_t SEL72; + __IO uint32_t SEL73; + __IO uint32_t SEL74; + __IO uint32_t SEL75; + __IO uint32_t SEL76; + __IO uint32_t SEL77; + __IO uint32_t SEL78; + __IO uint32_t SEL79; + __IO uint32_t SEL80; + __IO uint32_t SEL81; + __IO uint32_t SEL82; + __IO uint32_t SEL83; + __IO uint32_t SEL84; + __IO uint32_t SEL85; + __IO uint32_t SEL86; + __IO uint32_t SEL87; + __IO uint32_t SEL88; + __IO uint32_t SEL89; + __IO uint32_t SEL90; + __IO uint32_t SEL91; + __IO uint32_t SEL92; + __IO uint32_t SEL93; + __IO uint32_t SEL94; + __IO uint32_t SEL95; + __IO uint32_t SEL96; + __IO uint32_t SEL97; + __IO uint32_t SEL98; + __IO uint32_t SEL99; + __IO uint32_t SEL100; + __IO uint32_t SEL101; + __IO uint32_t SEL102; + __IO uint32_t SEL103; + __IO uint32_t SEL104; + __IO uint32_t SEL105; + __IO uint32_t SEL106; + __IO uint32_t SEL107; + __IO uint32_t SEL108; + __IO uint32_t SEL109; + __IO uint32_t SEL110; + __IO uint32_t SEL111; + __IO uint32_t SEL112; + __IO uint32_t SEL113; + __IO uint32_t SEL114; + __IO uint32_t SEL115; + __IO uint32_t SEL116; + __IO uint32_t SEL117; + __IO uint32_t SEL118; + __IO uint32_t SEL119; + __IO uint32_t SEL120; + __IO uint32_t SEL121; + __IO uint32_t SEL122; + __IO uint32_t SEL123; + __IO uint32_t SEL124; + __IO uint32_t SEL125; + __IO uint32_t SEL126; + __IO uint32_t SEL127; + __IO uint32_t VSSEL128; + __IO uint32_t VSSEL129; + __IO uint32_t VSSEL130; + __IO uint32_t VSSEL131; + __IO uint32_t VSSEL132; + __IO uint32_t VSSEL133; + __IO uint32_t VSSEL134; + __IO uint32_t VSSEL135; + __IO uint32_t VSSEL136; + __IO uint32_t VSSEL137; + __IO uint32_t VSSEL138; + __IO uint32_t VSSEL139; + __IO uint32_t VSSEL140; + __IO uint32_t VSSEL141; + __IO uint32_t VSSEL142; + __IO uint32_t VSSEL143; + __IO uint32_t SWIER; + __IO uint32_t EVTER; + __IO uint32_t IER; +} CM_INTC_TypeDef; + +/** + * @brief KEYSCAN + */ +typedef struct { + __IO uint32_t SCR; + __IO uint32_t SER; + __IO uint32_t SSR; +} CM_KEYSCAN_TypeDef; + +/** + * @brief MAU + */ +typedef struct { + __IO uint32_t CSR; + __IO uint32_t DTR0; + uint8_t RESERVED0[4]; + __IO uint32_t RTR0; + __IO uint32_t DTR1; + __IO uint32_t RTR1; +} CM_MAU_TypeDef; + +/** + * @brief MPU + */ +typedef struct { + __IO uint32_t RGD0; + __IO uint32_t RGD1; + __IO uint32_t RGD2; + __IO uint32_t RGD3; + __IO uint32_t RGD4; + __IO uint32_t RGD5; + __IO uint32_t RGD6; + __IO uint32_t RGD7; + __IO uint32_t RGD8; + __IO uint32_t RGD9; + __IO uint32_t RGD10; + __IO uint32_t RGD11; + __IO uint32_t RGD12; + __IO uint32_t RGD13; + __IO uint32_t RGD14; + __IO uint32_t RGD15; + __I uint32_t SR; + __O uint32_t ECLR; + __IO uint32_t WP; + __IO uint32_t IPPR; + __IO uint32_t S1RGE; + __IO uint32_t S1RGWP; + __IO uint32_t S1RGRP; + __IO uint32_t S1CR; + __IO uint32_t S2RGE; + __IO uint32_t S2RGWP; + __IO uint32_t S2RGRP; + __IO uint32_t S2CR; + __IO uint32_t FRGE; + __IO uint32_t FRGWP; + __IO uint32_t FRGRP; + __IO uint32_t FCR; + __IO uint32_t HRGE; + __IO uint32_t HRGWP; + __IO uint32_t HRGRP; + __IO uint32_t HCR; + __IO uint32_t ERGE; + __IO uint32_t ERGWP; + __IO uint32_t ERGRP; + __IO uint32_t ECR; +} CM_MPU_TypeDef; + +/** + * @brief NFC + */ +typedef struct { + __IO uint32_t DATR_BASE; + uint8_t RESERVED0[32764]; + __IO uint32_t CMDR; + __IO uint32_t IDXR0; + uint8_t RESERVED1[40]; + __IO uint32_t IENR; + __IO uint32_t ISTR; + __IO uint32_t IRSR; + uint8_t RESERVED2[12]; + __IO uint32_t IDXR1; + __IO uint32_t TMCR0; + __IO uint32_t TMCR1; + __IO uint32_t BACR; + uint8_t RESERVED3[4]; + __IO uint32_t TMCR2; + __I uint32_t ECCR0; + __I uint32_t ECCR1; + __I uint32_t ECCR2; + __I uint32_t ECCR3; + __I uint32_t ECCR4; + __I uint32_t ECCR5; + __I uint32_t ECCR6; + __I uint32_t ECC_STAT; + __I uint32_t ECC_SYND0_0; + __I uint32_t ECC_SYND0_1; + __I uint32_t ECC_SYND0_2; + __I uint32_t ECC_SYND0_3; + __I uint32_t ECC_SYND1_0; + __I uint32_t ECC_SYND1_1; + __I uint32_t ECC_SYND1_2; + __I uint32_t ECC_SYND1_3; + __I uint32_t ECC_SYND2_0; + __I uint32_t ECC_SYND2_1; + __I uint32_t ECC_SYND2_2; + __I uint32_t ECC_SYND2_3; + __I uint32_t ECC_SYND3_0; + __I uint32_t ECC_SYND3_1; + __I uint32_t ECC_SYND3_2; + __I uint32_t ECC_SYND3_3; + __I uint32_t ECC_SYND4_0; + __I uint32_t ECC_SYND4_1; + __I uint32_t ECC_SYND4_2; + __I uint32_t ECC_SYND4_3; + __I uint32_t ECC_SYND5_0; + __I uint32_t ECC_SYND5_1; + __I uint32_t ECC_SYND5_2; + __I uint32_t ECC_SYND5_3; + __I uint32_t ECC_SYND6_0; + __I uint32_t ECC_SYND6_1; + __I uint32_t ECC_SYND6_2; + __I uint32_t ECC_SYND6_3; + __I uint32_t ECC_SYND7_0; + __I uint32_t ECC_SYND7_1; + __I uint32_t ECC_SYND7_2; + __I uint32_t ECC_SYND7_3; + __I uint32_t ECC_SYND8_0; + __I uint32_t ECC_SYND8_1; + __I uint32_t ECC_SYND8_2; + __I uint32_t ECC_SYND8_3; + __I uint32_t ECC_SYND9_0; + __I uint32_t ECC_SYND9_1; + __I uint32_t ECC_SYND9_2; + __I uint32_t ECC_SYND9_3; + __I uint32_t ECC_SYND10_0; + __I uint32_t ECC_SYND10_1; + __I uint32_t ECC_SYND10_2; + __I uint32_t ECC_SYND10_3; + __I uint32_t ECC_SYND11_0; + __I uint32_t ECC_SYND11_1; + __I uint32_t ECC_SYND11_2; + __I uint32_t ECC_SYND11_3; + __I uint32_t ECC_SYND12_0; + __I uint32_t ECC_SYND12_1; + __I uint32_t ECC_SYND12_2; + __I uint32_t ECC_SYND12_3; + __I uint32_t ECC_SYND13_0; + __I uint32_t ECC_SYND13_1; + __I uint32_t ECC_SYND13_2; + __I uint32_t ECC_SYND13_3; + __I uint32_t ECC_SYND14_0; + __I uint32_t ECC_SYND14_1; + __I uint32_t ECC_SYND14_2; + __I uint32_t ECC_SYND14_3; + __I uint32_t ECC_SYND15_0; + __I uint32_t ECC_SYND15_1; + __I uint32_t ECC_SYND15_2; + __I uint32_t ECC_SYND15_3; +} CM_NFC_TypeDef; + +/** + * @brief OTS + */ +typedef struct { + uint8_t RESERVED0[224]; + __IO uint32_t PDR1; + uint8_t RESERVED1[16]; + __IO uint32_t PDR2; + __IO uint32_t PDR3; + uint8_t RESERVED2[237828]; + __IO uint16_t CTL; + __IO uint16_t DR1; + __IO uint16_t DR2; + __IO uint16_t ECR; + __I uint32_t LPR; +} CM_OTS_TypeDef; + +/** + * @brief PERIC + */ +typedef struct { + __IO uint32_t USB_SYCTLREG; + __IO uint32_t SDIOC_SYCTLREG; + __IO uint32_t NFC_STCR; + union { + __IO uint32_t NFC_ENAR; + __IO uint32_t SMC_ENAR; + __IO uint32_t DMC_ENAR; + }; + uint8_t RESERVED0[12]; + __IO uint32_t USART1_NFC; + uint8_t RESERVED1[8]; + __I uint32_t NFC_STSR; +} CM_PERIC_TypeDef; + +/** + * @brief PWC + */ +typedef struct { + __IO uint32_t FCG0; + __IO uint32_t FCG1; + __IO uint32_t FCG2; + __IO uint32_t FCG3; + __IO uint32_t FCG0PC; + uint8_t RESERVED0[17436]; + __IO uint8_t VBATRSTR; + uint8_t RESERVED1[15]; + __IO uint8_t VBATCR; + uint8_t RESERVED2[15]; + __IO uint8_t WKTC0; + uint8_t RESERVED3[3]; + __IO uint8_t WKTC1; + uint8_t RESERVED4[3]; + __IO uint8_t WKTC2; + uint8_t RESERVED5[423]; + __IO uint8_t BKR0; + uint8_t RESERVED6[3]; + __IO uint8_t BKR1; + uint8_t RESERVED7[3]; + __IO uint8_t BKR2; + uint8_t RESERVED8[3]; + __IO uint8_t BKR3; + uint8_t RESERVED9[3]; + __IO uint8_t BKR4; + uint8_t RESERVED10[3]; + __IO uint8_t BKR5; + uint8_t RESERVED11[3]; + __IO uint8_t BKR6; + uint8_t RESERVED12[3]; + __IO uint8_t BKR7; + uint8_t RESERVED13[3]; + __IO uint8_t BKR8; + uint8_t RESERVED14[3]; + __IO uint8_t BKR9; + uint8_t RESERVED15[3]; + __IO uint8_t BKR10; + uint8_t RESERVED16[3]; + __IO uint8_t BKR11; + uint8_t RESERVED17[3]; + __IO uint8_t BKR12; + uint8_t RESERVED18[3]; + __IO uint8_t BKR13; + uint8_t RESERVED19[3]; + __IO uint8_t BKR14; + uint8_t RESERVED20[3]; + __IO uint8_t BKR15; + uint8_t RESERVED21[3]; + __IO uint8_t BKR16; + uint8_t RESERVED22[3]; + __IO uint8_t BKR17; + uint8_t RESERVED23[3]; + __IO uint8_t BKR18; + uint8_t RESERVED24[3]; + __IO uint8_t BKR19; + uint8_t RESERVED25[3]; + __IO uint8_t BKR20; + uint8_t RESERVED26[3]; + __IO uint8_t BKR21; + uint8_t RESERVED27[3]; + __IO uint8_t BKR22; + uint8_t RESERVED28[3]; + __IO uint8_t BKR23; + uint8_t RESERVED29[3]; + __IO uint8_t BKR24; + uint8_t RESERVED30[3]; + __IO uint8_t BKR25; + uint8_t RESERVED31[3]; + __IO uint8_t BKR26; + uint8_t RESERVED32[3]; + __IO uint8_t BKR27; + uint8_t RESERVED33[3]; + __IO uint8_t BKR28; + uint8_t RESERVED34[3]; + __IO uint8_t BKR29; + uint8_t RESERVED35[3]; + __IO uint8_t BKR30; + uint8_t RESERVED36[3]; + __IO uint8_t BKR31; + uint8_t RESERVED37[3]; + __IO uint8_t BKR32; + uint8_t RESERVED38[3]; + __IO uint8_t BKR33; + uint8_t RESERVED39[3]; + __IO uint8_t BKR34; + uint8_t RESERVED40[3]; + __IO uint8_t BKR35; + uint8_t RESERVED41[3]; + __IO uint8_t BKR36; + uint8_t RESERVED42[3]; + __IO uint8_t BKR37; + uint8_t RESERVED43[3]; + __IO uint8_t BKR38; + uint8_t RESERVED44[3]; + __IO uint8_t BKR39; + uint8_t RESERVED45[3]; + __IO uint8_t BKR40; + uint8_t RESERVED46[3]; + __IO uint8_t BKR41; + uint8_t RESERVED47[3]; + __IO uint8_t BKR42; + uint8_t RESERVED48[3]; + __IO uint8_t BKR43; + uint8_t RESERVED49[3]; + __IO uint8_t BKR44; + uint8_t RESERVED50[3]; + __IO uint8_t BKR45; + uint8_t RESERVED51[3]; + __IO uint8_t BKR46; + uint8_t RESERVED52[3]; + __IO uint8_t BKR47; + uint8_t RESERVED53[3]; + __IO uint8_t BKR48; + uint8_t RESERVED54[3]; + __IO uint8_t BKR49; + uint8_t RESERVED55[3]; + __IO uint8_t BKR50; + uint8_t RESERVED56[3]; + __IO uint8_t BKR51; + uint8_t RESERVED57[3]; + __IO uint8_t BKR52; + uint8_t RESERVED58[3]; + __IO uint8_t BKR53; + uint8_t RESERVED59[3]; + __IO uint8_t BKR54; + uint8_t RESERVED60[3]; + __IO uint8_t BKR55; + uint8_t RESERVED61[3]; + __IO uint8_t BKR56; + uint8_t RESERVED62[3]; + __IO uint8_t BKR57; + uint8_t RESERVED63[3]; + __IO uint8_t BKR58; + uint8_t RESERVED64[3]; + __IO uint8_t BKR59; + uint8_t RESERVED65[3]; + __IO uint8_t BKR60; + uint8_t RESERVED66[3]; + __IO uint8_t BKR61; + uint8_t RESERVED67[3]; + __IO uint8_t BKR62; + uint8_t RESERVED68[3]; + __IO uint8_t BKR63; + uint8_t RESERVED69[3]; + __IO uint8_t BKR64; + uint8_t RESERVED70[3]; + __IO uint8_t BKR65; + uint8_t RESERVED71[3]; + __IO uint8_t BKR66; + uint8_t RESERVED72[3]; + __IO uint8_t BKR67; + uint8_t RESERVED73[3]; + __IO uint8_t BKR68; + uint8_t RESERVED74[3]; + __IO uint8_t BKR69; + uint8_t RESERVED75[3]; + __IO uint8_t BKR70; + uint8_t RESERVED76[3]; + __IO uint8_t BKR71; + uint8_t RESERVED77[3]; + __IO uint8_t BKR72; + uint8_t RESERVED78[3]; + __IO uint8_t BKR73; + uint8_t RESERVED79[3]; + __IO uint8_t BKR74; + uint8_t RESERVED80[3]; + __IO uint8_t BKR75; + uint8_t RESERVED81[3]; + __IO uint8_t BKR76; + uint8_t RESERVED82[3]; + __IO uint8_t BKR77; + uint8_t RESERVED83[3]; + __IO uint8_t BKR78; + uint8_t RESERVED84[3]; + __IO uint8_t BKR79; + uint8_t RESERVED85[3]; + __IO uint8_t BKR80; + uint8_t RESERVED86[3]; + __IO uint8_t BKR81; + uint8_t RESERVED87[3]; + __IO uint8_t BKR82; + uint8_t RESERVED88[3]; + __IO uint8_t BKR83; + uint8_t RESERVED89[3]; + __IO uint8_t BKR84; + uint8_t RESERVED90[3]; + __IO uint8_t BKR85; + uint8_t RESERVED91[3]; + __IO uint8_t BKR86; + uint8_t RESERVED92[3]; + __IO uint8_t BKR87; + uint8_t RESERVED93[3]; + __IO uint8_t BKR88; + uint8_t RESERVED94[3]; + __IO uint8_t BKR89; + uint8_t RESERVED95[3]; + __IO uint8_t BKR90; + uint8_t RESERVED96[3]; + __IO uint8_t BKR91; + uint8_t RESERVED97[3]; + __IO uint8_t BKR92; + uint8_t RESERVED98[3]; + __IO uint8_t BKR93; + uint8_t RESERVED99[3]; + __IO uint8_t BKR94; + uint8_t RESERVED100[3]; + __IO uint8_t BKR95; + uint8_t RESERVED101[3]; + __IO uint8_t BKR96; + uint8_t RESERVED102[3]; + __IO uint8_t BKR97; + uint8_t RESERVED103[3]; + __IO uint8_t BKR98; + uint8_t RESERVED104[3]; + __IO uint8_t BKR99; + uint8_t RESERVED105[3]; + __IO uint8_t BKR100; + uint8_t RESERVED106[3]; + __IO uint8_t BKR101; + uint8_t RESERVED107[3]; + __IO uint8_t BKR102; + uint8_t RESERVED108[3]; + __IO uint8_t BKR103; + uint8_t RESERVED109[3]; + __IO uint8_t BKR104; + uint8_t RESERVED110[3]; + __IO uint8_t BKR105; + uint8_t RESERVED111[3]; + __IO uint8_t BKR106; + uint8_t RESERVED112[3]; + __IO uint8_t BKR107; + uint8_t RESERVED113[3]; + __IO uint8_t BKR108; + uint8_t RESERVED114[3]; + __IO uint8_t BKR109; + uint8_t RESERVED115[3]; + __IO uint8_t BKR110; + uint8_t RESERVED116[3]; + __IO uint8_t BKR111; + uint8_t RESERVED117[3]; + __IO uint8_t BKR112; + uint8_t RESERVED118[3]; + __IO uint8_t BKR113; + uint8_t RESERVED119[3]; + __IO uint8_t BKR114; + uint8_t RESERVED120[3]; + __IO uint8_t BKR115; + uint8_t RESERVED121[3]; + __IO uint8_t BKR116; + uint8_t RESERVED122[3]; + __IO uint8_t BKR117; + uint8_t RESERVED123[3]; + __IO uint8_t BKR118; + uint8_t RESERVED124[3]; + __IO uint8_t BKR119; + uint8_t RESERVED125[3]; + __IO uint8_t BKR120; + uint8_t RESERVED126[3]; + __IO uint8_t BKR121; + uint8_t RESERVED127[3]; + __IO uint8_t BKR122; + uint8_t RESERVED128[3]; + __IO uint8_t BKR123; + uint8_t RESERVED129[3]; + __IO uint8_t BKR124; + uint8_t RESERVED130[3]; + __IO uint8_t BKR125; + uint8_t RESERVED131[3]; + __IO uint8_t BKR126; + uint8_t RESERVED132[3]; + __IO uint8_t BKR127; + uint8_t RESERVED133[1027]; + __IO uint8_t PWRC0; + uint8_t RESERVED134[3]; + __IO uint8_t PWRC1; + uint8_t RESERVED135[3]; + __IO uint8_t PWRC2; + uint8_t RESERVED136[3]; + __IO uint8_t PWRC3; + uint8_t RESERVED137[3]; + __IO uint8_t PWRC4; + uint8_t RESERVED138[3]; + __IO uint8_t PVDCR0; + uint8_t RESERVED139[3]; + __IO uint8_t PVDCR1; + uint8_t RESERVED140[3]; + __IO uint8_t PVDFCR; + uint8_t RESERVED141[3]; + __IO uint8_t PVDLCR; + uint8_t RESERVED142[7]; + __IO uint8_t PDWKE0; + uint8_t RESERVED143[3]; + __IO uint8_t PDWKE1; + uint8_t RESERVED144[3]; + __IO uint8_t PDWKE2; + uint8_t RESERVED145[3]; + __IO uint8_t PDWKES; + uint8_t RESERVED146[3]; + __IO uint8_t PDWKF0; + uint8_t RESERVED147[3]; + __IO uint8_t PDWKF1; + uint8_t RESERVED148[163]; + __IO uint32_t RAMPC0; + __IO uint16_t RAMOPM; + uint8_t RESERVED149[2]; + __IO uint32_t PRAMLPC; + uint8_t RESERVED150[4]; + __IO uint8_t PVDICR; + uint8_t RESERVED151[3]; + __IO uint8_t PVDDSR; + uint8_t RESERVED152[29463]; + __IO uint16_t STPMCR; + uint8_t RESERVED153[1008]; + __IO uint16_t FPRC; +} CM_PWC_TypeDef; + +/** + * @brief QSPI + */ +typedef struct { + __IO uint32_t CR; + __IO uint32_t CSCR; + __IO uint32_t FCR; + __IO uint32_t SR; + __IO uint32_t DCOM; + __IO uint32_t CCMD; + __IO uint32_t XCMD; + uint8_t RESERVED0[8]; + __O uint32_t SR2; + uint8_t RESERVED1[2012]; + __IO uint32_t EXAR; +} CM_QSPI_TypeDef; + +/** + * @brief RMU + */ +typedef struct { + uint8_t RESERVED0[248]; + __IO uint8_t PRSTCR0; + uint8_t RESERVED1[3]; + __IO uint32_t RSTF0; +} CM_RMU_TypeDef; + +/** + * @brief RTC + */ +typedef struct { + __IO uint8_t CR0; + uint8_t RESERVED0[3]; + __IO uint8_t CR1; + uint8_t RESERVED1[3]; + __IO uint8_t CR2; + uint8_t RESERVED2[3]; + __IO uint8_t CR3; + uint8_t RESERVED3[3]; + __IO uint8_t SEC; + uint8_t RESERVED4[3]; + __IO uint8_t MIN; + uint8_t RESERVED5[3]; + __IO uint8_t HOUR; + uint8_t RESERVED6[3]; + __IO uint8_t WEEK; + uint8_t RESERVED7[3]; + __IO uint8_t DAY; + uint8_t RESERVED8[3]; + __IO uint8_t MON; + uint8_t RESERVED9[3]; + __IO uint8_t YEAR; + uint8_t RESERVED10[3]; + __IO uint8_t ALMMIN; + uint8_t RESERVED11[3]; + __IO uint8_t ALMHOUR; + uint8_t RESERVED12[3]; + __IO uint8_t ALMWEEK; + uint8_t RESERVED13[3]; + __IO uint8_t ERRCRH; + uint8_t RESERVED14[3]; + __IO uint8_t ERRCRL; + uint8_t RESERVED15[3]; + __IO uint8_t TPCR0; + uint8_t RESERVED16[3]; + __IO uint8_t TPCR1; + uint8_t RESERVED17[3]; + __IO uint8_t TPSR; + uint8_t RESERVED18[3]; + __IO uint8_t SECTP; + uint8_t RESERVED19[3]; + __IO uint8_t MINTP; + uint8_t RESERVED20[3]; + __IO uint8_t HOURTP; + uint8_t RESERVED21[3]; + __IO uint8_t DAYTP; + uint8_t RESERVED22[3]; + __IO uint8_t MONTP; +} CM_RTC_TypeDef; + +/** + * @brief SDIOC + */ +typedef struct { + uint8_t RESERVED0[4]; + __IO uint16_t BLKSIZE; + __IO uint16_t BLKCNT; + __IO uint16_t ARG0; + __IO uint16_t ARG1; + __IO uint16_t TRANSMODE; + __IO uint16_t CMD; + __I uint16_t RESP0; + __I uint16_t RESP1; + __I uint16_t RESP2; + __I uint16_t RESP3; + __I uint16_t RESP4; + __I uint16_t RESP5; + __I uint16_t RESP6; + __I uint16_t RESP7; + __IO uint16_t BUF0; + __IO uint16_t BUF1; + __I uint32_t PSTAT; + __IO uint8_t HOSTCON; + __IO uint8_t PWRCON; + __IO uint8_t BLKGPCON; + uint8_t RESERVED1[1]; + __IO uint16_t CLKCON; + __IO uint8_t TOUTCON; + __IO uint8_t SFTRST; + __IO uint16_t NORINTST; + __IO uint16_t ERRINTST; + __IO uint16_t NORINTSTEN; + __IO uint16_t ERRINTSTEN; + __IO uint16_t NORINTSGEN; + __IO uint16_t ERRINTSGEN; + __I uint16_t ATCERRST; + uint8_t RESERVED2[18]; + __O uint16_t FEA; + __O uint16_t FEE; +} CM_SDIOC_TypeDef; + +/** + * @brief SMC + */ +typedef struct { + __I uint32_t STSR; + uint8_t RESERVED0[4]; + __O uint32_t STCR0; + __O uint32_t STCR1; + __O uint32_t CMDR; + __O uint32_t TMCR; + __O uint32_t CPCR; + uint8_t RESERVED1[4]; + __IO uint32_t RFTR; + uint8_t RESERVED2[220]; + __I uint32_t TMSR0; + __I uint32_t CPSR0; + uint8_t RESERVED3[24]; + __I uint32_t TMSR1; + __I uint32_t CPSR1; + uint8_t RESERVED4[24]; + __I uint32_t TMSR2; + __I uint32_t CPSR2; + uint8_t RESERVED5[24]; + __I uint32_t TMSR3; + __I uint32_t CPSR3; + uint8_t RESERVED6[152]; + __IO uint32_t BACR; + uint8_t RESERVED7[4]; + __IO uint32_t CSCR0; + __IO uint32_t CSCR1; +} CM_SMC_TypeDef; + +/** + * @brief SPI + */ +typedef struct { + __IO uint32_t DR; + __IO uint32_t CR1; + uint8_t RESERVED0[4]; + __IO uint32_t CFG1; + uint8_t RESERVED1[4]; + __IO uint32_t SR; + __IO uint32_t CFG2; +} CM_SPI_TypeDef; + +/** + * @brief SRAMC + */ +typedef struct { + __IO uint32_t WTCR; + __IO uint32_t WTPR; + __IO uint32_t CKCR; + __IO uint32_t CKPR; + __IO uint32_t CKSR; +} CM_SRAMC_TypeDef; + +/** + * @brief SWDT + */ +typedef struct { + __IO uint32_t CR; + __IO uint32_t SR; + __IO uint32_t RR; +} CM_SWDT_TypeDef; + +/** + * @brief TMR0 + */ +typedef struct { + __IO uint32_t CNTAR; + __IO uint32_t CNTBR; + __IO uint32_t CMPAR; + __IO uint32_t CMPBR; + __IO uint32_t BCONR; + __IO uint32_t STFLR; +} CM_TMR0_TypeDef; + +/** + * @brief TMR2 + */ +typedef struct { + __IO uint32_t CNTAR; + __IO uint32_t CNTBR; + __IO uint32_t CMPAR; + __IO uint32_t CMPBR; + __IO uint32_t BCONR; + __IO uint32_t ICONR; + __IO uint32_t PCONR; + __IO uint32_t HCONR; + __IO uint32_t STFLR; +} CM_TMR2_TypeDef; + +/** + * @brief TMR4 + */ +typedef struct { + uint8_t RESERVED0[2]; + __IO uint16_t OCCRUH; + uint8_t RESERVED1[2]; + __IO uint16_t OCCRUL; + uint8_t RESERVED2[2]; + __IO uint16_t OCCRVH; + uint8_t RESERVED3[2]; + __IO uint16_t OCCRVL; + uint8_t RESERVED4[2]; + __IO uint16_t OCCRWH; + uint8_t RESERVED5[2]; + __IO uint16_t OCCRWL; + __IO uint16_t OCSRU; + __IO uint16_t OCERU; + __IO uint16_t OCSRV; + __IO uint16_t OCERV; + __IO uint16_t OCSRW; + __IO uint16_t OCERW; + __IO uint16_t OCMRHUH; + uint8_t RESERVED6[2]; + __IO uint32_t OCMRLUL; + __IO uint16_t OCMRHVH; + uint8_t RESERVED7[2]; + __IO uint32_t OCMRLVL; + __IO uint16_t OCMRHWH; + uint8_t RESERVED8[2]; + __IO uint32_t OCMRLWL; + uint8_t RESERVED9[6]; + __IO uint16_t CPSR; + uint8_t RESERVED10[2]; + __IO uint16_t CNTR; + __IO uint16_t CCSR; + __IO uint16_t CVPR; + uint8_t RESERVED11[54]; + __IO uint16_t PFSRU; + __IO uint16_t PDARU; + __IO uint16_t PDBRU; + uint8_t RESERVED12[2]; + __IO uint16_t PFSRV; + __IO uint16_t PDARV; + __IO uint16_t PDBRV; + uint8_t RESERVED13[2]; + __IO uint16_t PFSRW; + __IO uint16_t PDARW; + __IO uint16_t PDBRW; + __IO uint16_t POCRU; + uint8_t RESERVED14[2]; + __IO uint16_t POCRV; + uint8_t RESERVED15[2]; + __IO uint16_t POCRW; + uint8_t RESERVED16[2]; + __IO uint16_t RCSR; + uint8_t RESERVED17[12]; + __IO uint16_t SCCRUH; + uint8_t RESERVED18[2]; + __IO uint16_t SCCRUL; + uint8_t RESERVED19[2]; + __IO uint16_t SCCRVH; + uint8_t RESERVED20[2]; + __IO uint16_t SCCRVL; + uint8_t RESERVED21[2]; + __IO uint16_t SCCRWH; + uint8_t RESERVED22[2]; + __IO uint16_t SCCRWL; + __IO uint16_t SCSRUH; + __IO uint16_t SCMRUH; + __IO uint16_t SCSRUL; + __IO uint16_t SCMRUL; + __IO uint16_t SCSRVH; + __IO uint16_t SCMRVH; + __IO uint16_t SCSRVL; + __IO uint16_t SCMRVL; + __IO uint16_t SCSRWH; + __IO uint16_t SCMRWH; + __IO uint16_t SCSRWL; + __IO uint16_t SCMRWL; + __IO uint32_t PSCR; + __IO uint16_t SCER; +} CM_TMR4_TypeDef; + +/** + * @brief TMR6 + */ +typedef struct { + __IO uint32_t CNTER; + __IO uint32_t UPDAR; + uint8_t RESERVED0[56]; + __IO uint32_t PERAR; + __IO uint32_t PERBR; + __IO uint32_t PERCR; + uint8_t RESERVED1[52]; + __IO uint32_t GCMAR; + __IO uint32_t GCMBR; + __IO uint32_t GCMCR; + __IO uint32_t GCMDR; + __IO uint32_t GCMER; + __IO uint32_t GCMFR; + uint8_t RESERVED2[40]; + __IO uint32_t SCMAR; + __IO uint32_t SCMBR; + __IO uint32_t SCMCR; + __IO uint32_t SCMDR; + __IO uint32_t SCMER; + __IO uint32_t SCMFR; + uint8_t RESERVED3[40]; + __IO uint32_t DTUAR; + __IO uint32_t DTDAR; + __IO uint32_t DTUBR; + __IO uint32_t DTDBR; + uint8_t RESERVED4[48]; + __IO uint32_t GCONR; + __IO uint32_t ICONR; + __IO uint32_t BCONR; + __IO uint32_t DCONR; + uint8_t RESERVED5[4]; + __IO uint32_t PCNAR; + __IO uint32_t PCNBR; + __IO uint32_t FCNGR; + __IO uint32_t VPERR; + __IO uint32_t STFLR; + uint8_t RESERVED6[24]; + __IO uint32_t HSTAR; + __IO uint32_t HSTPR; + __IO uint32_t HCLRR; + __IO uint32_t HUPDR; + __IO uint32_t HCPAR; + __IO uint32_t HCPBR; + __IO uint32_t HCUPR; + __IO uint32_t HCDOR; +} CM_TMR6_TypeDef; + +/** + * @brief TMR6CR + */ +typedef struct { + uint8_t RESERVED0[1004]; + __IO uint32_t FCNTR; + __IO uint32_t SSTAR; + __IO uint32_t SSTPR; + __IO uint32_t SCLRR; + __IO uint32_t SUPDR; +} CM_TMR6CR_TypeDef; + +/** + * @brief TMRA + */ +typedef struct { + __IO uint16_t CNTER; + uint8_t RESERVED0[2]; + __IO uint16_t PERAR; + uint8_t RESERVED1[58]; + __IO uint16_t CMPAR1; + uint8_t RESERVED2[2]; + __IO uint16_t CMPAR2; + uint8_t RESERVED3[2]; + __IO uint16_t CMPAR3; + uint8_t RESERVED4[2]; + __IO uint16_t CMPAR4; + uint8_t RESERVED5[50]; + __IO uint16_t BCSTR; + uint8_t RESERVED6[2]; + __IO uint16_t HCONR; + uint8_t RESERVED7[2]; + __IO uint16_t HCUPR; + uint8_t RESERVED8[2]; + __IO uint16_t HCDOR; + uint8_t RESERVED9[2]; + __IO uint16_t ICONR; + uint8_t RESERVED10[2]; + __IO uint16_t ECONR; + uint8_t RESERVED11[2]; + __IO uint16_t FCONR; + uint8_t RESERVED12[2]; + __IO uint16_t STFLR; + uint8_t RESERVED13[34]; + __IO uint16_t BCONR1; + uint8_t RESERVED14[6]; + __IO uint16_t BCONR2; + uint8_t RESERVED15[54]; + __IO uint16_t CCONR1; + uint8_t RESERVED16[2]; + __IO uint16_t CCONR2; + uint8_t RESERVED17[2]; + __IO uint16_t CCONR3; + uint8_t RESERVED18[2]; + __IO uint16_t CCONR4; + uint8_t RESERVED19[50]; + __IO uint16_t PCONR1; + uint8_t RESERVED20[2]; + __IO uint16_t PCONR2; + uint8_t RESERVED21[2]; + __IO uint16_t PCONR3; + uint8_t RESERVED22[2]; + __IO uint16_t PCONR4; +} CM_TMRA_TypeDef; + +/** + * @brief TRNG + */ +typedef struct { + __IO uint32_t CR; + __IO uint32_t MR; + uint8_t RESERVED0[4]; + __I uint32_t DR0; + __I uint32_t DR1; +} CM_TRNG_TypeDef; + +/** + * @brief USART + */ +typedef struct { + __I uint32_t SR; + __IO uint32_t DR; + __IO uint32_t BRR; + __IO uint32_t CR1; + __IO uint32_t CR2; + __IO uint32_t CR3; + __IO uint32_t PR; + __I uint32_t LBMC; +} CM_USART_TypeDef; + +/** + * @brief USBFS + */ +typedef struct { + __IO uint32_t GVBUSCFG; + uint8_t RESERVED0[4]; + __IO uint32_t GAHBCFG; + __IO uint32_t GUSBCFG; + __IO uint32_t GRSTCTL; + __I uint32_t GINTSTS; + __IO uint32_t GINTMSK; + __I uint32_t GRXSTSR; + __I uint32_t GRXSTSP; + __IO uint32_t GRXFSIZ; + __IO uint32_t HNPTXFSIZ; + __I uint32_t HNPTXSTS; + uint8_t RESERVED1[12]; + __IO uint32_t CID; + uint8_t RESERVED2[20]; + __IO uint32_t GLPMCFG; + uint8_t RESERVED3[168]; + __IO uint32_t HPTXFSIZ; + __IO uint32_t DIEPTXF1; + __IO uint32_t DIEPTXF2; + __IO uint32_t DIEPTXF3; + __IO uint32_t DIEPTXF4; + __IO uint32_t DIEPTXF5; + __IO uint32_t DIEPTXF6; + __IO uint32_t DIEPTXF7; + __IO uint32_t DIEPTXF8; + __IO uint32_t DIEPTXF9; + __IO uint32_t DIEPTXF10; + __IO uint32_t DIEPTXF11; + __IO uint32_t DIEPTXF12; + __IO uint32_t DIEPTXF13; + __IO uint32_t DIEPTXF14; + __IO uint32_t DIEPTXF15; + uint8_t RESERVED4[704]; + __IO uint32_t HCFG; + __IO uint32_t HFIR; + __I uint32_t HFNUM; + uint8_t RESERVED5[4]; + __I uint32_t HPTXSTS; + __I uint32_t HAINT; + __IO uint32_t HAINTMSK; + uint8_t RESERVED6[36]; + __I uint32_t HPRT; + uint8_t RESERVED7[188]; + __IO uint32_t HCCHAR0; + uint8_t RESERVED8[4]; + __IO uint32_t HCINT0; + __IO uint32_t HCINTMSK0; + __IO uint32_t HCTSIZ0; + __IO uint32_t HCDMA0; + uint8_t RESERVED9[8]; + __IO uint32_t HCCHAR1; + uint8_t RESERVED10[4]; + __IO uint32_t HCINT1; + __IO uint32_t HCINTMSK1; + __IO uint32_t HCTSIZ1; + __IO uint32_t HCDMA1; + uint8_t RESERVED11[8]; + __IO uint32_t HCCHAR2; + uint8_t RESERVED12[4]; + __IO uint32_t HCINT2; + __IO uint32_t HCINTMSK2; + __IO uint32_t HCTSIZ2; + __IO uint32_t HCDMA2; + uint8_t RESERVED13[8]; + __IO uint32_t HCCHAR3; + uint8_t RESERVED14[4]; + __IO uint32_t HCINT3; + __IO uint32_t HCINTMSK3; + __IO uint32_t HCTSIZ3; + __IO uint32_t HCDMA3; + uint8_t RESERVED15[8]; + __IO uint32_t HCCHAR4; + uint8_t RESERVED16[4]; + __IO uint32_t HCINT4; + __IO uint32_t HCINTMSK4; + __IO uint32_t HCTSIZ4; + __IO uint32_t HCDMA4; + uint8_t RESERVED17[8]; + __IO uint32_t HCCHAR5; + uint8_t RESERVED18[4]; + __IO uint32_t HCINT5; + __IO uint32_t HCINTMSK5; + __IO uint32_t HCTSIZ5; + __IO uint32_t HCDMA5; + uint8_t RESERVED19[8]; + __IO uint32_t HCCHAR6; + uint8_t RESERVED20[4]; + __IO uint32_t HCINT6; + __IO uint32_t HCINTMSK6; + __IO uint32_t HCTSIZ6; + __IO uint32_t HCDMA6; + uint8_t RESERVED21[8]; + __IO uint32_t HCCHAR7; + uint8_t RESERVED22[4]; + __IO uint32_t HCINT7; + __IO uint32_t HCINTMSK7; + __IO uint32_t HCTSIZ7; + __IO uint32_t HCDMA7; + uint8_t RESERVED23[8]; + __IO uint32_t HCCHAR8; + uint8_t RESERVED24[4]; + __IO uint32_t HCINT8; + __IO uint32_t HCINTMSK8; + __IO uint32_t HCTSIZ8; + __IO uint32_t HCDMA8; + uint8_t RESERVED25[8]; + __IO uint32_t HCCHAR9; + uint8_t RESERVED26[4]; + __IO uint32_t HCINT9; + __IO uint32_t HCINTMSK9; + __IO uint32_t HCTSIZ9; + __IO uint32_t HCDMA9; + uint8_t RESERVED27[8]; + __IO uint32_t HCCHAR10; + uint8_t RESERVED28[4]; + __IO uint32_t HCINT10; + __IO uint32_t HCINTMSK10; + __IO uint32_t HCTSIZ10; + __IO uint32_t HCDMA10; + uint8_t RESERVED29[8]; + __IO uint32_t HCCHAR11; + uint8_t RESERVED30[4]; + __IO uint32_t HCINT11; + __IO uint32_t HCINTMSK11; + __IO uint32_t HCTSIZ11; + __IO uint32_t HCDMA11; + uint8_t RESERVED31[8]; + __IO uint32_t HCCHAR12; + uint8_t RESERVED32[4]; + __IO uint32_t HCINT12; + __IO uint32_t HCINTMSK12; + __IO uint32_t HCTSIZ12; + __IO uint32_t HCDMA12; + uint8_t RESERVED33[8]; + __IO uint32_t HCCHAR13; + uint8_t RESERVED34[4]; + __IO uint32_t HCINT13; + __IO uint32_t HCINTMSK13; + __IO uint32_t HCTSIZ13; + __IO uint32_t HCDMA13; + uint8_t RESERVED35[8]; + __IO uint32_t HCCHAR14; + uint8_t RESERVED36[4]; + __IO uint32_t HCINT14; + __IO uint32_t HCINTMSK14; + __IO uint32_t HCTSIZ14; + __IO uint32_t HCDMA14; + uint8_t RESERVED37[8]; + __IO uint32_t HCCHAR15; + uint8_t RESERVED38[4]; + __IO uint32_t HCINT15; + __IO uint32_t HCINTMSK15; + __IO uint32_t HCTSIZ15; + __IO uint32_t HCDMA15; + uint8_t RESERVED39[264]; + __IO uint32_t DCFG; + __IO uint32_t DCTL; + __I uint32_t DSTS; + uint8_t RESERVED40[4]; + __IO uint32_t DIEPMSK; + __IO uint32_t DOEPMSK; + __IO uint32_t DAINT; + __IO uint32_t DAINTMSK; + uint8_t RESERVED41[20]; + __IO uint32_t DIEPEMPMSK; + uint8_t RESERVED42[200]; + __IO uint32_t DIEPCTL0; + uint8_t RESERVED43[4]; + __IO uint32_t DIEPINT0; + uint8_t RESERVED44[4]; + __IO uint32_t DIEPTSIZ0; + __IO uint32_t DIEPDMA0; + __I uint32_t DTXFSTS0; + uint8_t RESERVED45[4]; + __IO uint32_t DIEPCTL1; + uint8_t RESERVED46[4]; + __IO uint32_t DIEPINT1; + uint8_t RESERVED47[4]; + __IO uint32_t DIEPTSIZ1; + __IO uint32_t DIEPDMA1; + __I uint32_t DTXFSTS1; + uint8_t RESERVED48[4]; + __IO uint32_t DIEPCTL2; + uint8_t RESERVED49[4]; + __IO uint32_t DIEPINT2; + uint8_t RESERVED50[4]; + __IO uint32_t DIEPTSIZ2; + __IO uint32_t DIEPDMA2; + __I uint32_t DTXFSTS2; + uint8_t RESERVED51[4]; + __IO uint32_t DIEPCTL3; + uint8_t RESERVED52[4]; + __IO uint32_t DIEPINT3; + uint8_t RESERVED53[4]; + __IO uint32_t DIEPTSIZ3; + __IO uint32_t DIEPDMA3; + __I uint32_t DTXFSTS3; + uint8_t RESERVED54[4]; + __IO uint32_t DIEPCTL4; + uint8_t RESERVED55[4]; + __IO uint32_t DIEPINT4; + uint8_t RESERVED56[4]; + __IO uint32_t DIEPTSIZ4; + __IO uint32_t DIEPDMA4; + __I uint32_t DTXFSTS4; + uint8_t RESERVED57[4]; + __IO uint32_t DIEPCTL5; + uint8_t RESERVED58[4]; + __IO uint32_t DIEPINT5; + uint8_t RESERVED59[4]; + __IO uint32_t DIEPTSIZ5; + __IO uint32_t DIEPDMA5; + __I uint32_t DTXFSTS5; + uint8_t RESERVED60[4]; + __IO uint32_t DIEPCTL6; + uint8_t RESERVED61[4]; + __IO uint32_t DIEPINT6; + uint8_t RESERVED62[4]; + __IO uint32_t DIEPTSIZ6; + __IO uint32_t DIEPDMA6; + __I uint32_t DTXFSTS6; + uint8_t RESERVED63[4]; + __IO uint32_t DIEPCTL7; + uint8_t RESERVED64[4]; + __IO uint32_t DIEPINT7; + uint8_t RESERVED65[4]; + __IO uint32_t DIEPTSIZ7; + __IO uint32_t DIEPDMA7; + __I uint32_t DTXFSTS7; + uint8_t RESERVED66[4]; + __IO uint32_t DIEPCTL8; + uint8_t RESERVED67[4]; + __IO uint32_t DIEPINT8; + uint8_t RESERVED68[4]; + __IO uint32_t DIEPTSIZ8; + __IO uint32_t DIEPDMA8; + __I uint32_t DTXFSTS8; + uint8_t RESERVED69[4]; + __IO uint32_t DIEPCTL9; + uint8_t RESERVED70[4]; + __IO uint32_t DIEPINT9; + uint8_t RESERVED71[4]; + __IO uint32_t DIEPTSIZ9; + __IO uint32_t DIEPDMA9; + __I uint32_t DTXFSTS9; + uint8_t RESERVED72[4]; + __IO uint32_t DIEPCTL10; + uint8_t RESERVED73[4]; + __IO uint32_t DIEPINT10; + uint8_t RESERVED74[4]; + __IO uint32_t DIEPTSIZ10; + __IO uint32_t DIEPDMA10; + __I uint32_t DTXFSTS10; + uint8_t RESERVED75[4]; + __IO uint32_t DIEPCTL11; + uint8_t RESERVED76[4]; + __IO uint32_t DIEPINT11; + uint8_t RESERVED77[4]; + __IO uint32_t DIEPTSIZ11; + __IO uint32_t DIEPDMA11; + __I uint32_t DTXFSTS11; + uint8_t RESERVED78[4]; + __IO uint32_t DIEPCTL12; + uint8_t RESERVED79[4]; + __IO uint32_t DIEPINT12; + uint8_t RESERVED80[4]; + __IO uint32_t DIEPTSIZ12; + __IO uint32_t DIEPDMA12; + __I uint32_t DTXFSTS12; + uint8_t RESERVED81[4]; + __IO uint32_t DIEPCTL13; + uint8_t RESERVED82[4]; + __IO uint32_t DIEPINT13; + uint8_t RESERVED83[4]; + __IO uint32_t DIEPTSIZ13; + __IO uint32_t DIEPDMA13; + __I uint32_t DTXFSTS13; + uint8_t RESERVED84[4]; + __IO uint32_t DIEPCTL14; + uint8_t RESERVED85[4]; + __IO uint32_t DIEPINT14; + uint8_t RESERVED86[4]; + __IO uint32_t DIEPTSIZ14; + __IO uint32_t DIEPDMA14; + __I uint32_t DTXFSTS14; + uint8_t RESERVED87[4]; + __IO uint32_t DIEPCTL15; + uint8_t RESERVED88[4]; + __IO uint32_t DIEPINT15; + uint8_t RESERVED89[4]; + __IO uint32_t DIEPTSIZ15; + __IO uint32_t DIEPDMA15; + __I uint32_t DTXFSTS15; + uint8_t RESERVED90[4]; + __IO uint32_t DOEPCTL0; + uint8_t RESERVED91[4]; + __IO uint32_t DOEPINT0; + uint8_t RESERVED92[4]; + __IO uint32_t DOEPTSIZ0; + __IO uint32_t DOEPDMA0; + uint8_t RESERVED93[8]; + __IO uint32_t DOEPCTL1; + uint8_t RESERVED94[4]; + __IO uint32_t DOEPINT1; + uint8_t RESERVED95[4]; + __IO uint32_t DOEPTSIZ1; + __IO uint32_t DOEPDMA1; + uint8_t RESERVED96[8]; + __IO uint32_t DOEPCTL2; + uint8_t RESERVED97[4]; + __IO uint32_t DOEPINT2; + uint8_t RESERVED98[4]; + __IO uint32_t DOEPTSIZ2; + __IO uint32_t DOEPDMA2; + uint8_t RESERVED99[8]; + __IO uint32_t DOEPCTL3; + uint8_t RESERVED100[4]; + __IO uint32_t DOEPINT3; + uint8_t RESERVED101[4]; + __IO uint32_t DOEPTSIZ3; + __IO uint32_t DOEPDMA3; + uint8_t RESERVED102[8]; + __IO uint32_t DOEPCTL4; + uint8_t RESERVED103[4]; + __IO uint32_t DOEPINT4; + uint8_t RESERVED104[4]; + __IO uint32_t DOEPTSIZ4; + __IO uint32_t DOEPDMA4; + uint8_t RESERVED105[8]; + __IO uint32_t DOEPCTL5; + uint8_t RESERVED106[4]; + __IO uint32_t DOEPINT5; + uint8_t RESERVED107[4]; + __IO uint32_t DOEPTSIZ5; + __IO uint32_t DOEPDMA5; + uint8_t RESERVED108[8]; + __IO uint32_t DOEPCTL6; + uint8_t RESERVED109[4]; + __IO uint32_t DOEPINT6; + uint8_t RESERVED110[4]; + __IO uint32_t DOEPTSIZ6; + __IO uint32_t DOEPDMA6; + uint8_t RESERVED111[8]; + __IO uint32_t DOEPCTL7; + uint8_t RESERVED112[4]; + __IO uint32_t DOEPINT7; + uint8_t RESERVED113[4]; + __IO uint32_t DOEPTSIZ7; + __IO uint32_t DOEPDMA7; + uint8_t RESERVED114[8]; + __IO uint32_t DOEPCTL8; + uint8_t RESERVED115[4]; + __IO uint32_t DOEPINT8; + uint8_t RESERVED116[4]; + __IO uint32_t DOEPTSIZ8; + __IO uint32_t DOEPDMA8; + uint8_t RESERVED117[8]; + __IO uint32_t DOEPCTL9; + uint8_t RESERVED118[4]; + __IO uint32_t DOEPINT9; + uint8_t RESERVED119[4]; + __IO uint32_t DOEPTSIZ9; + __IO uint32_t DOEPDMA9; + uint8_t RESERVED120[8]; + __IO uint32_t DOEPCTL10; + uint8_t RESERVED121[4]; + __IO uint32_t DOEPINT10; + uint8_t RESERVED122[4]; + __IO uint32_t DOEPTSIZ10; + __IO uint32_t DOEPDMA10; + uint8_t RESERVED123[8]; + __IO uint32_t DOEPCTL11; + uint8_t RESERVED124[4]; + __IO uint32_t DOEPINT11; + uint8_t RESERVED125[4]; + __IO uint32_t DOEPTSIZ11; + __IO uint32_t DOEPDMA11; + uint8_t RESERVED126[8]; + __IO uint32_t DOEPCTL12; + uint8_t RESERVED127[4]; + __IO uint32_t DOEPINT12; + uint8_t RESERVED128[4]; + __IO uint32_t DOEPTSIZ12; + __IO uint32_t DOEPDMA12; + uint8_t RESERVED129[8]; + __IO uint32_t DOEPCTL13; + uint8_t RESERVED130[4]; + __IO uint32_t DOEPINT13; + uint8_t RESERVED131[4]; + __IO uint32_t DOEPTSIZ13; + __IO uint32_t DOEPDMA13; + uint8_t RESERVED132[8]; + __IO uint32_t DOEPCTL14; + uint8_t RESERVED133[4]; + __IO uint32_t DOEPINT14; + uint8_t RESERVED134[4]; + __IO uint32_t DOEPTSIZ14; + __IO uint32_t DOEPDMA14; + uint8_t RESERVED135[8]; + __IO uint32_t DOEPCTL15; + uint8_t RESERVED136[4]; + __IO uint32_t DOEPINT15; + uint8_t RESERVED137[4]; + __IO uint32_t DOEPTSIZ15; + __IO uint32_t DOEPDMA15; + uint8_t RESERVED138[264]; + __IO uint32_t GCCTL; +} CM_USBFS_TypeDef; + +/** + * @brief USBHS + */ +typedef struct { + __IO uint32_t GVBUSCFG; + uint8_t RESERVED0[4]; + __IO uint32_t GAHBCFG; + __IO uint32_t GUSBCFG; + __IO uint32_t GRSTCTL; + __I uint32_t GINTSTS; + __IO uint32_t GINTMSK; + __I uint32_t GRXSTSR; + __I uint32_t GRXSTSP; + __IO uint32_t GRXFSIZ; + __IO uint32_t HNPTXFSIZ; + __I uint32_t HNPTXSTS; + uint8_t RESERVED1[12]; + __IO uint32_t CID; + uint8_t RESERVED2[20]; + __IO uint32_t GLPMCFG; + uint8_t RESERVED3[168]; + __IO uint32_t HPTXFSIZ; + __IO uint32_t DIEPTXF1; + __IO uint32_t DIEPTXF2; + __IO uint32_t DIEPTXF3; + __IO uint32_t DIEPTXF4; + __IO uint32_t DIEPTXF5; + __IO uint32_t DIEPTXF6; + __IO uint32_t DIEPTXF7; + __IO uint32_t DIEPTXF8; + __IO uint32_t DIEPTXF9; + __IO uint32_t DIEPTXF10; + __IO uint32_t DIEPTXF11; + __IO uint32_t DIEPTXF12; + __IO uint32_t DIEPTXF13; + __IO uint32_t DIEPTXF14; + __IO uint32_t DIEPTXF15; + uint8_t RESERVED4[704]; + __IO uint32_t HCFG; + __IO uint32_t HFIR; + __I uint32_t HFNUM; + uint8_t RESERVED5[4]; + __I uint32_t HPTXSTS; + __I uint32_t HAINT; + __IO uint32_t HAINTMSK; + uint8_t RESERVED6[36]; + __I uint32_t HPRT; + uint8_t RESERVED7[188]; + __IO uint32_t HCCHAR0; + __IO uint32_t HCSPLT0; + __IO uint32_t HCINT0; + __IO uint32_t HCINTMSK0; + __IO uint32_t HCTSIZ0; + __IO uint32_t HCDMA0; + uint8_t RESERVED8[8]; + __IO uint32_t HCCHAR1; + __IO uint32_t HCSPLT1; + __IO uint32_t HCINT1; + __IO uint32_t HCINTMSK1; + __IO uint32_t HCTSIZ1; + __IO uint32_t HCDMA1; + uint8_t RESERVED9[8]; + __IO uint32_t HCCHAR2; + __IO uint32_t HCSPLT2; + __IO uint32_t HCINT2; + __IO uint32_t HCINTMSK2; + __IO uint32_t HCTSIZ2; + __IO uint32_t HCDMA2; + uint8_t RESERVED10[8]; + __IO uint32_t HCCHAR3; + __IO uint32_t HCSPLT3; + __IO uint32_t HCINT3; + __IO uint32_t HCINTMSK3; + __IO uint32_t HCTSIZ3; + __IO uint32_t HCDMA3; + uint8_t RESERVED11[8]; + __IO uint32_t HCCHAR4; + __IO uint32_t HCSPLT4; + __IO uint32_t HCINT4; + __IO uint32_t HCINTMSK4; + __IO uint32_t HCTSIZ4; + __IO uint32_t HCDMA4; + uint8_t RESERVED12[8]; + __IO uint32_t HCCHAR5; + __IO uint32_t HCSPLT5; + __IO uint32_t HCINT5; + __IO uint32_t HCINTMSK5; + __IO uint32_t HCTSIZ5; + __IO uint32_t HCDMA5; + uint8_t RESERVED13[8]; + __IO uint32_t HCCHAR6; + __IO uint32_t HCSPLT6; + __IO uint32_t HCINT6; + __IO uint32_t HCINTMSK6; + __IO uint32_t HCTSIZ6; + __IO uint32_t HCDMA6; + uint8_t RESERVED14[8]; + __IO uint32_t HCCHAR7; + __IO uint32_t HCSPLT7; + __IO uint32_t HCINT7; + __IO uint32_t HCINTMSK7; + __IO uint32_t HCTSIZ7; + __IO uint32_t HCDMA7; + uint8_t RESERVED15[8]; + __IO uint32_t HCCHAR8; + __IO uint32_t HCSPLT8; + __IO uint32_t HCINT8; + __IO uint32_t HCINTMSK8; + __IO uint32_t HCTSIZ8; + __IO uint32_t HCDMA8; + uint8_t RESERVED16[8]; + __IO uint32_t HCCHAR9; + __IO uint32_t HCSPLT9; + __IO uint32_t HCINT9; + __IO uint32_t HCINTMSK9; + __IO uint32_t HCTSIZ9; + __IO uint32_t HCDMA9; + uint8_t RESERVED17[8]; + __IO uint32_t HCCHAR10; + __IO uint32_t HCSPLT10; + __IO uint32_t HCINT10; + __IO uint32_t HCINTMSK10; + __IO uint32_t HCTSIZ10; + __IO uint32_t HCDMA10; + uint8_t RESERVED18[8]; + __IO uint32_t HCCHAR11; + __IO uint32_t HCSPLT11; + __IO uint32_t HCINT11; + __IO uint32_t HCINTMSK11; + __IO uint32_t HCTSIZ11; + __IO uint32_t HCDMA11; + uint8_t RESERVED19[8]; + __IO uint32_t HCCHAR12; + __IO uint32_t HCSPLT12; + __IO uint32_t HCINT12; + __IO uint32_t HCINTMSK12; + __IO uint32_t HCTSIZ12; + __IO uint32_t HCDMA12; + uint8_t RESERVED20[8]; + __IO uint32_t HCCHAR13; + __IO uint32_t HCSPLT13; + __IO uint32_t HCINT13; + __IO uint32_t HCINTMSK13; + __IO uint32_t HCTSIZ13; + __IO uint32_t HCDMA13; + uint8_t RESERVED21[8]; + __IO uint32_t HCCHAR14; + __IO uint32_t HCSPLT14; + __IO uint32_t HCINT14; + __IO uint32_t HCINTMSK14; + __IO uint32_t HCTSIZ14; + __IO uint32_t HCDMA14; + uint8_t RESERVED22[8]; + __IO uint32_t HCCHAR15; + __IO uint32_t HCSPLT15; + __IO uint32_t HCINT15; + __IO uint32_t HCINTMSK15; + __IO uint32_t HCTSIZ15; + __IO uint32_t HCDMA15; + uint8_t RESERVED23[264]; + __IO uint32_t DCFG; + __IO uint32_t DCTL; + __I uint32_t DSTS; + uint8_t RESERVED24[4]; + __IO uint32_t DIEPMSK; + __IO uint32_t DOEPMSK; + __IO uint32_t DAINT; + __IO uint32_t DAINTMSK; + uint8_t RESERVED25[16]; + __IO uint32_t DTHRCTL; + __IO uint32_t DIEPEMPMSK; + __IO uint32_t DEACHINT; + __IO uint32_t DEACHINTMSK; + uint8_t RESERVED26[4]; + __IO uint32_t DIEPEACHMSK1; + uint8_t RESERVED27[60]; + __IO uint32_t DOEPEACHMSK1; + uint8_t RESERVED28[120]; + __I uint32_t DIEPCTL0; + uint8_t RESERVED29[4]; + __IO uint32_t DIEPINT0; + uint8_t RESERVED30[4]; + __IO uint32_t DIEPTSIZ0; + __IO uint32_t DIEPDMA0; + __I uint32_t DTXFSTS0; + uint8_t RESERVED31[4]; + __IO uint32_t DIEPCTL1; + uint8_t RESERVED32[4]; + __IO uint32_t DIEPINT1; + uint8_t RESERVED33[4]; + __IO uint32_t DIEPTSIZ1; + __IO uint32_t DIEPDMA1; + __I uint32_t DTXFSTS1; + uint8_t RESERVED34[4]; + __IO uint32_t DIEPCTL2; + uint8_t RESERVED35[4]; + __IO uint32_t DIEPINT2; + uint8_t RESERVED36[4]; + __IO uint32_t DIEPTSIZ2; + __IO uint32_t DIEPDMA2; + __I uint32_t DTXFSTS2; + uint8_t RESERVED37[4]; + __IO uint32_t DIEPCTL3; + uint8_t RESERVED38[4]; + __IO uint32_t DIEPINT3; + uint8_t RESERVED39[4]; + __IO uint32_t DIEPTSIZ3; + __IO uint32_t DIEPDMA3; + __I uint32_t DTXFSTS3; + uint8_t RESERVED40[4]; + __IO uint32_t DIEPCTL4; + uint8_t RESERVED41[4]; + __IO uint32_t DIEPINT4; + uint8_t RESERVED42[4]; + __IO uint32_t DIEPTSIZ4; + __IO uint32_t DIEPDMA4; + __I uint32_t DTXFSTS4; + uint8_t RESERVED43[4]; + __IO uint32_t DIEPCTL5; + uint8_t RESERVED44[4]; + __IO uint32_t DIEPINT5; + uint8_t RESERVED45[4]; + __IO uint32_t DIEPTSIZ5; + __IO uint32_t DIEPDMA5; + __I uint32_t DTXFSTS5; + uint8_t RESERVED46[4]; + __IO uint32_t DIEPCTL6; + uint8_t RESERVED47[4]; + __IO uint32_t DIEPINT6; + uint8_t RESERVED48[4]; + __IO uint32_t DIEPTSIZ6; + __IO uint32_t DIEPDMA6; + __I uint32_t DTXFSTS6; + uint8_t RESERVED49[4]; + __IO uint32_t DIEPCTL7; + uint8_t RESERVED50[4]; + __IO uint32_t DIEPINT7; + uint8_t RESERVED51[4]; + __IO uint32_t DIEPTSIZ7; + __IO uint32_t DIEPDMA7; + __I uint32_t DTXFSTS7; + uint8_t RESERVED52[4]; + __IO uint32_t DIEPCTL8; + uint8_t RESERVED53[4]; + __IO uint32_t DIEPINT8; + uint8_t RESERVED54[4]; + __IO uint32_t DIEPTSIZ8; + __IO uint32_t DIEPDMA8; + __I uint32_t DTXFSTS8; + uint8_t RESERVED55[4]; + __IO uint32_t DIEPCTL9; + uint8_t RESERVED56[4]; + __IO uint32_t DIEPINT9; + uint8_t RESERVED57[4]; + __IO uint32_t DIEPTSIZ9; + __IO uint32_t DIEPDMA9; + __I uint32_t DTXFSTS9; + uint8_t RESERVED58[4]; + __IO uint32_t DIEPCTL10; + uint8_t RESERVED59[4]; + __IO uint32_t DIEPINT10; + uint8_t RESERVED60[4]; + __IO uint32_t DIEPTSIZ10; + __IO uint32_t DIEPDMA10; + __I uint32_t DTXFSTS10; + uint8_t RESERVED61[4]; + __IO uint32_t DIEPCTL11; + uint8_t RESERVED62[4]; + __IO uint32_t DIEPINT11; + uint8_t RESERVED63[4]; + __IO uint32_t DIEPTSIZ11; + __IO uint32_t DIEPDMA11; + __I uint32_t DTXFSTS11; + uint8_t RESERVED64[4]; + __IO uint32_t DIEPCTL12; + uint8_t RESERVED65[4]; + __IO uint32_t DIEPINT12; + uint8_t RESERVED66[4]; + __IO uint32_t DIEPTSIZ12; + __IO uint32_t DIEPDMA12; + __I uint32_t DTXFSTS12; + uint8_t RESERVED67[4]; + __IO uint32_t DIEPCTL13; + uint8_t RESERVED68[4]; + __IO uint32_t DIEPINT13; + uint8_t RESERVED69[4]; + __IO uint32_t DIEPTSIZ13; + __IO uint32_t DIEPDMA13; + __I uint32_t DTXFSTS13; + uint8_t RESERVED70[4]; + __IO uint32_t DIEPCTL14; + uint8_t RESERVED71[4]; + __IO uint32_t DIEPINT14; + uint8_t RESERVED72[4]; + __IO uint32_t DIEPTSIZ14; + __IO uint32_t DIEPDMA14; + __I uint32_t DTXFSTS14; + uint8_t RESERVED73[4]; + __IO uint32_t DIEPCTL15; + uint8_t RESERVED74[4]; + __IO uint32_t DIEPINT15; + uint8_t RESERVED75[4]; + __IO uint32_t DIEPTSIZ15; + __IO uint32_t DIEPDMA15; + __I uint32_t DTXFSTS15; + uint8_t RESERVED76[4]; + __I uint32_t DOEPCTL0; + uint8_t RESERVED77[4]; + __IO uint32_t DOEPINT0; + uint8_t RESERVED78[4]; + __IO uint32_t DOEPTSIZ0; + __IO uint32_t DOEPDMA0; + uint8_t RESERVED79[8]; + __IO uint32_t DOEPCTL1; + uint8_t RESERVED80[4]; + __IO uint32_t DOEPINT1; + uint8_t RESERVED81[4]; + __IO uint32_t DOEPTSIZ1; + __IO uint32_t DOEPDMA1; + uint8_t RESERVED82[8]; + __IO uint32_t DOEPCTL2; + uint8_t RESERVED83[4]; + __IO uint32_t DOEPINT2; + uint8_t RESERVED84[4]; + __IO uint32_t DOEPTSIZ2; + __IO uint32_t DOEPDMA2; + uint8_t RESERVED85[8]; + __IO uint32_t DOEPCTL3; + uint8_t RESERVED86[4]; + __IO uint32_t DOEPINT3; + uint8_t RESERVED87[4]; + __IO uint32_t DOEPTSIZ3; + __IO uint32_t DOEPDMA3; + uint8_t RESERVED88[8]; + __IO uint32_t DOEPCTL4; + uint8_t RESERVED89[4]; + __IO uint32_t DOEPINT4; + uint8_t RESERVED90[4]; + __IO uint32_t DOEPTSIZ4; + __IO uint32_t DOEPDMA4; + uint8_t RESERVED91[8]; + __IO uint32_t DOEPCTL5; + uint8_t RESERVED92[4]; + __IO uint32_t DOEPINT5; + uint8_t RESERVED93[4]; + __IO uint32_t DOEPTSIZ5; + __IO uint32_t DOEPDMA5; + uint8_t RESERVED94[8]; + __IO uint32_t DOEPCTL6; + uint8_t RESERVED95[4]; + __IO uint32_t DOEPINT6; + uint8_t RESERVED96[4]; + __IO uint32_t DOEPTSIZ6; + __IO uint32_t DOEPDMA6; + uint8_t RESERVED97[8]; + __IO uint32_t DOEPCTL7; + uint8_t RESERVED98[4]; + __IO uint32_t DOEPINT7; + uint8_t RESERVED99[4]; + __IO uint32_t DOEPTSIZ7; + __IO uint32_t DOEPDMA7; + uint8_t RESERVED100[8]; + __IO uint32_t DOEPCTL8; + uint8_t RESERVED101[4]; + __IO uint32_t DOEPINT8; + uint8_t RESERVED102[4]; + __IO uint32_t DOEPTSIZ8; + __IO uint32_t DOEPDMA8; + uint8_t RESERVED103[8]; + __IO uint32_t DOEPCTL9; + uint8_t RESERVED104[4]; + __IO uint32_t DOEPINT9; + uint8_t RESERVED105[4]; + __IO uint32_t DOEPTSIZ9; + __IO uint32_t DOEPDMA9; + uint8_t RESERVED106[8]; + __IO uint32_t DOEPCTL10; + uint8_t RESERVED107[4]; + __IO uint32_t DOEPINT10; + uint8_t RESERVED108[4]; + __IO uint32_t DOEPTSIZ10; + __IO uint32_t DOEPDMA10; + uint8_t RESERVED109[8]; + __IO uint32_t DOEPCTL11; + uint8_t RESERVED110[4]; + __IO uint32_t DOEPINT11; + uint8_t RESERVED111[4]; + __IO uint32_t DOEPTSIZ11; + __IO uint32_t DOEPDMA11; + uint8_t RESERVED112[8]; + __IO uint32_t DOEPCTL12; + uint8_t RESERVED113[4]; + __IO uint32_t DOEPINT12; + uint8_t RESERVED114[4]; + __IO uint32_t DOEPTSIZ12; + __IO uint32_t DOEPDMA12; + uint8_t RESERVED115[8]; + __IO uint32_t DOEPCTL13; + uint8_t RESERVED116[4]; + __IO uint32_t DOEPINT13; + uint8_t RESERVED117[4]; + __IO uint32_t DOEPTSIZ13; + __IO uint32_t DOEPDMA13; + uint8_t RESERVED118[8]; + __IO uint32_t DOEPCTL14; + uint8_t RESERVED119[4]; + __IO uint32_t DOEPINT14; + uint8_t RESERVED120[4]; + __IO uint32_t DOEPTSIZ14; + __IO uint32_t DOEPDMA14; + uint8_t RESERVED121[8]; + __IO uint32_t DOEPCTL15; + uint8_t RESERVED122[4]; + __IO uint32_t DOEPINT15; + uint8_t RESERVED123[4]; + __IO uint32_t DOEPTSIZ15; + __IO uint32_t DOEPDMA15; + uint8_t RESERVED124[264]; + __IO uint32_t GCCTL; +} CM_USBHS_TypeDef; + +/** + * @brief WDT + */ +typedef struct { + __IO uint32_t CR; + __IO uint32_t SR; + __IO uint32_t RR; +} CM_WDT_TypeDef; + +/******************************************************************************/ +/* Memory Base Address */ +/******************************************************************************/ +#define EFM_BASE (0x00000000UL) /*!< EFM base address in the alias region */ +#define SRAM_BASE (0x1FFE0000UL) /*!< SRAM base address in the alias region */ +#define SMC_BASE (0x60000000UL) /*!< SMC base address in the alias region */ +#define DMC_BASE (0x80000000UL) /*!< DMC base address in the alias region */ +#define QSPI_BASE (0x98000000UL) /*!< QSPI base address in the alias region */ + +/******************************************************************************/ +/* Device Specific Peripheral Base Address */ +/******************************************************************************/ +#define CM_ADC1_BASE (0x40040000UL) +#define CM_ADC2_BASE (0x40040400UL) +#define CM_ADC3_BASE (0x40040800UL) +#define CM_AES_BASE (0x40008000UL) +#define CM_AOS_BASE (0x40010800UL) +#define CM_CAN1_BASE (0x40009000UL) +#define CM_CAN2_BASE (0x40078000UL) +#define CM_CMP1_BASE (0x4004A000UL) +#define CM_CMP2_BASE (0x4004A010UL) +#define CM_CMP3_BASE (0x4004A400UL) +#define CM_CMP4_BASE (0x4004A410UL) +#define CM_CMU_BASE (0x4004C400UL) +#define CM_CRC_BASE (0x40008C00UL) +#define CM_CTC_BASE (0x40049C00UL) +#define CM_DAC1_BASE (0x40041000UL) +#define CM_DAC2_BASE (0x40041400UL) +#define CM_DBGC_BASE (0xE0042000UL) +#define CM_DCU1_BASE (0x40056000UL) +#define CM_DCU2_BASE (0x40056400UL) +#define CM_DCU3_BASE (0x40056800UL) +#define CM_DCU4_BASE (0x40056C00UL) +#define CM_DCU5_BASE (0x40057000UL) +#define CM_DCU6_BASE (0x40057400UL) +#define CM_DCU7_BASE (0x40057800UL) +#define CM_DCU8_BASE (0x40057C00UL) +#define CM_DMA1_BASE (0x40053000UL) +#define CM_DMA2_BASE (0x40053400UL) +#define CM_DMC_BASE (0x88000400UL) +#define CM_DVP_BASE (0x40055800UL) +#define CM_EFM_BASE (0x40010400UL) +#define CM_EMB0_BASE (0x40017C00UL) +#define CM_EMB1_BASE (0x40017C20UL) +#define CM_EMB2_BASE (0x40017C40UL) +#define CM_EMB3_BASE (0x40017C60UL) +#define CM_EMB4_BASE (0x40017C80UL) +#define CM_EMB5_BASE (0x40017CA0UL) +#define CM_EMB6_BASE (0x40017CC0UL) +#define CM_ETH_BASE (0x40050000UL) +#define CM_FCM_BASE (0x40048400UL) +#define CM_FMAC1_BASE (0x40058000UL) +#define CM_FMAC2_BASE (0x40058400UL) +#define CM_FMAC3_BASE (0x40058800UL) +#define CM_FMAC4_BASE (0x40058C00UL) +#define CM_GPIO_BASE (0x40053800UL) +#define CM_HASH_BASE (0x40008400UL) +#define CM_HRPWM_BASE (0x4003C000UL) +#define CM_I2C1_BASE (0x4004E000UL) +#define CM_I2C2_BASE (0x4004E400UL) +#define CM_I2C3_BASE (0x4004E800UL) +#define CM_I2C4_BASE (0x4004EC00UL) +#define CM_I2C5_BASE (0x4004F000UL) +#define CM_I2C6_BASE (0x4004F400UL) +#define CM_I2S1_BASE (0x4001E000UL) +#define CM_I2S2_BASE (0x4001E400UL) +#define CM_I2S3_BASE (0x40022000UL) +#define CM_I2S4_BASE (0x40022400UL) +#define CM_ICG_BASE (0x00000400UL) +#define CM_INTC_BASE (0x40051000UL) +#define CM_KEYSCAN_BASE (0x40050C00UL) +#define CM_MAU_BASE (0x40055000UL) +#define CM_MPU_BASE (0x40050000UL) +#define CM_NFC_BASE (0x88100000UL) +#define CM_OTS_BASE (0x40010600UL) +#define CM_PERIC_BASE (0x40055400UL) +#define CM_PWC_BASE (0x40048000UL) +#define CM_QSPI_BASE (0x9C000000UL) +#define CM_RMU_BASE (0x4004CC00UL) +#define CM_RTC_BASE (0x4004C000UL) +#define CM_SDIOC1_BASE (0x40070000UL) +#define CM_SDIOC2_BASE (0x40078400UL) +#define CM_SMC_BASE (0x88000000UL) +#define CM_SPI1_BASE (0x4001C000UL) +#define CM_SPI2_BASE (0x4001C400UL) +#define CM_SPI3_BASE (0x4001C800UL) +#define CM_SPI4_BASE (0x40020000UL) +#define CM_SPI5_BASE (0x40020400UL) +#define CM_SPI6_BASE (0x40020800UL) +#define CM_SRAMC_BASE (0x40050800UL) +#define CM_SWDT_BASE (0x40049400UL) +#define CM_TMR0_1_BASE (0x40024000UL) +#define CM_TMR0_2_BASE (0x40024400UL) +#define CM_TMR2_1_BASE (0x40024800UL) +#define CM_TMR2_2_BASE (0x40024C00UL) +#define CM_TMR2_3_BASE (0x40025000UL) +#define CM_TMR2_4_BASE (0x40025400UL) +#define CM_TMR4_1_BASE (0x40038000UL) +#define CM_TMR4_2_BASE (0x40038400UL) +#define CM_TMR4_3_BASE (0x40038800UL) +#define CM_TMR6_1_BASE (0x40018000UL) +#define CM_TMR6_2_BASE (0x40018400UL) +#define CM_TMR6_3_BASE (0x40018800UL) +#define CM_TMR6_4_BASE (0x40018C00UL) +#define CM_TMR6_5_BASE (0x40019000UL) +#define CM_TMR6_6_BASE (0x40019400UL) +#define CM_TMR6_7_BASE (0x40019800UL) +#define CM_TMR6_8_BASE (0x40019C00UL) +#define CM_TMR6CR_BASE (0x40018000UL) +#define CM_TMRA_1_BASE (0x4003A000UL) +#define CM_TMRA_10_BASE (0x40027400UL) +#define CM_TMRA_11_BASE (0x40027800UL) +#define CM_TMRA_12_BASE (0x40027C00UL) +#define CM_TMRA_2_BASE (0x4003A400UL) +#define CM_TMRA_3_BASE (0x4003A800UL) +#define CM_TMRA_4_BASE (0x4003AC00UL) +#define CM_TMRA_5_BASE (0x40026000UL) +#define CM_TMRA_6_BASE (0x40026400UL) +#define CM_TMRA_7_BASE (0x40026800UL) +#define CM_TMRA_8_BASE (0x40026C00UL) +#define CM_TMRA_9_BASE (0x40027000UL) +#define CM_TRNG_BASE (0x40042000UL) +#define CM_USART1_BASE (0x4001CC00UL) +#define CM_USART10_BASE (0x40021C00UL) +#define CM_USART2_BASE (0x4001D000UL) +#define CM_USART3_BASE (0x4001D400UL) +#define CM_USART4_BASE (0x4001D800UL) +#define CM_USART5_BASE (0x4001DC00UL) +#define CM_USART6_BASE (0x40020C00UL) +#define CM_USART7_BASE (0x40021000UL) +#define CM_USART8_BASE (0x40021400UL) +#define CM_USART9_BASE (0x40021800UL) +#define CM_USBFS_BASE (0x40080000UL) +#define CM_USBHS_BASE (0x400C0000UL) +#define CM_WDT_BASE (0x40049000UL) + +/******************************************************************************/ +/* Device Specific Peripheral declaration & memory map */ +/******************************************************************************/ +#define CM_ADC1 ((CM_ADC_TypeDef*)CM_ADC1_BASE) +#define CM_ADC2 ((CM_ADC_TypeDef*)CM_ADC2_BASE) +#define CM_ADC3 ((CM_ADC_TypeDef*)CM_ADC3_BASE) +#define CM_AES ((CM_AES_TypeDef*)CM_AES_BASE) +#define CM_AOS ((CM_AOS_TypeDef*)CM_AOS_BASE) +#define CM_CAN1 ((CM_CAN_TypeDef*)CM_CAN1_BASE) +#define CM_CAN2 ((CM_CAN_TypeDef*)CM_CAN2_BASE) +#define CM_CMP1 ((CM_CMP_TypeDef*)CM_CMP1_BASE) +#define CM_CMP2 ((CM_CMP_TypeDef*)CM_CMP2_BASE) +#define CM_CMP3 ((CM_CMP_TypeDef*)CM_CMP3_BASE) +#define CM_CMP4 ((CM_CMP_TypeDef*)CM_CMP4_BASE) +#define CM_CMU ((CM_CMU_TypeDef*)CM_CMU_BASE) +#define CM_CRC ((CM_CRC_TypeDef*)CM_CRC_BASE) +#define CM_CTC ((CM_CTC_TypeDef*)CM_CTC_BASE) +#define CM_DAC1 ((CM_DAC_TypeDef*)CM_DAC1_BASE) +#define CM_DAC2 ((CM_DAC_TypeDef*)CM_DAC2_BASE) +#define CM_DBGC ((CM_DBGC_TypeDef*)CM_DBGC_BASE) +#define CM_DCU1 ((CM_DCU_TypeDef*)CM_DCU1_BASE) +#define CM_DCU2 ((CM_DCU_TypeDef*)CM_DCU2_BASE) +#define CM_DCU3 ((CM_DCU_TypeDef*)CM_DCU3_BASE) +#define CM_DCU4 ((CM_DCU_TypeDef*)CM_DCU4_BASE) +#define CM_DCU5 ((CM_DCU_TypeDef*)CM_DCU5_BASE) +#define CM_DCU6 ((CM_DCU_TypeDef*)CM_DCU6_BASE) +#define CM_DCU7 ((CM_DCU_TypeDef*)CM_DCU7_BASE) +#define CM_DCU8 ((CM_DCU_TypeDef*)CM_DCU8_BASE) +#define CM_DMA1 ((CM_DMA_TypeDef*)CM_DMA1_BASE) +#define CM_DMA2 ((CM_DMA_TypeDef*)CM_DMA2_BASE) +#define CM_DMC ((CM_DMC_TypeDef*)CM_DMC_BASE) +#define CM_DVP ((CM_DVP_TypeDef*)CM_DVP_BASE) +#define CM_EFM ((CM_EFM_TypeDef*)CM_EFM_BASE) +#define CM_EMB0 ((CM_EMB_TypeDef*)CM_EMB0_BASE) +#define CM_EMB1 ((CM_EMB_TypeDef*)CM_EMB1_BASE) +#define CM_EMB2 ((CM_EMB_TypeDef*)CM_EMB2_BASE) +#define CM_EMB3 ((CM_EMB_TypeDef*)CM_EMB3_BASE) +#define CM_EMB4 ((CM_EMB_TypeDef*)CM_EMB4_BASE) +#define CM_EMB5 ((CM_EMB_TypeDef*)CM_EMB5_BASE) +#define CM_EMB6 ((CM_EMB_TypeDef*)CM_EMB6_BASE) +#define CM_ETH ((CM_ETH_TypeDef*)CM_ETH_BASE) +#define CM_FCM ((CM_FCM_TypeDef*)CM_FCM_BASE) +#define CM_FMAC1 ((CM_FMAC_TypeDef*)CM_FMAC1_BASE) +#define CM_FMAC2 ((CM_FMAC_TypeDef*)CM_FMAC2_BASE) +#define CM_FMAC3 ((CM_FMAC_TypeDef*)CM_FMAC3_BASE) +#define CM_FMAC4 ((CM_FMAC_TypeDef*)CM_FMAC4_BASE) +#define CM_GPIO ((CM_GPIO_TypeDef*)CM_GPIO_BASE) +#define CM_HASH ((CM_HASH_TypeDef*)CM_HASH_BASE) +#define CM_HRPWM ((CM_HRPWM_TypeDef*)CM_HRPWM_BASE) +#define CM_I2C1 ((CM_I2C_TypeDef*)CM_I2C1_BASE) +#define CM_I2C2 ((CM_I2C_TypeDef*)CM_I2C2_BASE) +#define CM_I2C3 ((CM_I2C_TypeDef*)CM_I2C3_BASE) +#define CM_I2C4 ((CM_I2C_TypeDef*)CM_I2C4_BASE) +#define CM_I2C5 ((CM_I2C_TypeDef*)CM_I2C5_BASE) +#define CM_I2C6 ((CM_I2C_TypeDef*)CM_I2C6_BASE) +#define CM_I2S1 ((CM_I2S_TypeDef*)CM_I2S1_BASE) +#define CM_I2S2 ((CM_I2S_TypeDef*)CM_I2S2_BASE) +#define CM_I2S3 ((CM_I2S_TypeDef*)CM_I2S3_BASE) +#define CM_I2S4 ((CM_I2S_TypeDef*)CM_I2S4_BASE) +#define CM_ICG ((CM_ICG_TypeDef*)CM_ICG_BASE) +#define CM_INTC ((CM_INTC_TypeDef*)CM_INTC_BASE) +#define CM_KEYSCAN ((CM_KEYSCAN_TypeDef*)CM_KEYSCAN_BASE) +#define CM_MAU ((CM_MAU_TypeDef*)CM_MAU_BASE) +#define CM_MPU ((CM_MPU_TypeDef*)CM_MPU_BASE) +#define CM_NFC ((CM_NFC_TypeDef*)CM_NFC_BASE) +#define CM_OTS ((CM_OTS_TypeDef*)CM_OTS_BASE) +#define CM_PERIC ((CM_PERIC_TypeDef*)CM_PERIC_BASE) +#define CM_PWC ((CM_PWC_TypeDef*)CM_PWC_BASE) +#define CM_QSPI ((CM_QSPI_TypeDef*)CM_QSPI_BASE) +#define CM_RMU ((CM_RMU_TypeDef*)CM_RMU_BASE) +#define CM_RTC ((CM_RTC_TypeDef*)CM_RTC_BASE) +#define CM_SDIOC1 ((CM_SDIOC_TypeDef*)CM_SDIOC1_BASE) +#define CM_SDIOC2 ((CM_SDIOC_TypeDef*)CM_SDIOC2_BASE) +#define CM_SMC ((CM_SMC_TypeDef*)CM_SMC_BASE) +#define CM_SPI1 ((CM_SPI_TypeDef*)CM_SPI1_BASE) +#define CM_SPI2 ((CM_SPI_TypeDef*)CM_SPI2_BASE) +#define CM_SPI3 ((CM_SPI_TypeDef*)CM_SPI3_BASE) +#define CM_SPI4 ((CM_SPI_TypeDef*)CM_SPI4_BASE) +#define CM_SPI5 ((CM_SPI_TypeDef*)CM_SPI5_BASE) +#define CM_SPI6 ((CM_SPI_TypeDef*)CM_SPI6_BASE) +#define CM_SRAMC ((CM_SRAMC_TypeDef*)CM_SRAMC_BASE) +#define CM_SWDT ((CM_SWDT_TypeDef*)CM_SWDT_BASE) +#define CM_TMR0_1 ((CM_TMR0_TypeDef*)CM_TMR0_1_BASE) +#define CM_TMR0_2 ((CM_TMR0_TypeDef*)CM_TMR0_2_BASE) +#define CM_TMR2_1 ((CM_TMR2_TypeDef*)CM_TMR2_1_BASE) +#define CM_TMR2_2 ((CM_TMR2_TypeDef*)CM_TMR2_2_BASE) +#define CM_TMR2_3 ((CM_TMR2_TypeDef*)CM_TMR2_3_BASE) +#define CM_TMR2_4 ((CM_TMR2_TypeDef*)CM_TMR2_4_BASE) +#define CM_TMR4_1 ((CM_TMR4_TypeDef*)CM_TMR4_1_BASE) +#define CM_TMR4_2 ((CM_TMR4_TypeDef*)CM_TMR4_2_BASE) +#define CM_TMR4_3 ((CM_TMR4_TypeDef*)CM_TMR4_3_BASE) +#define CM_TMR6_1 ((CM_TMR6_TypeDef*)CM_TMR6_1_BASE) +#define CM_TMR6_2 ((CM_TMR6_TypeDef*)CM_TMR6_2_BASE) +#define CM_TMR6_3 ((CM_TMR6_TypeDef*)CM_TMR6_3_BASE) +#define CM_TMR6_4 ((CM_TMR6_TypeDef*)CM_TMR6_4_BASE) +#define CM_TMR6_5 ((CM_TMR6_TypeDef*)CM_TMR6_5_BASE) +#define CM_TMR6_6 ((CM_TMR6_TypeDef*)CM_TMR6_6_BASE) +#define CM_TMR6_7 ((CM_TMR6_TypeDef*)CM_TMR6_7_BASE) +#define CM_TMR6_8 ((CM_TMR6_TypeDef*)CM_TMR6_8_BASE) +#define CM_TMR6CR ((CM_TMR6CR_TypeDef*)CM_TMR6CR_BASE) +#define CM_TMRA_1 ((CM_TMRA_TypeDef*)CM_TMRA_1_BASE) +#define CM_TMRA_10 ((CM_TMRA_TypeDef*)CM_TMRA_10_BASE) +#define CM_TMRA_11 ((CM_TMRA_TypeDef*)CM_TMRA_11_BASE) +#define CM_TMRA_12 ((CM_TMRA_TypeDef*)CM_TMRA_12_BASE) +#define CM_TMRA_2 ((CM_TMRA_TypeDef*)CM_TMRA_2_BASE) +#define CM_TMRA_3 ((CM_TMRA_TypeDef*)CM_TMRA_3_BASE) +#define CM_TMRA_4 ((CM_TMRA_TypeDef*)CM_TMRA_4_BASE) +#define CM_TMRA_5 ((CM_TMRA_TypeDef*)CM_TMRA_5_BASE) +#define CM_TMRA_6 ((CM_TMRA_TypeDef*)CM_TMRA_6_BASE) +#define CM_TMRA_7 ((CM_TMRA_TypeDef*)CM_TMRA_7_BASE) +#define CM_TMRA_8 ((CM_TMRA_TypeDef*)CM_TMRA_8_BASE) +#define CM_TMRA_9 ((CM_TMRA_TypeDef*)CM_TMRA_9_BASE) +#define CM_TRNG ((CM_TRNG_TypeDef*)CM_TRNG_BASE) +#define CM_USART1 ((CM_USART_TypeDef*)CM_USART1_BASE) +#define CM_USART10 ((CM_USART_TypeDef*)CM_USART10_BASE) +#define CM_USART2 ((CM_USART_TypeDef*)CM_USART2_BASE) +#define CM_USART3 ((CM_USART_TypeDef*)CM_USART3_BASE) +#define CM_USART4 ((CM_USART_TypeDef*)CM_USART4_BASE) +#define CM_USART5 ((CM_USART_TypeDef*)CM_USART5_BASE) +#define CM_USART6 ((CM_USART_TypeDef*)CM_USART6_BASE) +#define CM_USART7 ((CM_USART_TypeDef*)CM_USART7_BASE) +#define CM_USART8 ((CM_USART_TypeDef*)CM_USART8_BASE) +#define CM_USART9 ((CM_USART_TypeDef*)CM_USART9_BASE) +#define CM_USBFS ((CM_USBFS_TypeDef*)CM_USBFS_BASE) +#define CM_USBHS ((CM_USBHS_TypeDef*)CM_USBHS_BASE) +#define CM_WDT ((CM_WDT_TypeDef*)CM_WDT_BASE) + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************* + Bit definition for Peripheral ADC +*******************************************************************************/ +/* Bit definition for ADC_STR register */ +#define ADC_STR_STRT (0x01U) + +/* Bit definition for ADC_CR0 register */ +#define ADC_CR0_MS_POS (0U) +#define ADC_CR0_MS (0x0003U) +#define ADC_CR0_MS_0 (0x0001U) +#define ADC_CR0_MS_1 (0x0002U) +#define ADC_CR0_ACCSEL_POS (4U) +#define ADC_CR0_ACCSEL (0x0030U) +#define ADC_CR0_ACCSEL_0 (0x0010U) +#define ADC_CR0_ACCSEL_1 (0x0020U) +#define ADC_CR0_CLREN_POS (6U) +#define ADC_CR0_CLREN (0x0040U) +#define ADC_CR0_DFMT_POS (7U) +#define ADC_CR0_DFMT (0x0080U) +#define ADC_CR0_AVCNT_POS (8U) +#define ADC_CR0_AVCNT (0x0700U) + +/* Bit definition for ADC_CR1 register */ +#define ADC_CR1_RSCHSEL_POS (2U) +#define ADC_CR1_RSCHSEL (0x0004U) + +/* Bit definition for ADC_TRGSR register */ +#define ADC_TRGSR_TRGSELA_POS (0U) +#define ADC_TRGSR_TRGSELA (0x0003U) +#define ADC_TRGSR_TRGSELA_0 (0x0001U) +#define ADC_TRGSR_TRGSELA_1 (0x0002U) +#define ADC_TRGSR_TRGENA_POS (7U) +#define ADC_TRGSR_TRGENA (0x0080U) +#define ADC_TRGSR_TRGSELB_POS (8U) +#define ADC_TRGSR_TRGSELB (0x0300U) +#define ADC_TRGSR_TRGSELB_0 (0x0100U) +#define ADC_TRGSR_TRGSELB_1 (0x0200U) +#define ADC_TRGSR_TRGENB_POS (15U) +#define ADC_TRGSR_TRGENB (0x8000U) + +/* Bit definition for ADC_CHSELRA register */ +#define ADC_CHSELRA_CHSELA (0x000FFFFFUL) + +/* Bit definition for ADC_CHSELRB register */ +#define ADC_CHSELRB_CHSELB (0x000FFFFFUL) + +/* Bit definition for ADC_AVCHSELR register */ +#define ADC_AVCHSELR_AVCHSEL (0x000FFFFFUL) + +/* Bit definition for ADC_EXCHSELR register */ +#define ADC_EXCHSELR_EXCHSEL (0x01U) + +/* Bit definition for ADC_SHCR register */ +#define ADC_SHCR_SHSST_POS (0U) +#define ADC_SHCR_SHSST (0x00FFU) +#define ADC_SHCR_SHSEL_POS (8U) +#define ADC_SHCR_SHSEL (0x0700U) + +/* Bit definition for ADC_SSTR register */ +#define ADC_SSTR (0xFFU) + +/* Bit definition for ADC_SSTRL register */ +#define ADC_SSTRL (0xFFU) + +/* Bit definition for ADC_CHMUXR0 register */ +#define ADC_CHMUXR0_CH00MUX_POS (0U) +#define ADC_CHMUXR0_CH00MUX (0x000FU) +#define ADC_CHMUXR0_CH01MUX_POS (4U) +#define ADC_CHMUXR0_CH01MUX (0x00F0U) +#define ADC_CHMUXR0_CH02MUX_POS (8U) +#define ADC_CHMUXR0_CH02MUX (0x0F00U) +#define ADC_CHMUXR0_CH03MUX_POS (12U) +#define ADC_CHMUXR0_CH03MUX (0xF000U) + +/* Bit definition for ADC_CHMUXR1 register */ +#define ADC_CHMUXR1_CH04MUX_POS (0U) +#define ADC_CHMUXR1_CH04MUX (0x000FU) +#define ADC_CHMUXR1_CH05MUX_POS (4U) +#define ADC_CHMUXR1_CH05MUX (0x00F0U) +#define ADC_CHMUXR1_CH06MUX_POS (8U) +#define ADC_CHMUXR1_CH06MUX (0x0F00U) +#define ADC_CHMUXR1_CH07MUX_POS (12U) +#define ADC_CHMUXR1_CH07MUX (0xF000U) + +/* Bit definition for ADC_CHMUXR2 register */ +#define ADC_CHMUXR2_CH08MUX_POS (0U) +#define ADC_CHMUXR2_CH08MUX (0x000FU) +#define ADC_CHMUXR2_CH09MUX_POS (4U) +#define ADC_CHMUXR2_CH09MUX (0x00F0U) +#define ADC_CHMUXR2_CH10MUX_POS (8U) +#define ADC_CHMUXR2_CH10MUX (0x0F00U) +#define ADC_CHMUXR2_CH11MUX_POS (12U) +#define ADC_CHMUXR2_CH11MUX (0xF000U) + +/* Bit definition for ADC_CHMUXR3 register */ +#define ADC_CHMUXR3_CH12MUX_POS (0U) +#define ADC_CHMUXR3_CH12MUX (0x000FU) +#define ADC_CHMUXR3_CH13MUX_POS (4U) +#define ADC_CHMUXR3_CH13MUX (0x00F0U) +#define ADC_CHMUXR3_CH14MUX_POS (8U) +#define ADC_CHMUXR3_CH14MUX (0x0F00U) +#define ADC_CHMUXR3_CH15MUX_POS (12U) +#define ADC_CHMUXR3_CH15MUX (0xF000U) + +/* Bit definition for ADC_ISR register */ +#define ADC_ISR_EOCAF_POS (0U) +#define ADC_ISR_EOCAF (0x01U) +#define ADC_ISR_EOCBF_POS (1U) +#define ADC_ISR_EOCBF (0x02U) +#define ADC_ISR_SASTPDF_POS (4U) +#define ADC_ISR_SASTPDF (0x10U) + +/* Bit definition for ADC_ICR register */ +#define ADC_ICR_EOCAIEN_POS (0U) +#define ADC_ICR_EOCAIEN (0x01U) +#define ADC_ICR_EOCBIEN_POS (1U) +#define ADC_ICR_EOCBIEN (0x02U) + +/* Bit definition for ADC_ISCLRR register */ +#define ADC_ISCLRR_CLREOCAF_POS (0U) +#define ADC_ISCLRR_CLREOCAF (0x01U) +#define ADC_ISCLRR_CLREOCBF_POS (1U) +#define ADC_ISCLRR_CLREOCBF (0x02U) +#define ADC_ISCLRR_CLRSASTPDF_POS (4U) +#define ADC_ISCLRR_CLRSASTPDF (0x10U) + +/* Bit definition for ADC_SYNCCR register */ +#define ADC_SYNCCR_SYNCEN_POS (0U) +#define ADC_SYNCCR_SYNCEN (0x0001U) +#define ADC_SYNCCR_SYNCMD_POS (4U) +#define ADC_SYNCCR_SYNCMD (0x0070U) +#define ADC_SYNCCR_SYNCMD_0 (0x0010U) +#define ADC_SYNCCR_SYNCMD_1 (0x0020U) +#define ADC_SYNCCR_SYNCMD_2 (0x0040U) +#define ADC_SYNCCR_SYNCDLY_POS (8U) +#define ADC_SYNCCR_SYNCDLY (0xFF00U) + +/* Bit definition for ADC_DR register */ +#define ADC_DR (0xFFFFU) + +/* Bit definition for ADC_AWDCR register */ +#define ADC_AWDCR_AWD0EN_POS (0U) +#define ADC_AWDCR_AWD0EN (0x0001U) +#define ADC_AWDCR_AWD0IEN_POS (1U) +#define ADC_AWDCR_AWD0IEN (0x0002U) +#define ADC_AWDCR_AWD0MD_POS (2U) +#define ADC_AWDCR_AWD0MD (0x0004U) +#define ADC_AWDCR_AWD1EN_POS (4U) +#define ADC_AWDCR_AWD1EN (0x0010U) +#define ADC_AWDCR_AWD1IEN_POS (5U) +#define ADC_AWDCR_AWD1IEN (0x0020U) +#define ADC_AWDCR_AWD1MD_POS (6U) +#define ADC_AWDCR_AWD1MD (0x0040U) +#define ADC_AWDCR_AWDCM_POS (8U) +#define ADC_AWDCR_AWDCM (0x0300U) +#define ADC_AWDCR_AWDCM_0 (0x0100U) +#define ADC_AWDCR_AWDCM_1 (0x0200U) + +/* Bit definition for ADC_AWDSR register */ +#define ADC_AWDSR_AWD0F_POS (0U) +#define ADC_AWDSR_AWD0F (0x01U) +#define ADC_AWDSR_AWD1F_POS (1U) +#define ADC_AWDSR_AWD1F (0x02U) +#define ADC_AWDSR_AWDCMF_POS (4U) +#define ADC_AWDSR_AWDCMF (0x10U) + +/* Bit definition for ADC_AWDSCLRR register */ +#define ADC_AWDSCLRR_CLRAWD0F_POS (0U) +#define ADC_AWDSCLRR_CLRAWD0F (0x01U) +#define ADC_AWDSCLRR_CLRAWD1F_POS (1U) +#define ADC_AWDSCLRR_CLRAWD1F (0x02U) +#define ADC_AWDSCLRR_CLRAWDCMF_POS (4U) +#define ADC_AWDSCLRR_CLRAWDCMF (0x10U) + +/* Bit definition for ADC_AWD0DR0 register */ +#define ADC_AWD0DR0 (0xFFFFU) + +/* Bit definition for ADC_AWD0DR1 register */ +#define ADC_AWD0DR1 (0xFFFFU) + +/* Bit definition for ADC_AWD0CHSR register */ +#define ADC_AWD0CHSR_AWDCH (0x1FU) +#define ADC_AWD0CHSR_AWDCH_0 (0x01U) +#define ADC_AWD0CHSR_AWDCH_1 (0x02U) +#define ADC_AWD0CHSR_AWDCH_2 (0x04U) +#define ADC_AWD0CHSR_AWDCH_3 (0x08U) +#define ADC_AWD0CHSR_AWDCH_4 (0x10U) + +/* Bit definition for ADC_AWD1DR0 register */ +#define ADC_AWD1DR0 (0xFFFFU) + +/* Bit definition for ADC_AWD1DR1 register */ +#define ADC_AWD1DR1 (0xFFFFU) + +/* Bit definition for ADC_AWD1CHSR register */ +#define ADC_AWD1CHSR_AWDCH (0x1FU) + +/* Bit definition for ADC_PGACR register */ +#define ADC_PGACR_PGACTL_POS (0U) +#define ADC_PGACR_PGACTL (0x0FU) +#define ADC_PGACR_PGAGAIN_POS (4U) +#define ADC_PGACR_PGAGAIN (0xF0U) + +/* Bit definition for ADC_PGAVSSENR register */ +#define ADC_PGAVSSENR_PGAVSSEN (0x07U) + +/******************************************************************************* + Bit definition for Peripheral AES +*******************************************************************************/ +/* Bit definition for AES_CR register */ +#define AES_CR_START_POS (0U) +#define AES_CR_START (0x00000001UL) +#define AES_CR_MODE_POS (1U) +#define AES_CR_MODE (0x00000002UL) +#define AES_CR_KEYSIZE_POS (3U) +#define AES_CR_KEYSIZE (0x00000018UL) + +/* Bit definition for AES_DR0 register */ +#define AES_DR0 (0xFFFFFFFFUL) + +/* Bit definition for AES_DR1 register */ +#define AES_DR1 (0xFFFFFFFFUL) + +/* Bit definition for AES_DR2 register */ +#define AES_DR2 (0xFFFFFFFFUL) + +/* Bit definition for AES_DR3 register */ +#define AES_DR3 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR0 register */ +#define AES_KR0 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR1 register */ +#define AES_KR1 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR2 register */ +#define AES_KR2 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR3 register */ +#define AES_KR3 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR4 register */ +#define AES_KR4 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR5 register */ +#define AES_KR5 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR6 register */ +#define AES_KR6 (0xFFFFFFFFUL) + +/* Bit definition for AES_KR7 register */ +#define AES_KR7 (0xFFFFFFFFUL) + +/******************************************************************************* + Bit definition for Peripheral AOS +*******************************************************************************/ +/* Bit definition for AOS_INTSFTTRG register */ +#define AOS_INTSFTTRG_STRG (0x00000001UL) + +/* Bit definition for AOS_DCU_TRGSEL register */ +#define AOS_DCU_TRGSEL_TRGSEL_POS (0U) +#define AOS_DCU_TRGSEL_TRGSEL (0x000001FFUL) +#define AOS_DCU_TRGSEL_COMTRG_EN_POS (30U) +#define AOS_DCU_TRGSEL_COMTRG_EN (0xC0000000UL) +#define AOS_DCU_TRGSEL_COMTRG_EN_0 (0x40000000UL) +#define AOS_DCU_TRGSEL_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_DMA1_TRGSEL register */ +#define AOS_DMA1_TRGSEL_TRGSEL_POS (0U) +#define AOS_DMA1_TRGSEL_TRGSEL (0x000001FFUL) +#define AOS_DMA1_TRGSEL_COMTRG_EN_POS (30U) +#define AOS_DMA1_TRGSEL_COMTRG_EN (0xC0000000UL) +#define AOS_DMA1_TRGSEL_COMTRG_EN_0 (0x40000000UL) +#define AOS_DMA1_TRGSEL_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_DMA2_TRGSEL register */ +#define AOS_DMA2_TRGSEL_TRGSEL_POS (0U) +#define AOS_DMA2_TRGSEL_TRGSEL (0x000001FFUL) +#define AOS_DMA2_TRGSEL_COMTRG_EN_POS (30U) +#define AOS_DMA2_TRGSEL_COMTRG_EN (0xC0000000UL) +#define AOS_DMA2_TRGSEL_COMTRG_EN_0 (0x40000000UL) +#define AOS_DMA2_TRGSEL_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_DMA_TRGSELRC register */ +#define AOS_DMA_TRGSELRC_TRGSEL_POS (0U) +#define AOS_DMA_TRGSELRC_TRGSEL (0x000001FFUL) +#define AOS_DMA_TRGSELRC_COMTRG_EN_POS (30U) +#define AOS_DMA_TRGSELRC_COMTRG_EN (0xC0000000UL) +#define AOS_DMA_TRGSELRC_COMTRG_EN_0 (0x40000000UL) +#define AOS_DMA_TRGSELRC_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_TMR6_HTSSR register */ +#define AOS_TMR6_HTSSR_TRGSEL_POS (0U) +#define AOS_TMR6_HTSSR_TRGSEL (0x000001FFUL) +#define AOS_TMR6_HTSSR_COMTRG_EN_POS (30U) +#define AOS_TMR6_HTSSR_COMTRG_EN (0xC0000000UL) +#define AOS_TMR6_HTSSR_COMTRG_EN_0 (0x40000000UL) +#define AOS_TMR6_HTSSR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_PEVNTTRGSR register */ +#define AOS_PEVNTTRGSR_TRGSEL_POS (0U) +#define AOS_PEVNTTRGSR_TRGSEL (0x000001FFUL) +#define AOS_PEVNTTRGSR_COMTRG_EN_POS (30U) +#define AOS_PEVNTTRGSR_COMTRG_EN (0xC0000000UL) +#define AOS_PEVNTTRGSR_COMTRG_EN_0 (0x40000000UL) +#define AOS_PEVNTTRGSR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_TMR0_HTSSR register */ +#define AOS_TMR0_HTSSR_TRGSEL_POS (0U) +#define AOS_TMR0_HTSSR_TRGSEL (0x000001FFUL) +#define AOS_TMR0_HTSSR_COMTRG_EN_POS (30U) +#define AOS_TMR0_HTSSR_COMTRG_EN (0xC0000000UL) +#define AOS_TMR0_HTSSR_COMTRG_EN_0 (0x40000000UL) +#define AOS_TMR0_HTSSR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_TMR2_HTSSR register */ +#define AOS_TMR2_HTSSR_TRGSEL_POS (0U) +#define AOS_TMR2_HTSSR_TRGSEL (0x000001FFUL) +#define AOS_TMR2_HTSSR_COMTRG_EN_POS (30U) +#define AOS_TMR2_HTSSR_COMTRG_EN (0xC0000000UL) +#define AOS_TMR2_HTSSR_COMTRG_EN_0 (0x40000000UL) +#define AOS_TMR2_HTSSR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_HASH_ITRGSELA register */ +#define AOS_HASH_ITRGSELA_TRGSEL_POS (0U) +#define AOS_HASH_ITRGSELA_TRGSEL (0x000001FFUL) +#define AOS_HASH_ITRGSELA_COMTRG_EN_POS (30U) +#define AOS_HASH_ITRGSELA_COMTRG_EN (0xC0000000UL) +#define AOS_HASH_ITRGSELA_COMTRG_EN_0 (0x40000000UL) +#define AOS_HASH_ITRGSELA_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_HASH_ITRGSELB register */ +#define AOS_HASH_ITRGSELB_TRGSEL_POS (0U) +#define AOS_HASH_ITRGSELB_TRGSEL (0x000001FFUL) +#define AOS_HASH_ITRGSELB_COMTRG_EN_POS (30U) +#define AOS_HASH_ITRGSELB_COMTRG_EN (0xC0000000UL) +#define AOS_HASH_ITRGSELB_COMTRG_EN_0 (0x40000000UL) +#define AOS_HASH_ITRGSELB_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_TMRA_HTSSR register */ +#define AOS_TMRA_HTSSR_TRGSEL_POS (0U) +#define AOS_TMRA_HTSSR_TRGSEL (0x000001FFUL) +#define AOS_TMRA_HTSSR_COMTRG_EN_POS (30U) +#define AOS_TMRA_HTSSR_COMTRG_EN (0xC0000000UL) +#define AOS_TMRA_HTSSR_COMTRG_EN_0 (0x40000000UL) +#define AOS_TMRA_HTSSR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_OTS_TRG register */ +#define AOS_OTS_TRG_TRGSEL_POS (0U) +#define AOS_OTS_TRG_TRGSEL (0x000001FFUL) +#define AOS_OTS_TRG_COMTRG_EN_POS (30U) +#define AOS_OTS_TRG_COMTRG_EN (0xC0000000UL) +#define AOS_OTS_TRG_COMTRG_EN_0 (0x40000000UL) +#define AOS_OTS_TRG_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_ADC1_ITRGSELR register */ +#define AOS_ADC1_ITRGSELR_TRGSEL_POS (0U) +#define AOS_ADC1_ITRGSELR_TRGSEL (0x000001FFUL) +#define AOS_ADC1_ITRGSELR_COMTRG_EN_POS (30U) +#define AOS_ADC1_ITRGSELR_COMTRG_EN (0xC0000000UL) +#define AOS_ADC1_ITRGSELR_COMTRG_EN_0 (0x40000000UL) +#define AOS_ADC1_ITRGSELR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_ADC2_ITRGSELR register */ +#define AOS_ADC2_ITRGSELR_TRGSEL_POS (0U) +#define AOS_ADC2_ITRGSELR_TRGSEL (0x000001FFUL) +#define AOS_ADC2_ITRGSELR_COMTRG_EN_POS (30U) +#define AOS_ADC2_ITRGSELR_COMTRG_EN (0xC0000000UL) +#define AOS_ADC2_ITRGSELR_COMTRG_EN_0 (0x40000000UL) +#define AOS_ADC2_ITRGSELR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_ADC3_ITRGSELR register */ +#define AOS_ADC3_ITRGSELR_TRGSEL_POS (0U) +#define AOS_ADC3_ITRGSELR_TRGSEL (0x000001FFUL) +#define AOS_ADC3_ITRGSELR_COMTRG_EN_POS (30U) +#define AOS_ADC3_ITRGSELR_COMTRG_EN (0xC0000000UL) +#define AOS_ADC3_ITRGSELR_COMTRG_EN_0 (0x40000000UL) +#define AOS_ADC3_ITRGSELR_COMTRG_EN_1 (0x80000000UL) + +/* Bit definition for AOS_COMTRG1 register */ +#define AOS_COMTRG1_TRGSEL (0x000001FFUL) + +/* Bit definition for AOS_COMTRG2 register */ +#define AOS_COMTRG2_TRGSEL (0x000001FFUL) + +/* Bit definition for AOS_PEVNTDIRR register */ +#define AOS_PEVNTDIRR_PDIR (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTIDR register */ +#define AOS_PEVNTIDR_PIN (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTODR register */ +#define AOS_PEVNTODR_POUT (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTORR register */ +#define AOS_PEVNTORR_POR (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTOSR register */ +#define AOS_PEVNTOSR_POS (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTRISR register */ +#define AOS_PEVNTRISR_RIS (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTFAL register */ +#define AOS_PEVNTFAL_FAL (0x0000FFFFUL) + +/* Bit definition for AOS_PEVNTNFCR register */ +#define AOS_PEVNTNFCR_NFEN1_POS (0U) +#define AOS_PEVNTNFCR_NFEN1 (0x00000001UL) +#define AOS_PEVNTNFCR_DIVS1_POS (1U) +#define AOS_PEVNTNFCR_DIVS1 (0x00000006UL) +#define AOS_PEVNTNFCR_NFEN2_POS (8U) +#define AOS_PEVNTNFCR_NFEN2 (0x00000100UL) +#define AOS_PEVNTNFCR_DIVS2_POS (9U) +#define AOS_PEVNTNFCR_DIVS2 (0x00000600UL) +#define AOS_PEVNTNFCR_NFEN3_POS (16U) +#define AOS_PEVNTNFCR_NFEN3 (0x00010000UL) +#define AOS_PEVNTNFCR_DIVS3_POS (17U) +#define AOS_PEVNTNFCR_DIVS3 (0x00060000UL) +#define AOS_PEVNTNFCR_NFEN4_POS (24U) +#define AOS_PEVNTNFCR_NFEN4 (0x01000000UL) +#define AOS_PEVNTNFCR_DIVS4_POS (25U) +#define AOS_PEVNTNFCR_DIVS4 (0x06000000UL) + +/******************************************************************************* + Bit definition for Peripheral CAN +*******************************************************************************/ +/* Bit definition for CAN_RBUF register */ +#define CAN_RBUF (0xFFFFFFFFUL) + +/* Bit definition for CAN_TBUF register */ +#define CAN_TBUF (0xFFFFFFFFUL) + +/* Bit definition for CAN_CFG_STAT register */ +#define CAN_CFG_STAT_BUSOFF_POS (0U) +#define CAN_CFG_STAT_BUSOFF (0x01U) +#define CAN_CFG_STAT_TACTIVE_POS (1U) +#define CAN_CFG_STAT_TACTIVE (0x02U) +#define CAN_CFG_STAT_RACTIVE_POS (2U) +#define CAN_CFG_STAT_RACTIVE (0x04U) +#define CAN_CFG_STAT_TSSS_POS (3U) +#define CAN_CFG_STAT_TSSS (0x08U) +#define CAN_CFG_STAT_TPSS_POS (4U) +#define CAN_CFG_STAT_TPSS (0x10U) +#define CAN_CFG_STAT_LBMI_POS (5U) +#define CAN_CFG_STAT_LBMI (0x20U) +#define CAN_CFG_STAT_LBME_POS (6U) +#define CAN_CFG_STAT_LBME (0x40U) +#define CAN_CFG_STAT_RESET_POS (7U) +#define CAN_CFG_STAT_RESET (0x80U) + +/* Bit definition for CAN_TCMD register */ +#define CAN_TCMD_TSA_POS (0U) +#define CAN_TCMD_TSA (0x01U) +#define CAN_TCMD_TSALL_POS (1U) +#define CAN_TCMD_TSALL (0x02U) +#define CAN_TCMD_TSONE_POS (2U) +#define CAN_TCMD_TSONE (0x04U) +#define CAN_TCMD_TPA_POS (3U) +#define CAN_TCMD_TPA (0x08U) +#define CAN_TCMD_TPE_POS (4U) +#define CAN_TCMD_TPE (0x10U) +#define CAN_TCMD_LOM_POS (6U) +#define CAN_TCMD_LOM (0x40U) +#define CAN_TCMD_TBSEL_POS (7U) +#define CAN_TCMD_TBSEL (0x80U) + +/* Bit definition for CAN_TCTRL register */ +#define CAN_TCTRL_TSSTAT_POS (0U) +#define CAN_TCTRL_TSSTAT (0x03U) +#define CAN_TCTRL_TSSTAT_0 (0x01U) +#define CAN_TCTRL_TSSTAT_1 (0x02U) +#define CAN_TCTRL_TTTBM_POS (4U) +#define CAN_TCTRL_TTTBM (0x10U) +#define CAN_TCTRL_TSMODE_POS (5U) +#define CAN_TCTRL_TSMODE (0x20U) +#define CAN_TCTRL_TSNEXT_POS (6U) +#define CAN_TCTRL_TSNEXT (0x40U) +#define CAN_TCTRL_FD_ISO_POS (7U) +#define CAN_TCTRL_FD_ISO (0x80U) + +/* Bit definition for CAN_RCTRL register */ +#define CAN_RCTRL_RSTAT_POS (0U) +#define CAN_RCTRL_RSTAT (0x03U) +#define CAN_RCTRL_RSTAT_0 (0x01U) +#define CAN_RCTRL_RSTAT_1 (0x02U) +#define CAN_RCTRL_RBALL_POS (3U) +#define CAN_RCTRL_RBALL (0x08U) +#define CAN_RCTRL_RREL_POS (4U) +#define CAN_RCTRL_RREL (0x10U) +#define CAN_RCTRL_ROV_POS (5U) +#define CAN_RCTRL_ROV (0x20U) +#define CAN_RCTRL_ROM_POS (6U) +#define CAN_RCTRL_ROM (0x40U) +#define CAN_RCTRL_SACK_POS (7U) +#define CAN_RCTRL_SACK (0x80U) + +/* Bit definition for CAN_RTIE register */ +#define CAN_RTIE_TSFF_POS (0U) +#define CAN_RTIE_TSFF (0x01U) +#define CAN_RTIE_EIE_POS (1U) +#define CAN_RTIE_EIE (0x02U) +#define CAN_RTIE_TSIE_POS (2U) +#define CAN_RTIE_TSIE (0x04U) +#define CAN_RTIE_TPIE_POS (3U) +#define CAN_RTIE_TPIE (0x08U) +#define CAN_RTIE_RAFIE_POS (4U) +#define CAN_RTIE_RAFIE (0x10U) +#define CAN_RTIE_RFIE_POS (5U) +#define CAN_RTIE_RFIE (0x20U) +#define CAN_RTIE_ROIE_POS (6U) +#define CAN_RTIE_ROIE (0x40U) +#define CAN_RTIE_RIE_POS (7U) +#define CAN_RTIE_RIE (0x80U) + +/* Bit definition for CAN_RTIF register */ +#define CAN_RTIF_AIF_POS (0U) +#define CAN_RTIF_AIF (0x01U) +#define CAN_RTIF_EIF_POS (1U) +#define CAN_RTIF_EIF (0x02U) +#define CAN_RTIF_TSIF_POS (2U) +#define CAN_RTIF_TSIF (0x04U) +#define CAN_RTIF_TPIF_POS (3U) +#define CAN_RTIF_TPIF (0x08U) +#define CAN_RTIF_RAFIF_POS (4U) +#define CAN_RTIF_RAFIF (0x10U) +#define CAN_RTIF_RFIF_POS (5U) +#define CAN_RTIF_RFIF (0x20U) +#define CAN_RTIF_ROIF_POS (6U) +#define CAN_RTIF_ROIF (0x40U) +#define CAN_RTIF_RIF_POS (7U) +#define CAN_RTIF_RIF (0x80U) + +/* Bit definition for CAN_ERRINT register */ +#define CAN_ERRINT_BEIF_POS (0U) +#define CAN_ERRINT_BEIF (0x01U) +#define CAN_ERRINT_BEIE_POS (1U) +#define CAN_ERRINT_BEIE (0x02U) +#define CAN_ERRINT_ALIF_POS (2U) +#define CAN_ERRINT_ALIF (0x04U) +#define CAN_ERRINT_ALIE_POS (3U) +#define CAN_ERRINT_ALIE (0x08U) +#define CAN_ERRINT_EPIF_POS (4U) +#define CAN_ERRINT_EPIF (0x10U) +#define CAN_ERRINT_EPIE_POS (5U) +#define CAN_ERRINT_EPIE (0x20U) +#define CAN_ERRINT_EPASS_POS (6U) +#define CAN_ERRINT_EPASS (0x40U) +#define CAN_ERRINT_EWARN_POS (7U) +#define CAN_ERRINT_EWARN (0x80U) + +/* Bit definition for CAN_LIMIT register */ +#define CAN_LIMIT_EWL_POS (0U) +#define CAN_LIMIT_EWL (0x0FU) +#define CAN_LIMIT_AFWL_POS (4U) +#define CAN_LIMIT_AFWL (0xF0U) + +/* Bit definition for CAN_SBT register */ +#define CAN_SBT_S_SEG_1_POS (0U) +#define CAN_SBT_S_SEG_1 (0x000000FFUL) +#define CAN_SBT_S_SEG_2_POS (8U) +#define CAN_SBT_S_SEG_2 (0x00007F00UL) +#define CAN_SBT_S_SJW_POS (16U) +#define CAN_SBT_S_SJW (0x007F0000UL) +#define CAN_SBT_S_PRESC_POS (24U) +#define CAN_SBT_S_PRESC (0xFF000000UL) + +/* Bit definition for CAN_FBT register */ +#define CAN_FBT_F_SEG_1_POS (0U) +#define CAN_FBT_F_SEG_1 (0x0000001FUL) +#define CAN_FBT_F_SEG_2_POS (8U) +#define CAN_FBT_F_SEG_2 (0x00000F00UL) +#define CAN_FBT_F_SJW_POS (16U) +#define CAN_FBT_F_SJW (0x000F0000UL) +#define CAN_FBT_F_PRESC_POS (24U) +#define CAN_FBT_F_PRESC (0xFF000000UL) + +/* Bit definition for CAN_EALCAP register */ +#define CAN_EALCAP_ALC_POS (0U) +#define CAN_EALCAP_ALC (0x1FU) +#define CAN_EALCAP_KOER_POS (5U) +#define CAN_EALCAP_KOER (0xE0U) + +/* Bit definition for CAN_TDC register */ +#define CAN_TDC_SSPOFF_POS (0U) +#define CAN_TDC_SSPOFF (0x7FU) +#define CAN_TDC_TDCEN_POS (7U) +#define CAN_TDC_TDCEN (0x80U) + +/* Bit definition for CAN_RECNT register */ +#define CAN_RECNT (0xFFU) + +/* Bit definition for CAN_TECNT register */ +#define CAN_TECNT (0xFFU) + +/* Bit definition for CAN_ACFCTRL register */ +#define CAN_ACFCTRL_ACFADR_POS (0U) +#define CAN_ACFCTRL_ACFADR (0x0FU) +#define CAN_ACFCTRL_SELMASK_POS (5U) +#define CAN_ACFCTRL_SELMASK (0x20U) + +/* Bit definition for CAN_ACFEN register */ +#define CAN_ACFEN_AE_1_POS (0U) +#define CAN_ACFEN_AE_1 (0x0001U) +#define CAN_ACFEN_AE_2_POS (1U) +#define CAN_ACFEN_AE_2 (0x0002U) +#define CAN_ACFEN_AE_3_POS (2U) +#define CAN_ACFEN_AE_3 (0x0004U) +#define CAN_ACFEN_AE_4_POS (3U) +#define CAN_ACFEN_AE_4 (0x0008U) +#define CAN_ACFEN_AE_5_POS (4U) +#define CAN_ACFEN_AE_5 (0x0010U) +#define CAN_ACFEN_AE_6_POS (5U) +#define CAN_ACFEN_AE_6 (0x0020U) +#define CAN_ACFEN_AE_7_POS (6U) +#define CAN_ACFEN_AE_7 (0x0040U) +#define CAN_ACFEN_AE_8_POS (7U) +#define CAN_ACFEN_AE_8 (0x0080U) +#define CAN_ACFEN_AE_9_POS (8U) +#define CAN_ACFEN_AE_9 (0x0100U) +#define CAN_ACFEN_AE_10_POS (9U) +#define CAN_ACFEN_AE_10 (0x0200U) +#define CAN_ACFEN_AE_11_POS (10U) +#define CAN_ACFEN_AE_11 (0x0400U) +#define CAN_ACFEN_AE_12_POS (11U) +#define CAN_ACFEN_AE_12 (0x0800U) +#define CAN_ACFEN_AE_13_POS (12U) +#define CAN_ACFEN_AE_13 (0x1000U) +#define CAN_ACFEN_AE_14_POS (13U) +#define CAN_ACFEN_AE_14 (0x2000U) +#define CAN_ACFEN_AE_15_POS (14U) +#define CAN_ACFEN_AE_15 (0x4000U) +#define CAN_ACFEN_AE_16_POS (15U) +#define CAN_ACFEN_AE_16 (0x8000U) + +/* Bit definition for CAN_ACF register */ +#define CAN_ACF_ACODEORAMASK_POS (0U) +#define CAN_ACF_ACODEORAMASK (0x1FFFFFFFUL) +#define CAN_ACF_AIDE_POS (29U) +#define CAN_ACF_AIDE (0x20000000UL) +#define CAN_ACF_AIDEE_POS (30U) +#define CAN_ACF_AIDEE (0x40000000UL) + +/* Bit definition for CAN_TBSLOT register */ +#define CAN_TBSLOT_TBPTR_POS (0U) +#define CAN_TBSLOT_TBPTR (0x3FU) +#define CAN_TBSLOT_TBF_POS (6U) +#define CAN_TBSLOT_TBF (0x40U) +#define CAN_TBSLOT_TBE_POS (7U) +#define CAN_TBSLOT_TBE (0x80U) + +/* Bit definition for CAN_TTCFG register */ +#define CAN_TTCFG_TTEN_POS (0U) +#define CAN_TTCFG_TTEN (0x01U) +#define CAN_TTCFG_T_PRESC_POS (1U) +#define CAN_TTCFG_T_PRESC (0x06U) +#define CAN_TTCFG_T_PRESC_0 (0x02U) +#define CAN_TTCFG_T_PRESC_1 (0x04U) +#define CAN_TTCFG_TTIF_POS (3U) +#define CAN_TTCFG_TTIF (0x08U) +#define CAN_TTCFG_TTIE_POS (4U) +#define CAN_TTCFG_TTIE (0x10U) +#define CAN_TTCFG_TEIF_POS (5U) +#define CAN_TTCFG_TEIF (0x20U) +#define CAN_TTCFG_WTIF_POS (6U) +#define CAN_TTCFG_WTIF (0x40U) +#define CAN_TTCFG_WTIE_POS (7U) +#define CAN_TTCFG_WTIE (0x80U) + +/* Bit definition for CAN_REF_MSG register */ +#define CAN_REF_MSG_REF_ID_POS (0U) +#define CAN_REF_MSG_REF_ID (0x1FFFFFFFUL) +#define CAN_REF_MSG_REF_IDE_POS (31U) +#define CAN_REF_MSG_REF_IDE (0x80000000UL) + +/* Bit definition for CAN_TRG_CFG register */ +#define CAN_TRG_CFG_TTPTR_POS (0U) +#define CAN_TRG_CFG_TTPTR (0x003FU) +#define CAN_TRG_CFG_TTYPE_POS (8U) +#define CAN_TRG_CFG_TTYPE (0x0700U) +#define CAN_TRG_CFG_TTYPE_0 (0x0100U) +#define CAN_TRG_CFG_TTYPE_1 (0x0200U) +#define CAN_TRG_CFG_TTYPE_2 (0x0400U) +#define CAN_TRG_CFG_TEW_POS (12U) +#define CAN_TRG_CFG_TEW (0xF000U) + +/* Bit definition for CAN_TT_TRIG register */ +#define CAN_TT_TRIG (0xFFFFU) + +/* Bit definition for CAN_TT_WTRIG register */ +#define CAN_TT_WTRIG (0xFFFFU) + +/******************************************************************************* + Bit definition for Peripheral CMP +*******************************************************************************/ +/* Bit definition for CMP_MDR register */ +#define CMP_MDR_CENB_POS (0U) +#define CMP_MDR_CENB (0x01U) +#define CMP_MDR_CWDE_POS (1U) +#define CMP_MDR_CWDE (0x02U) +#define CMP_MDR_CMON_POS (7U) +#define CMP_MDR_CMON (0x80U) + +/* Bit definition for CMP_FIR register */ +#define CMP_FIR_FCKS_POS (0U) +#define CMP_FIR_FCKS (0x03U) +#define CMP_FIR_FCKS_0 (0x01U) +#define CMP_FIR_FCKS_1 (0x02U) +#define CMP_FIR_EDGS_POS (4U) +#define CMP_FIR_EDGS (0x30U) +#define CMP_FIR_EDGS_0 (0x10U) +#define CMP_FIR_EDGS_1 (0x20U) +#define CMP_FIR_CIEN_POS (6U) +#define CMP_FIR_CIEN (0x40U) + +/* Bit definition for CMP_OCR register */ +#define CMP_OCR_COEN_POS (0U) +#define CMP_OCR_COEN (0x01U) +#define CMP_OCR_COPS_POS (1U) +#define CMP_OCR_COPS (0x02U) +#define CMP_OCR_CPOE_POS (2U) +#define CMP_OCR_CPOE (0x04U) +#define CMP_OCR_TWOE_POS (3U) +#define CMP_OCR_TWOE (0x08U) +#define CMP_OCR_TWOL_POS (4U) +#define CMP_OCR_TWOL (0x10U) + +/* Bit definition for CMP_PMSR register */ +#define CMP_PMSR_RVSL_POS (0U) +#define CMP_PMSR_RVSL (0x0FU) +#define CMP_PMSR_RVSL_0 (0x01U) +#define CMP_PMSR_RVSL_1 (0x02U) +#define CMP_PMSR_RVSL_2 (0x04U) +#define CMP_PMSR_RVSL_3 (0x08U) +#define CMP_PMSR_CVSL_POS (4U) +#define CMP_PMSR_CVSL (0xF0U) +#define CMP_PMSR_CVSL_0 (0x10U) +#define CMP_PMSR_CVSL_1 (0x20U) +#define CMP_PMSR_CVSL_2 (0x40U) +#define CMP_PMSR_CVSL_3 (0x80U) + +/* Bit definition for CMP_TWSR register */ +#define CMP_TWSR_CTWS0_POS (0U) +#define CMP_TWSR_CTWS0 (0x0001U) +#define CMP_TWSR_CTWS1_POS (1U) +#define CMP_TWSR_CTWS1 (0x0002U) +#define CMP_TWSR_CTWS2_POS (2U) +#define CMP_TWSR_CTWS2 (0x0004U) +#define CMP_TWSR_CTWS3_POS (3U) +#define CMP_TWSR_CTWS3 (0x0008U) +#define CMP_TWSR_CTWS4_POS (4U) +#define CMP_TWSR_CTWS4 (0x0010U) +#define CMP_TWSR_CTWS5_POS (5U) +#define CMP_TWSR_CTWS5 (0x0020U) +#define CMP_TWSR_CTWS6_POS (6U) +#define CMP_TWSR_CTWS6 (0x0040U) +#define CMP_TWSR_CTWS7_POS (7U) +#define CMP_TWSR_CTWS7 (0x0080U) +#define CMP_TWSR_CTWS8_POS (8U) +#define CMP_TWSR_CTWS8 (0x0100U) +#define CMP_TWSR_CTWS9_POS (9U) +#define CMP_TWSR_CTWS9 (0x0200U) +#define CMP_TWSR_CTWS10_POS (10U) +#define CMP_TWSR_CTWS10 (0x0400U) +#define CMP_TWSR_CTWS11_POS (11U) +#define CMP_TWSR_CTWS11 (0x0800U) +#define CMP_TWSR_CTWS12_POS (12U) +#define CMP_TWSR_CTWS12 (0x1000U) +#define CMP_TWSR_CTWS13_POS (13U) +#define CMP_TWSR_CTWS13 (0x2000U) +#define CMP_TWSR_CTWS14_POS (14U) +#define CMP_TWSR_CTWS14 (0x4000U) +#define CMP_TWSR_CTWS15_POS (15U) +#define CMP_TWSR_CTWS15 (0x8000U) + +/* Bit definition for CMP_TWPR register */ +#define CMP_TWPR_CTWP0_POS (0U) +#define CMP_TWPR_CTWP0 (0x0001U) +#define CMP_TWPR_CTWP1_POS (1U) +#define CMP_TWPR_CTWP1 (0x0002U) +#define CMP_TWPR_CTWP2_POS (2U) +#define CMP_TWPR_CTWP2 (0x0004U) +#define CMP_TWPR_CTWP3_POS (3U) +#define CMP_TWPR_CTWP3 (0x0008U) +#define CMP_TWPR_CTWP4_POS (4U) +#define CMP_TWPR_CTWP4 (0x0010U) +#define CMP_TWPR_CTWP5_POS (5U) +#define CMP_TWPR_CTWP5 (0x0020U) +#define CMP_TWPR_CTWP6_POS (6U) +#define CMP_TWPR_CTWP6 (0x0040U) +#define CMP_TWPR_CTWP7_POS (7U) +#define CMP_TWPR_CTWP7 (0x0080U) +#define CMP_TWPR_CTWP8_POS (8U) +#define CMP_TWPR_CTWP8 (0x0100U) +#define CMP_TWPR_CTWP9_POS (9U) +#define CMP_TWPR_CTWP9 (0x0200U) +#define CMP_TWPR_CTWP10_POS (10U) +#define CMP_TWPR_CTWP10 (0x0400U) +#define CMP_TWPR_CTWP11_POS (11U) +#define CMP_TWPR_CTWP11 (0x0800U) +#define CMP_TWPR_CTWP12_POS (12U) +#define CMP_TWPR_CTWP12 (0x1000U) +#define CMP_TWPR_CTWP13_POS (13U) +#define CMP_TWPR_CTWP13 (0x2000U) +#define CMP_TWPR_CTWP14_POS (14U) +#define CMP_TWPR_CTWP14 (0x4000U) +#define CMP_TWPR_CTWP15_POS (15U) +#define CMP_TWPR_CTWP15 (0x8000U) + +/* Bit definition for CMP_VISR register */ +#define CMP_VISR_P2SL_POS (0U) +#define CMP_VISR_P2SL (0x0007U) +#define CMP_VISR_P2SL_0 (0x0001U) +#define CMP_VISR_P2SL_1 (0x0002U) +#define CMP_VISR_P2SL_2 (0x0004U) +#define CMP_VISR_P3SL_POS (4U) +#define CMP_VISR_P3SL (0x0030U) +#define CMP_VISR_P3SL_0 (0x0010U) +#define CMP_VISR_P3SL_1 (0x0020U) + +/******************************************************************************* + Bit definition for Peripheral CMU +*******************************************************************************/ +/* Bit definition for CMU_XTAL32CR register */ +#define CMU_XTAL32CR_XTAL32STP (0x01U) + +/* Bit definition for CMU_XTAL32CFGR register */ +#define CMU_XTAL32CFGR_XTAL32DRV_POS (0U) +#define CMU_XTAL32CFGR_XTAL32DRV (0x07U) +#define CMU_XTAL32CFGR_XTAL32IE_POS (3U) +#define CMU_XTAL32CFGR_XTAL32IE (0x08U) + +/* Bit definition for CMU_XTAL32NFR register */ +#define CMU_XTAL32NFR_XTAL32NF (0x03U) + +/* Bit definition for CMU_LRCCR register */ +#define CMU_LRCCR_LRCSTP (0x01U) + +/* Bit definition for CMU_RTCLRCCR register */ +#define CMU_RTCLRCCR_RTCLRCSTP (0x01U) + +/* Bit definition for CMU_LRCTRM register */ +#define CMU_LRCTRM (0xFFU) + +/* Bit definition for CMU_RTCLRCTRM register */ +#define CMU_RTCLRCTRM (0xFFU) + +/* Bit definition for CMU_XTALCFGR register */ +#define CMU_XTALCFGR_XTALDRV_POS (4U) +#define CMU_XTALCFGR_XTALDRV (0x30U) +#define CMU_XTALCFGR_XTALMS_POS (6U) +#define CMU_XTALCFGR_XTALMS (0x40U) + +/* Bit definition for CMU_PERICKSEL register */ +#define CMU_PERICKSEL_PERICKSEL (0x000FU) + +/* Bit definition for CMU_I2SCKSEL register */ +#define CMU_I2SCKSEL_I2S1CKSEL_POS (0U) +#define CMU_I2SCKSEL_I2S1CKSEL (0x000FU) +#define CMU_I2SCKSEL_I2S2CKSEL_POS (4U) +#define CMU_I2SCKSEL_I2S2CKSEL (0x00F0U) +#define CMU_I2SCKSEL_I2S3CKSEL_POS (8U) +#define CMU_I2SCKSEL_I2S3CKSEL (0x0F00U) +#define CMU_I2SCKSEL_I2S4CKSEL_POS (12U) +#define CMU_I2SCKSEL_I2S4CKSEL (0xF000U) + +/* Bit definition for CMU_CANCKCFGR register */ +#define CMU_CANCKCFGR_CAN1CKS_POS (0U) +#define CMU_CANCKCFGR_CAN1CKS (0x0FU) +#define CMU_CANCKCFGR_CAN2CKS_POS (4U) +#define CMU_CANCKCFGR_CAN2CKS (0xF0U) + +/* Bit definition for CMU_SCFGR register */ +#define CMU_SCFGR_PCLK0S_POS (0U) +#define CMU_SCFGR_PCLK0S (0x00000007UL) +#define CMU_SCFGR_PCLK1S_POS (4U) +#define CMU_SCFGR_PCLK1S (0x00000070UL) +#define CMU_SCFGR_PCLK2S_POS (8U) +#define CMU_SCFGR_PCLK2S (0x00000700UL) +#define CMU_SCFGR_PCLK3S_POS (12U) +#define CMU_SCFGR_PCLK3S (0x00007000UL) +#define CMU_SCFGR_PCLK4S_POS (16U) +#define CMU_SCFGR_PCLK4S (0x00070000UL) +#define CMU_SCFGR_EXCKS_POS (20U) +#define CMU_SCFGR_EXCKS (0x00700000UL) +#define CMU_SCFGR_HCLKS_POS (24U) +#define CMU_SCFGR_HCLKS (0x07000000UL) + +/* Bit definition for CMU_USBCKCFGR register */ +#define CMU_USBCKCFGR_USBCKS_POS (4U) +#define CMU_USBCKCFGR_USBCKS (0xF0U) + +/* Bit definition for CMU_CKSWR register */ +#define CMU_CKSWR_CKSW (0x07U) + +/* Bit definition for CMU_PLLHCR register */ +#define CMU_PLLHCR_PLLHOFF (0x01U) + +/* Bit definition for CMU_PLLACR register */ +#define CMU_PLLACR_PLLAOFF (0x01U) + +/* Bit definition for CMU_XTALCR register */ +#define CMU_XTALCR_XTALSTP (0x01U) + +/* Bit definition for CMU_HRCCR register */ +#define CMU_HRCCR_HRCSTP (0x01U) + +/* Bit definition for CMU_MRCCR register */ +#define CMU_MRCCR_MRCSTP (0x01U) + +/* Bit definition for CMU_OSCSTBSR register */ +#define CMU_OSCSTBSR_HRCSTBF_POS (0U) +#define CMU_OSCSTBSR_HRCSTBF (0x01U) +#define CMU_OSCSTBSR_XTALSTBF_POS (3U) +#define CMU_OSCSTBSR_XTALSTBF (0x08U) +#define CMU_OSCSTBSR_PLLHSTBF_POS (5U) +#define CMU_OSCSTBSR_PLLHSTBF (0x20U) +#define CMU_OSCSTBSR_PLLASTBF_POS (6U) +#define CMU_OSCSTBSR_PLLASTBF (0x40U) + +/* Bit definition for CMU_MCOCFGR register */ +#define CMU_MCOCFGR_MCOSEL_POS (0U) +#define CMU_MCOCFGR_MCOSEL (0x0FU) +#define CMU_MCOCFGR_MCODIV_POS (4U) +#define CMU_MCOCFGR_MCODIV (0x70U) +#define CMU_MCOCFGR_MCOEN_POS (7U) +#define CMU_MCOCFGR_MCOEN (0x80U) + +/* Bit definition for CMU_TPIUCKCFGR register */ +#define CMU_TPIUCKCFGR_TPIUCKS_POS (0U) +#define CMU_TPIUCKCFGR_TPIUCKS (0x03U) +#define CMU_TPIUCKCFGR_TPIUCKOE_POS (7U) +#define CMU_TPIUCKCFGR_TPIUCKOE (0x80U) + +/* Bit definition for CMU_XTALSTDCR register */ +#define CMU_XTALSTDCR_XTALSTDIE_POS (0U) +#define CMU_XTALSTDCR_XTALSTDIE (0x01U) +#define CMU_XTALSTDCR_XTALSTDRE_POS (1U) +#define CMU_XTALSTDCR_XTALSTDRE (0x02U) +#define CMU_XTALSTDCR_XTALSTDRIS_POS (2U) +#define CMU_XTALSTDCR_XTALSTDRIS (0x04U) +#define CMU_XTALSTDCR_XTALSTDE_POS (7U) +#define CMU_XTALSTDCR_XTALSTDE (0x80U) + +/* Bit definition for CMU_XTALSTDSR register */ +#define CMU_XTALSTDSR_XTALSTDF (0x01U) + +/* Bit definition for CMU_MRCTRM register */ +#define CMU_MRCTRM (0xFFU) + +/* Bit definition for CMU_HRCTRM register */ +#define CMU_HRCTRM (0xFFU) + +/* Bit definition for CMU_XTALSTBCR register */ +#define CMU_XTALSTBCR_XTALSTB (0x0FU) + +/* Bit definition for CMU_PLLHCFGR register */ +#define CMU_PLLHCFGR_PLLHM_POS (0U) +#define CMU_PLLHCFGR_PLLHM (0x00000003UL) +#define CMU_PLLHCFGR_PLLSRC_POS (7U) +#define CMU_PLLHCFGR_PLLSRC (0x00000080UL) +#define CMU_PLLHCFGR_PLLHN_POS (8U) +#define CMU_PLLHCFGR_PLLHN (0x0000FF00UL) +#define CMU_PLLHCFGR_PLLHR_POS (20U) +#define CMU_PLLHCFGR_PLLHR (0x00F00000UL) +#define CMU_PLLHCFGR_PLLHQ_POS (24U) +#define CMU_PLLHCFGR_PLLHQ (0x0F000000UL) +#define CMU_PLLHCFGR_PLLHP_POS (28U) +#define CMU_PLLHCFGR_PLLHP (0xF0000000UL) + +/* Bit definition for CMU_PLLACFGR register */ +#define CMU_PLLACFGR_PLLAM_POS (0U) +#define CMU_PLLACFGR_PLLAM (0x0000001FUL) +#define CMU_PLLACFGR_PLLAN_POS (8U) +#define CMU_PLLACFGR_PLLAN (0x0001FF00UL) +#define CMU_PLLACFGR_PLLAR_POS (20U) +#define CMU_PLLACFGR_PLLAR (0x00F00000UL) +#define CMU_PLLACFGR_PLLAQ_POS (24U) +#define CMU_PLLACFGR_PLLAQ (0x0F000000UL) +#define CMU_PLLACFGR_PLLAP_POS (28U) +#define CMU_PLLACFGR_PLLAP (0xF0000000UL) + +/******************************************************************************* + Bit definition for Peripheral CRC +*******************************************************************************/ +/* Bit definition for CRC_CR register */ +#define CRC_CR_CR_POS (0U) +#define CRC_CR_CR (0x00000001UL) +#define CRC_CR_FLAG_POS (1U) +#define CRC_CR_FLAG (0x00000002UL) + +/* Bit definition for CRC_RESLT register */ +#define CRC_RESLT (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT0 register */ +#define CRC_DAT0 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT1 register */ +#define CRC_DAT1 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT2 register */ +#define CRC_DAT2 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT3 register */ +#define CRC_DAT3 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT4 register */ +#define CRC_DAT4 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT5 register */ +#define CRC_DAT5 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT6 register */ +#define CRC_DAT6 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT7 register */ +#define CRC_DAT7 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT8 register */ +#define CRC_DAT8 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT9 register */ +#define CRC_DAT9 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT10 register */ +#define CRC_DAT10 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT11 register */ +#define CRC_DAT11 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT12 register */ +#define CRC_DAT12 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT13 register */ +#define CRC_DAT13 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT14 register */ +#define CRC_DAT14 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT15 register */ +#define CRC_DAT15 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT16 register */ +#define CRC_DAT16 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT17 register */ +#define CRC_DAT17 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT18 register */ +#define CRC_DAT18 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT19 register */ +#define CRC_DAT19 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT20 register */ +#define CRC_DAT20 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT21 register */ +#define CRC_DAT21 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT22 register */ +#define CRC_DAT22 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT23 register */ +#define CRC_DAT23 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT24 register */ +#define CRC_DAT24 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT25 register */ +#define CRC_DAT25 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT26 register */ +#define CRC_DAT26 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT27 register */ +#define CRC_DAT27 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT28 register */ +#define CRC_DAT28 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT29 register */ +#define CRC_DAT29 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT30 register */ +#define CRC_DAT30 (0xFFFFFFFFUL) + +/* Bit definition for CRC_DAT31 register */ +#define CRC_DAT31 (0xFFFFFFFFUL) + +/******************************************************************************* + Bit definition for Peripheral CTC +*******************************************************************************/ +/* Bit definition for CTC_CR1 register */ +#define CTC_CR1_REFPSC_POS (0U) +#define CTC_CR1_REFPSC (0x00000007UL) +#define CTC_CR1_REFPSC_0 (0x00000001UL) +#define CTC_CR1_REFPSC_1 (0x00000002UL) +#define CTC_CR1_REFPSC_2 (0x00000004UL) +#define CTC_CR1_REFCKS_POS (4U) +#define CTC_CR1_REFCKS (0x00000030UL) +#define CTC_CR1_REFCKS_0 (0x00000010UL) +#define CTC_CR1_REFCKS_1 (0x00000020UL) +#define CTC_CR1_ERRIE_POS (6U) +#define CTC_CR1_ERRIE (0x00000040UL) +#define CTC_CR1_CTCEN_POS (7U) +#define CTC_CR1_CTCEN (0x00000080UL) +#define CTC_CR1_TRMVAL_POS (16U) +#define CTC_CR1_TRMVAL (0x003F0000UL) + +/* Bit definition for CTC_CR2 register */ +#define CTC_CR2_OFSVAL_POS (0U) +#define CTC_CR2_OFSVAL (0x000000FFUL) +#define CTC_CR2_RLDVAL_POS (16U) +#define CTC_CR2_RLDVAL (0xFFFF0000UL) + +/* Bit definition for CTC_STR register */ +#define CTC_STR_TRIMOK_POS (0U) +#define CTC_STR_TRIMOK (0x00000001UL) +#define CTC_STR_TRMOVF_POS (1U) +#define CTC_STR_TRMOVF (0x00000002UL) +#define CTC_STR_TRMUDF_POS (2U) +#define CTC_STR_TRMUDF (0x00000004UL) +#define CTC_STR_CTCBSY_POS (3U) +#define CTC_STR_CTCBSY (0x00000008UL) + +/******************************************************************************* + Bit definition for Peripheral DAC +*******************************************************************************/ +/* Bit definition for DAC_DADR1 register */ +#define DAC_DADR1 (0xFFFFU) + +/* Bit definition for DAC_DADR2 register */ +#define DAC_DADR2 (0xFFFFU) + +/* Bit definition for DAC_DACR register */ +#define DAC_DACR_DAEN_POS (0U) +#define DAC_DACR_DAEN (0x0001U) +#define DAC_DACR_DA1EN_POS (1U) +#define DAC_DACR_DA1EN (0x0002U) +#define DAC_DACR_DA2EN_POS (2U) +#define DAC_DACR_DA2EN (0x0004U) +#define DAC_DACR_ALIGN_POS (8U) +#define DAC_DACR_ALIGN (0x0100U) +#define DAC_DACR_DAAMP1_POS (9U) +#define DAC_DACR_DAAMP1 (0x0200U) +#define DAC_DACR_DAAMP2_POS (10U) +#define DAC_DACR_DAAMP2 (0x0400U) +#define DAC_DACR_EXTDSL1_POS (11U) +#define DAC_DACR_EXTDSL1 (0x0800U) +#define DAC_DACR_EXTDSL2_POS (12U) +#define DAC_DACR_EXTDSL2 (0x1000U) + +/* Bit definition for DAC_DAADPCR register */ +#define DAC_DAADPCR_ADPSL1_POS (0U) +#define DAC_DAADPCR_ADPSL1 (0x0001U) +#define DAC_DAADPCR_ADPSL2_POS (1U) +#define DAC_DAADPCR_ADPSL2 (0x0002U) +#define DAC_DAADPCR_ADPSL3_POS (2U) +#define DAC_DAADPCR_ADPSL3 (0x0004U) +#define DAC_DAADPCR_DA1SF_POS (8U) +#define DAC_DAADPCR_DA1SF (0x0100U) +#define DAC_DAADPCR_DA2SF_POS (9U) +#define DAC_DAADPCR_DA2SF (0x0200U) +#define DAC_DAADPCR_ADPEN_POS (15U) +#define DAC_DAADPCR_ADPEN (0x8000U) + +/* Bit definition for DAC_DAOCR register */ +#define DAC_DAOCR_DAODIS1_POS (14U) +#define DAC_DAOCR_DAODIS1 (0x4000U) +#define DAC_DAOCR_DAODIS2_POS (15U) +#define DAC_DAOCR_DAODIS2 (0x8000U) + +/******************************************************************************* + Bit definition for Peripheral DBGC +*******************************************************************************/ +/* Bit definition for DBGC_AUTHID0 register */ +#define DBGC_AUTHID0 (0xFFFFFFFFUL) + +/* Bit definition for DBGC_AUTHID1 register */ +#define DBGC_AUTHID1 (0xFFFFFFFFUL) + +/* Bit definition for DBGC_AUTHID2 register */ +#define DBGC_AUTHID2 (0xFFFFFFFFUL) + +/* Bit definition for DBGC_RESV0 register */ +#define DBGC_RESV0 (0xFFFFFFFFUL) + +/* Bit definition for DBGC_MCUSTAT register */ +#define DBGC_MCUSTAT_AUTH_POS (0U) +#define DBGC_MCUSTAT_AUTH (0x00000001UL) +#define DBGC_MCUSTAT_REMVLOCK_POS (1U) +#define DBGC_MCUSTAT_REMVLOCK (0x00000002UL) +#define DBGC_MCUSTAT_SAFTYLOCK1_POS (2U) +#define DBGC_MCUSTAT_SAFTYLOCK1 (0x00000004UL) +#define DBGC_MCUSTAT_SAFTYLOCK2_POS (3U) +#define DBGC_MCUSTAT_SAFTYLOCK2 (0x00000008UL) +#define DBGC_MCUSTAT_CPUSTOP_POS (8U) +#define DBGC_MCUSTAT_CPUSTOP (0x00000100UL) +#define DBGC_MCUSTAT_CPUSLEEP_POS (9U) +#define DBGC_MCUSTAT_CPUSLEEP (0x00000200UL) + +/* Bit definition for DBGC_MCUCTL register */ +#define DBGC_MCUCTL_EDBGRQ_POS (0U) +#define DBGC_MCUCTL_EDBGRQ (0x00000001UL) +#define DBGC_MCUCTL_RESTART_POS (1U) +#define DBGC_MCUCTL_RESTART (0x00000002UL) +#define DBGC_MCUCTL_DIRQ_POS (8U) +#define DBGC_MCUCTL_DIRQ (0x00000100UL) + +/* Bit definition for DBGC_FMCCTL register */ +#define DBGC_FMCCTL_ERASEREQ_POS (0U) +#define DBGC_FMCCTL_ERASEREQ (0x00000001UL) +#define DBGC_FMCCTL_ERASEACK_POS (1U) +#define DBGC_FMCCTL_ERASEACK (0x00000002UL) +#define DBGC_FMCCTL_ERASEERR_POS (2U) +#define DBGC_FMCCTL_ERASEERR (0x00000004UL) + +/* Bit definition for DBGC_MCUDBGCSTAT register */ +#define DBGC_MCUDBGCSTAT_CDBGPWRUPREQ_POS (0U) +#define DBGC_MCUDBGCSTAT_CDBGPWRUPREQ (0x00000001UL) +#define DBGC_MCUDBGCSTAT_CDBGPWRUPACK_POS (1U) +#define DBGC_MCUDBGCSTAT_CDBGPWRUPACK (0x00000002UL) + +/* Bit definition for DBGC_MCUSTPCTL register */ +#define DBGC_MCUSTPCTL_SWDTSTP_POS (0U) +#define DBGC_MCUSTPCTL_SWDTSTP (0x00000001UL) +#define DBGC_MCUSTPCTL_WDTSTP_POS (1U) +#define DBGC_MCUSTPCTL_WDTSTP (0x00000002UL) +#define DBGC_MCUSTPCTL_RTCSTP_POS (2U) +#define DBGC_MCUSTPCTL_RTCSTP (0x00000004UL) +#define DBGC_MCUSTPCTL_PVD0STP_POS (3U) +#define DBGC_MCUSTPCTL_PVD0STP (0x00000008UL) +#define DBGC_MCUSTPCTL_PVD1STP_POS (4U) +#define DBGC_MCUSTPCTL_PVD1STP (0x00000010UL) +#define DBGC_MCUSTPCTL_PVD2STP_POS (5U) +#define DBGC_MCUSTPCTL_PVD2STP (0x00000020UL) +#define DBGC_MCUSTPCTL_M06STP_POS (6U) +#define DBGC_MCUSTPCTL_M06STP (0x00000040UL) +#define DBGC_MCUSTPCTL_M07STP_POS (7U) +#define DBGC_MCUSTPCTL_M07STP (0x00000080UL) +#define DBGC_MCUSTPCTL_M08STP_POS (8U) +#define DBGC_MCUSTPCTL_M08STP (0x00000100UL) +#define DBGC_MCUSTPCTL_M09STP_POS (9U) +#define DBGC_MCUSTPCTL_M09STP (0x00000200UL) +#define DBGC_MCUSTPCTL_M10STP_POS (10U) +#define DBGC_MCUSTPCTL_M10STP (0x00000400UL) +#define DBGC_MCUSTPCTL_M11STP_POS (11U) +#define DBGC_MCUSTPCTL_M11STP (0x00000800UL) +#define DBGC_MCUSTPCTL_M12STP_POS (12U) +#define DBGC_MCUSTPCTL_M12STP (0x00001000UL) +#define DBGC_MCUSTPCTL_M13STP_POS (13U) +#define DBGC_MCUSTPCTL_M13STP (0x00002000UL) +#define DBGC_MCUSTPCTL_M14STP_POS (14U) +#define DBGC_MCUSTPCTL_M14STP (0x00004000UL) +#define DBGC_MCUSTPCTL_M15STP_POS (15U) +#define DBGC_MCUSTPCTL_M15STP (0x00008000UL) +#define DBGC_MCUSTPCTL_M16STP_POS (16U) +#define DBGC_MCUSTPCTL_M16STP (0x00010000UL) +#define DBGC_MCUSTPCTL_M17STP_POS (17U) +#define DBGC_MCUSTPCTL_M17STP (0x00020000UL) +#define DBGC_MCUSTPCTL_M18STP_POS (18U) +#define DBGC_MCUSTPCTL_M18STP (0x00040000UL) +#define DBGC_MCUSTPCTL_M19STP_POS (19U) +#define DBGC_MCUSTPCTL_M19STP (0x00080000UL) +#define DBGC_MCUSTPCTL_M20STP_POS (20U) +#define DBGC_MCUSTPCTL_M20STP (0x00100000UL) +#define DBGC_MCUSTPCTL_M21STP_POS (21U) +#define DBGC_MCUSTPCTL_M21STP (0x00200000UL) +#define DBGC_MCUSTPCTL_M22STP_POS (22U) +#define DBGC_MCUSTPCTL_M22STP (0x00400000UL) + +/* Bit definition for DBGC_MCUTRACECTL register */ +#define DBGC_MCUTRACECTL_TRACEMODE_POS (0U) +#define DBGC_MCUTRACECTL_TRACEMODE (0x00000003UL) +#define DBGC_MCUTRACECTL_TRACEIOEN_POS (2U) +#define DBGC_MCUTRACECTL_TRACEIOEN (0x00000004UL) + +/* Bit definition for DBGC_MCUSTPCTL2 register */ +#define DBGC_MCUSTPCTL2_M32STP_POS (0U) +#define DBGC_MCUSTPCTL2_M32STP (0x00000001UL) +#define DBGC_MCUSTPCTL2_M33STP_POS (1U) +#define DBGC_MCUSTPCTL2_M33STP (0x00000002UL) +#define DBGC_MCUSTPCTL2_M34STP_POS (2U) +#define DBGC_MCUSTPCTL2_M34STP (0x00000004UL) +#define DBGC_MCUSTPCTL2_M35STP_POS (3U) +#define DBGC_MCUSTPCTL2_M35STP (0x00000008UL) +#define DBGC_MCUSTPCTL2_M36STP_POS (4U) +#define DBGC_MCUSTPCTL2_M36STP (0x00000010UL) +#define DBGC_MCUSTPCTL2_M37STP_POS (5U) +#define DBGC_MCUSTPCTL2_M37STP (0x00000020UL) +#define DBGC_MCUSTPCTL2_M38STP_POS (6U) +#define DBGC_MCUSTPCTL2_M38STP (0x00000040UL) +#define DBGC_MCUSTPCTL2_M39STP_POS (7U) +#define DBGC_MCUSTPCTL2_M39STP (0x00000080UL) +#define DBGC_MCUSTPCTL2_M40STP_POS (8U) +#define DBGC_MCUSTPCTL2_M40STP (0x00000100UL) +#define DBGC_MCUSTPCTL2_M41STP_POS (9U) +#define DBGC_MCUSTPCTL2_M41STP (0x00000200UL) +#define DBGC_MCUSTPCTL2_M42STP_POS (10U) +#define DBGC_MCUSTPCTL2_M42STP (0x00000400UL) +#define DBGC_MCUSTPCTL2_M43STP_POS (11U) +#define DBGC_MCUSTPCTL2_M43STP (0x00000800UL) + +/******************************************************************************* + Bit definition for Peripheral DCU +*******************************************************************************/ +/* Bit definition for DCU_CTL register */ +#define DCU_CTL_MODE_POS (0U) +#define DCU_CTL_MODE (0x0000000FUL) +#define DCU_CTL_MODE_0 (0x00000001UL) +#define DCU_CTL_MODE_1 (0x00000002UL) +#define DCU_CTL_MODE_2 (0x00000004UL) +#define DCU_CTL_MODE_3 (0x00000008UL) +#define DCU_CTL_DATASIZE_POS (4U) +#define DCU_CTL_DATASIZE (0x00000030UL) +#define DCU_CTL_DATASIZE_0 (0x00000010UL) +#define DCU_CTL_DATASIZE_1 (0x00000020UL) +#define DCU_CTL_COMP_TRG_POS (8U) +#define DCU_CTL_COMP_TRG (0x00000100UL) +#define DCU_CTL_INTEN_POS (31U) +#define DCU_CTL_INTEN (0x80000000UL) + +/* Bit definition for DCU_FLAG register */ +#define DCU_FLAG_FLAG_OP_POS (0U) +#define DCU_FLAG_FLAG_OP (0x00000001UL) +#define DCU_FLAG_FLAG_LS2_POS (1U) +#define DCU_FLAG_FLAG_LS2 (0x00000002UL) +#define DCU_FLAG_FLAG_EQ2_POS (2U) +#define DCU_FLAG_FLAG_EQ2 (0x00000004UL) +#define DCU_FLAG_FLAG_GT2_POS (3U) +#define DCU_FLAG_FLAG_GT2 (0x00000008UL) +#define DCU_FLAG_FLAG_LS1_POS (4U) +#define DCU_FLAG_FLAG_LS1 (0x00000010UL) +#define DCU_FLAG_FLAG_EQ1_POS (5U) +#define DCU_FLAG_FLAG_EQ1 (0x00000020UL) +#define DCU_FLAG_FLAG_GT1_POS (6U) +#define DCU_FLAG_FLAG_GT1 (0x00000040UL) +#define DCU_FLAG_FLAG_RLD_POS (9U) +#define DCU_FLAG_FLAG_RLD (0x00000200UL) +#define DCU_FLAG_FLAG_BTM_POS (10U) +#define DCU_FLAG_FLAG_BTM (0x00000400UL) +#define DCU_FLAG_FLAG_TOP_POS (11U) +#define DCU_FLAG_FLAG_TOP (0x00000800UL) + +/* Bit definition for DCU_DATA0 register */ +#define DCU_DATA0 (0xFFFFFFFFUL) + +/* Bit definition for DCU_DATA1 register */ +#define DCU_DATA1 (0xFFFFFFFFUL) + +/* Bit definition for DCU_DATA2 register */ +#define DCU_DATA2 (0xFFFFFFFFUL) + +/* Bit definition for DCU_FLAGCLR register */ +#define DCU_FLAGCLR_CLR_OP_POS (0U) +#define DCU_FLAGCLR_CLR_OP (0x00000001UL) +#define DCU_FLAGCLR_CLR_LS2_POS (1U) +#define DCU_FLAGCLR_CLR_LS2 (0x00000002UL) +#define DCU_FLAGCLR_CLR_EQ2_POS (2U) +#define DCU_FLAGCLR_CLR_EQ2 (0x00000004UL) +#define DCU_FLAGCLR_CLR_GT2_POS (3U) +#define DCU_FLAGCLR_CLR_GT2 (0x00000008UL) +#define DCU_FLAGCLR_CLR_LS1_POS (4U) +#define DCU_FLAGCLR_CLR_LS1 (0x00000010UL) +#define DCU_FLAGCLR_CLR_EQ1_POS (5U) +#define DCU_FLAGCLR_CLR_EQ1 (0x00000020UL) +#define DCU_FLAGCLR_CLR_GT1_POS (6U) +#define DCU_FLAGCLR_CLR_GT1 (0x00000040UL) +#define DCU_FLAGCLR_CLR_RLD_POS (9U) +#define DCU_FLAGCLR_CLR_RLD (0x00000200UL) +#define DCU_FLAGCLR_CLR_BTM_POS (10U) +#define DCU_FLAGCLR_CLR_BTM (0x00000400UL) +#define DCU_FLAGCLR_CLR_TOP_POS (11U) +#define DCU_FLAGCLR_CLR_TOP (0x00000800UL) + +/* Bit definition for DCU_INTSEL register */ +#define DCU_INTSEL_INT_OP_POS (0U) +#define DCU_INTSEL_INT_OP (0x00000001UL) +#define DCU_INTSEL_INT_LS2_POS (1U) +#define DCU_INTSEL_INT_LS2 (0x00000002UL) +#define DCU_INTSEL_INT_EQ2_POS (2U) +#define DCU_INTSEL_INT_EQ2 (0x00000004UL) +#define DCU_INTSEL_INT_GT2_POS (3U) +#define DCU_INTSEL_INT_GT2 (0x00000008UL) +#define DCU_INTSEL_INT_LS1_POS (4U) +#define DCU_INTSEL_INT_LS1 (0x00000010UL) +#define DCU_INTSEL_INT_EQ1_POS (5U) +#define DCU_INTSEL_INT_EQ1 (0x00000020UL) +#define DCU_INTSEL_INT_GT1_POS (6U) +#define DCU_INTSEL_INT_GT1 (0x00000040UL) +#define DCU_INTSEL_INT_WIN_POS (7U) +#define DCU_INTSEL_INT_WIN (0x00000180UL) +#define DCU_INTSEL_INT_WIN_0 (0x00000080UL) +#define DCU_INTSEL_INT_WIN_1 (0x00000100UL) +#define DCU_INTSEL_INT_RLD_POS (9U) +#define DCU_INTSEL_INT_RLD (0x00000200UL) +#define DCU_INTSEL_INT_BTM_POS (10U) +#define DCU_INTSEL_INT_BTM (0x00000400UL) +#define DCU_INTSEL_INT_TOP_POS (11U) +#define DCU_INTSEL_INT_TOP (0x00000800UL) + +/******************************************************************************* + Bit definition for Peripheral DMA +*******************************************************************************/ +/* Bit definition for DMA_EN register */ +#define DMA_EN_EN (0x00000001UL) + +/* Bit definition for DMA_INTSTAT0 register */ +#define DMA_INTSTAT0_TRNERR_POS (0U) +#define DMA_INTSTAT0_TRNERR (0x000000FFUL) +#define DMA_INTSTAT0_TRNERR_0 (0x00000001UL) +#define DMA_INTSTAT0_TRNERR_1 (0x00000002UL) +#define DMA_INTSTAT0_TRNERR_2 (0x00000004UL) +#define DMA_INTSTAT0_TRNERR_3 (0x00000008UL) +#define DMA_INTSTAT0_TRNERR_4 (0x00000010UL) +#define DMA_INTSTAT0_TRNERR_5 (0x00000020UL) +#define DMA_INTSTAT0_TRNERR_6 (0x00000040UL) +#define DMA_INTSTAT0_TRNERR_7 (0x00000080UL) +#define DMA_INTSTAT0_REQERR_POS (16U) +#define DMA_INTSTAT0_REQERR (0x00FF0000UL) +#define DMA_INTSTAT0_REQERR_0 (0x00010000UL) +#define DMA_INTSTAT0_REQERR_1 (0x00020000UL) +#define DMA_INTSTAT0_REQERR_2 (0x00040000UL) +#define DMA_INTSTAT0_REQERR_3 (0x00080000UL) +#define DMA_INTSTAT0_REQERR_4 (0x00100000UL) +#define DMA_INTSTAT0_REQERR_5 (0x00200000UL) +#define DMA_INTSTAT0_REQERR_6 (0x00400000UL) +#define DMA_INTSTAT0_REQERR_7 (0x00800000UL) + +/* Bit definition for DMA_INTSTAT1 register */ +#define DMA_INTSTAT1_TC_POS (0U) +#define DMA_INTSTAT1_TC (0x000000FFUL) +#define DMA_INTSTAT1_TC_0 (0x00000001UL) +#define DMA_INTSTAT1_TC_1 (0x00000002UL) +#define DMA_INTSTAT1_TC_2 (0x00000004UL) +#define DMA_INTSTAT1_TC_3 (0x00000008UL) +#define DMA_INTSTAT1_TC_4 (0x00000010UL) +#define DMA_INTSTAT1_TC_5 (0x00000020UL) +#define DMA_INTSTAT1_TC_6 (0x00000040UL) +#define DMA_INTSTAT1_TC_7 (0x00000080UL) +#define DMA_INTSTAT1_BTC_POS (16U) +#define DMA_INTSTAT1_BTC (0x00FF0000UL) +#define DMA_INTSTAT1_BTC_0 (0x00010000UL) +#define DMA_INTSTAT1_BTC_1 (0x00020000UL) +#define DMA_INTSTAT1_BTC_2 (0x00040000UL) +#define DMA_INTSTAT1_BTC_3 (0x00080000UL) +#define DMA_INTSTAT1_BTC_4 (0x00100000UL) +#define DMA_INTSTAT1_BTC_5 (0x00200000UL) +#define DMA_INTSTAT1_BTC_6 (0x00400000UL) +#define DMA_INTSTAT1_BTC_7 (0x00800000UL) + +/* Bit definition for DMA_INTMASK0 register */ +#define DMA_INTMASK0_MSKTRNERR_POS (0U) +#define DMA_INTMASK0_MSKTRNERR (0x000000FFUL) +#define DMA_INTMASK0_MSKTRNERR_0 (0x00000001UL) +#define DMA_INTMASK0_MSKTRNERR_1 (0x00000002UL) +#define DMA_INTMASK0_MSKTRNERR_2 (0x00000004UL) +#define DMA_INTMASK0_MSKTRNERR_3 (0x00000008UL) +#define DMA_INTMASK0_MSKTRNERR_4 (0x00000010UL) +#define DMA_INTMASK0_MSKTRNERR_5 (0x00000020UL) +#define DMA_INTMASK0_MSKTRNERR_6 (0x00000040UL) +#define DMA_INTMASK0_MSKTRNERR_7 (0x00000080UL) +#define DMA_INTMASK0_MSKREQERR_POS (16U) +#define DMA_INTMASK0_MSKREQERR (0x00FF0000UL) +#define DMA_INTMASK0_MSKREQERR_0 (0x00010000UL) +#define DMA_INTMASK0_MSKREQERR_1 (0x00020000UL) +#define DMA_INTMASK0_MSKREQERR_2 (0x00040000UL) +#define DMA_INTMASK0_MSKREQERR_3 (0x00080000UL) +#define DMA_INTMASK0_MSKREQERR_4 (0x00100000UL) +#define DMA_INTMASK0_MSKREQERR_5 (0x00200000UL) +#define DMA_INTMASK0_MSKREQERR_6 (0x00400000UL) +#define DMA_INTMASK0_MSKREQERR_7 (0x00800000UL) + +/* Bit definition for DMA_INTMASK1 register */ +#define DMA_INTMASK1_MSKTC_POS (0U) +#define DMA_INTMASK1_MSKTC (0x000000FFUL) +#define DMA_INTMASK1_MSKTC_0 (0x00000001UL) +#define DMA_INTMASK1_MSKTC_1 (0x00000002UL) +#define DMA_INTMASK1_MSKTC_2 (0x00000004UL) +#define DMA_INTMASK1_MSKTC_3 (0x00000008UL) +#define DMA_INTMASK1_MSKTC_4 (0x00000010UL) +#define DMA_INTMASK1_MSKTC_5 (0x00000020UL) +#define DMA_INTMASK1_MSKTC_6 (0x00000040UL) +#define DMA_INTMASK1_MSKTC_7 (0x00000080UL) +#define DMA_INTMASK1_MSKBTC_POS (16U) +#define DMA_INTMASK1_MSKBTC (0x00FF0000UL) +#define DMA_INTMASK1_MSKBTC_0 (0x00010000UL) +#define DMA_INTMASK1_MSKBTC_1 (0x00020000UL) +#define DMA_INTMASK1_MSKBTC_2 (0x00040000UL) +#define DMA_INTMASK1_MSKBTC_3 (0x00080000UL) +#define DMA_INTMASK1_MSKBTC_4 (0x00100000UL) +#define DMA_INTMASK1_MSKBTC_5 (0x00200000UL) +#define DMA_INTMASK1_MSKBTC_6 (0x00400000UL) +#define DMA_INTMASK1_MSKBTC_7 (0x00800000UL) + +/* Bit definition for DMA_INTCLR0 register */ +#define DMA_INTCLR0_CLRTRNERR_POS (0U) +#define DMA_INTCLR0_CLRTRNERR (0x000000FFUL) +#define DMA_INTCLR0_CLRTRNERR_0 (0x00000001UL) +#define DMA_INTCLR0_CLRTRNERR_1 (0x00000002UL) +#define DMA_INTCLR0_CLRTRNERR_2 (0x00000004UL) +#define DMA_INTCLR0_CLRTRNERR_3 (0x00000008UL) +#define DMA_INTCLR0_CLRTRNERR_4 (0x00000010UL) +#define DMA_INTCLR0_CLRTRNERR_5 (0x00000020UL) +#define DMA_INTCLR0_CLRTRNERR_6 (0x00000040UL) +#define DMA_INTCLR0_CLRTRNERR_7 (0x00000080UL) +#define DMA_INTCLR0_CLRREQERR_POS (16U) +#define DMA_INTCLR0_CLRREQERR (0x00FF0000UL) +#define DMA_INTCLR0_CLRREQERR_0 (0x00010000UL) +#define DMA_INTCLR0_CLRREQERR_1 (0x00020000UL) +#define DMA_INTCLR0_CLRREQERR_2 (0x00040000UL) +#define DMA_INTCLR0_CLRREQERR_3 (0x00080000UL) +#define DMA_INTCLR0_CLRREQERR_4 (0x00100000UL) +#define DMA_INTCLR0_CLRREQERR_5 (0x00200000UL) +#define DMA_INTCLR0_CLRREQERR_6 (0x00400000UL) +#define DMA_INTCLR0_CLRREQERR_7 (0x00800000UL) + +/* Bit definition for DMA_INTCLR1 register */ +#define DMA_INTCLR1_CLRTC_POS (0U) +#define DMA_INTCLR1_CLRTC (0x000000FFUL) +#define DMA_INTCLR1_CLRTC_0 (0x00000001UL) +#define DMA_INTCLR1_CLRTC_1 (0x00000002UL) +#define DMA_INTCLR1_CLRTC_2 (0x00000004UL) +#define DMA_INTCLR1_CLRTC_3 (0x00000008UL) +#define DMA_INTCLR1_CLRTC_4 (0x00000010UL) +#define DMA_INTCLR1_CLRTC_5 (0x00000020UL) +#define DMA_INTCLR1_CLRTC_6 (0x00000040UL) +#define DMA_INTCLR1_CLRTC_7 (0x00000080UL) +#define DMA_INTCLR1_CLRBTC_POS (16U) +#define DMA_INTCLR1_CLRBTC (0x00FF0000UL) +#define DMA_INTCLR1_CLRBTC_0 (0x00010000UL) +#define DMA_INTCLR1_CLRBTC_1 (0x00020000UL) +#define DMA_INTCLR1_CLRBTC_2 (0x00040000UL) +#define DMA_INTCLR1_CLRBTC_3 (0x00080000UL) +#define DMA_INTCLR1_CLRBTC_4 (0x00100000UL) +#define DMA_INTCLR1_CLRBTC_5 (0x00200000UL) +#define DMA_INTCLR1_CLRBTC_6 (0x00400000UL) +#define DMA_INTCLR1_CLRBTC_7 (0x00800000UL) + +/* Bit definition for DMA_CHEN register */ +#define DMA_CHEN_CHEN (0x000000FFUL) +#define DMA_CHEN_CHEN_0 (0x00000001UL) +#define DMA_CHEN_CHEN_1 (0x00000002UL) +#define DMA_CHEN_CHEN_2 (0x00000004UL) +#define DMA_CHEN_CHEN_3 (0x00000008UL) +#define DMA_CHEN_CHEN_4 (0x00000010UL) +#define DMA_CHEN_CHEN_5 (0x00000020UL) +#define DMA_CHEN_CHEN_6 (0x00000040UL) +#define DMA_CHEN_CHEN_7 (0x00000080UL) + +/* Bit definition for DMA_REQSTAT register */ +#define DMA_REQSTAT_CHREQ_POS (0U) +#define DMA_REQSTAT_CHREQ (0x000000FFUL) +#define DMA_REQSTAT_CHREQ_0 (0x00000001UL) +#define DMA_REQSTAT_CHREQ_1 (0x00000002UL) +#define DMA_REQSTAT_CHREQ_2 (0x00000004UL) +#define DMA_REQSTAT_CHREQ_3 (0x00000008UL) +#define DMA_REQSTAT_CHREQ_4 (0x00000010UL) +#define DMA_REQSTAT_CHREQ_5 (0x00000020UL) +#define DMA_REQSTAT_CHREQ_6 (0x00000040UL) +#define DMA_REQSTAT_CHREQ_7 (0x00000080UL) +#define DMA_REQSTAT_RCFGREQ_POS (15U) +#define DMA_REQSTAT_RCFGREQ (0x00008000UL) + +/* Bit definition for DMA_CHSTAT register */ +#define DMA_CHSTAT_DMAACT_POS (0U) +#define DMA_CHSTAT_DMAACT (0x00000001UL) +#define DMA_CHSTAT_RCFGACT_POS (1U) +#define DMA_CHSTAT_RCFGACT (0x00000002UL) +#define DMA_CHSTAT_CHACT_POS (16U) +#define DMA_CHSTAT_CHACT (0x00FF0000UL) +#define DMA_CHSTAT_CHACT_0 (0x00010000UL) +#define DMA_CHSTAT_CHACT_1 (0x00020000UL) +#define DMA_CHSTAT_CHACT_2 (0x00040000UL) +#define DMA_CHSTAT_CHACT_3 (0x00080000UL) +#define DMA_CHSTAT_CHACT_4 (0x00100000UL) +#define DMA_CHSTAT_CHACT_5 (0x00200000UL) +#define DMA_CHSTAT_CHACT_6 (0x00400000UL) +#define DMA_CHSTAT_CHACT_7 (0x00800000UL) + +/* Bit definition for DMA_RCFGCTL register */ +#define DMA_RCFGCTL_RCFGEN_POS (0U) +#define DMA_RCFGCTL_RCFGEN (0x00000001UL) +#define DMA_RCFGCTL_RCFGLLP_POS (1U) +#define DMA_RCFGCTL_RCFGLLP (0x00000002UL) +#define DMA_RCFGCTL_RCFGCHS_POS (8U) +#define DMA_RCFGCTL_RCFGCHS (0x00000F00UL) +#define DMA_RCFGCTL_SARMD_POS (16U) +#define DMA_RCFGCTL_SARMD (0x00030000UL) +#define DMA_RCFGCTL_SARMD_0 (0x00010000UL) +#define DMA_RCFGCTL_SARMD_1 (0x00020000UL) +#define DMA_RCFGCTL_DARMD_POS (18U) +#define DMA_RCFGCTL_DARMD (0x000C0000UL) +#define DMA_RCFGCTL_DARMD_0 (0x00040000UL) +#define DMA_RCFGCTL_DARMD_1 (0x00080000UL) +#define DMA_RCFGCTL_CNTMD_POS (20U) +#define DMA_RCFGCTL_CNTMD (0x00300000UL) +#define DMA_RCFGCTL_CNTMD_0 (0x00100000UL) +#define DMA_RCFGCTL_CNTMD_1 (0x00200000UL) + +/* Bit definition for DMA_CHENCLR register */ +#define DMA_CHENCLR_CHENCLR (0x000000FFUL) +#define DMA_CHENCLR_CHENCLR_0 (0x00000001UL) +#define DMA_CHENCLR_CHENCLR_1 (0x00000002UL) +#define DMA_CHENCLR_CHENCLR_2 (0x00000004UL) +#define DMA_CHENCLR_CHENCLR_3 (0x00000008UL) +#define DMA_CHENCLR_CHENCLR_4 (0x00000010UL) +#define DMA_CHENCLR_CHENCLR_5 (0x00000020UL) +#define DMA_CHENCLR_CHENCLR_6 (0x00000040UL) +#define DMA_CHENCLR_CHENCLR_7 (0x00000080UL) + +/* Bit definition for DMA_SAR register */ +#define DMA_SAR (0xFFFFFFFFUL) + +/* Bit definition for DMA_DAR register */ +#define DMA_DAR (0xFFFFFFFFUL) + +/* Bit definition for DMA_DTCTL register */ +#define DMA_DTCTL_BLKSIZE_POS (0U) +#define DMA_DTCTL_BLKSIZE (0x000003FFUL) +#define DMA_DTCTL_CNT_POS (16U) +#define DMA_DTCTL_CNT (0xFFFF0000UL) + +/* Bit definition for DMA_RPT register */ +#define DMA_RPT_SRPT_POS (0U) +#define DMA_RPT_SRPT (0x000003FFUL) +#define DMA_RPT_DRPT_POS (16U) +#define DMA_RPT_DRPT (0x03FF0000UL) + +/* Bit definition for DMA_RPTB register */ +#define DMA_RPTB_SRPTB_POS (0U) +#define DMA_RPTB_SRPTB (0x000003FFUL) +#define DMA_RPTB_DRPTB_POS (16U) +#define DMA_RPTB_DRPTB (0x03FF0000UL) + +/* Bit definition for DMA_SNSEQCTL register */ +#define DMA_SNSEQCTL_SOFFSET_POS (0U) +#define DMA_SNSEQCTL_SOFFSET (0x000FFFFFUL) +#define DMA_SNSEQCTL_SNSCNT_POS (20U) +#define DMA_SNSEQCTL_SNSCNT (0xFFF00000UL) + +/* Bit definition for DMA_SNSEQCTLB register */ +#define DMA_SNSEQCTLB_SNSDIST_POS (0U) +#define DMA_SNSEQCTLB_SNSDIST (0x000FFFFFUL) +#define DMA_SNSEQCTLB_SNSCNTB_POS (20U) +#define DMA_SNSEQCTLB_SNSCNTB (0xFFF00000UL) + +/* Bit definition for DMA_DNSEQCTL register */ +#define DMA_DNSEQCTL_DOFFSET_POS (0U) +#define DMA_DNSEQCTL_DOFFSET (0x000FFFFFUL) +#define DMA_DNSEQCTL_DNSCNT_POS (20U) +#define DMA_DNSEQCTL_DNSCNT (0xFFF00000UL) + +/* Bit definition for DMA_DNSEQCTLB register */ +#define DMA_DNSEQCTLB_DNSDIST_POS (0U) +#define DMA_DNSEQCTLB_DNSDIST (0x000FFFFFUL) +#define DMA_DNSEQCTLB_DNSCNTB_POS (20U) +#define DMA_DNSEQCTLB_DNSCNTB (0xFFF00000UL) + +/* Bit definition for DMA_LLP register */ +#define DMA_LLP_LLP_POS (2U) +#define DMA_LLP_LLP (0xFFFFFFFCUL) + +/* Bit definition for DMA_CHCTL register */ +#define DMA_CHCTL_SINC_POS (0U) +#define DMA_CHCTL_SINC (0x00000003UL) +#define DMA_CHCTL_SINC_0 (0x00000001UL) +#define DMA_CHCTL_SINC_1 (0x00000002UL) +#define DMA_CHCTL_DINC_POS (2U) +#define DMA_CHCTL_DINC (0x0000000CUL) +#define DMA_CHCTL_DINC_0 (0x00000004UL) +#define DMA_CHCTL_DINC_1 (0x00000008UL) +#define DMA_CHCTL_SRPTEN_POS (4U) +#define DMA_CHCTL_SRPTEN (0x00000010UL) +#define DMA_CHCTL_DRPTEN_POS (5U) +#define DMA_CHCTL_DRPTEN (0x00000020UL) +#define DMA_CHCTL_SNSEQEN_POS (6U) +#define DMA_CHCTL_SNSEQEN (0x00000040UL) +#define DMA_CHCTL_DNSEQEN_POS (7U) +#define DMA_CHCTL_DNSEQEN (0x00000080UL) +#define DMA_CHCTL_HSIZE_POS (8U) +#define DMA_CHCTL_HSIZE (0x00000300UL) +#define DMA_CHCTL_HSIZE_0 (0x00000100UL) +#define DMA_CHCTL_HSIZE_1 (0x00000200UL) +#define DMA_CHCTL_LLPEN_POS (10U) +#define DMA_CHCTL_LLPEN (0x00000400UL) +#define DMA_CHCTL_LLPRUN_POS (11U) +#define DMA_CHCTL_LLPRUN (0x00000800UL) +#define DMA_CHCTL_IE_POS (12U) +#define DMA_CHCTL_IE (0x00001000UL) + +/* Bit definition for DMA_MONSAR register */ +#define DMA_MONSAR (0xFFFFFFFFUL) + +/* Bit definition for DMA_MONDAR register */ +#define DMA_MONDAR (0xFFFFFFFFUL) + +/* Bit definition for DMA_MONDTCTL register */ +#define DMA_MONDTCTL_BLKSIZE_POS (0U) +#define DMA_MONDTCTL_BLKSIZE (0x000003FFUL) +#define DMA_MONDTCTL_CNT_POS (16U) +#define DMA_MONDTCTL_CNT (0xFFFF0000UL) + +/* Bit definition for DMA_MONRPT register */ +#define DMA_MONRPT_SRPT_POS (0U) +#define DMA_MONRPT_SRPT (0x000003FFUL) +#define DMA_MONRPT_DRPT_POS (16U) +#define DMA_MONRPT_DRPT (0x03FF0000UL) + +/* Bit definition for DMA_MONSNSEQCTL register */ +#define DMA_MONSNSEQCTL_SOFFSET_POS (0U) +#define DMA_MONSNSEQCTL_SOFFSET (0x000FFFFFUL) +#define DMA_MONSNSEQCTL_SNSCNT_POS (20U) +#define DMA_MONSNSEQCTL_SNSCNT (0xFFF00000UL) + +/* Bit definition for DMA_MONDNSEQCTL register */ +#define DMA_MONDNSEQCTL_DOFFSET_POS (0U) +#define DMA_MONDNSEQCTL_DOFFSET (0x000FFFFFUL) +#define DMA_MONDNSEQCTL_DNSCNT_POS (20U) +#define DMA_MONDNSEQCTL_DNSCNT (0xFFF00000UL) + +/******************************************************************************* + Bit definition for Peripheral DMC +*******************************************************************************/ +/* Bit definition for DMC_STSR register */ +#define DMC_STSR_STATUS_POS (0U) +#define DMC_STSR_STATUS (0x00000003UL) +#define DMC_STSR_STATUS_0 (0x00000001UL) +#define DMC_STSR_STATUS_1 (0x00000002UL) +#define DMC_STSR_MEMW_POS (2U) +#define DMC_STSR_MEMW (0x0000000CUL) +#define DMC_STSR_MEMW_0 (0x00000004UL) +#define DMC_STSR_MEMW_1 (0x00000008UL) + +/* Bit definition for DMC_STCR register */ +#define DMC_STCR_STCTL (0x00000007UL) +#define DMC_STCR_STCTL_0 (0x00000001UL) +#define DMC_STCR_STCTL_1 (0x00000002UL) +#define DMC_STCR_STCTL_2 (0x00000004UL) + +/* Bit definition for DMC_CMDR register */ +#define DMC_CMDR_CMDADD_POS (0U) +#define DMC_CMDR_CMDADD (0x00003FFFUL) +#define DMC_CMDR_CMDBA_POS (16U) +#define DMC_CMDR_CMDBA (0x00030000UL) +#define DMC_CMDR_CMDBA_0 (0x00010000UL) +#define DMC_CMDR_CMDBA_1 (0x00020000UL) +#define DMC_CMDR_CMD_POS (18U) +#define DMC_CMDR_CMD (0x000C0000UL) +#define DMC_CMDR_CMD_0 (0x00040000UL) +#define DMC_CMDR_CMD_1 (0x00080000UL) +#define DMC_CMDR_CMDCHIP_POS (20U) +#define DMC_CMDR_CMDCHIP (0x00300000UL) +#define DMC_CMDR_CMDCHIP_0 (0x00100000UL) +#define DMC_CMDR_CMDCHIP_1 (0x00200000UL) + +/* Bit definition for DMC_CPCR register */ +#define DMC_CPCR_COLBS_POS (0U) +#define DMC_CPCR_COLBS (0x00000007UL) +#define DMC_CPCR_ROWBS_POS (4U) +#define DMC_CPCR_ROWBS (0x00000070UL) +#define DMC_CPCR_APBS_POS (7U) +#define DMC_CPCR_APBS (0x00000080UL) +#define DMC_CPCR_CKEDIS_POS (8U) +#define DMC_CPCR_CKEDIS (0x00000100UL) +#define DMC_CPCR_CKSTOP_POS (9U) +#define DMC_CPCR_CKSTOP (0x00000200UL) +#define DMC_CPCR_CKEDISPRD_POS (10U) +#define DMC_CPCR_CKEDISPRD (0x0000FC00UL) +#define DMC_CPCR_BURST_POS (16U) +#define DMC_CPCR_BURST (0x00070000UL) +#define DMC_CPCR_ACTCP_POS (24U) +#define DMC_CPCR_ACTCP (0x03000000UL) +#define DMC_CPCR_ACTCP_0 (0x01000000UL) +#define DMC_CPCR_ACTCP_1 (0x02000000UL) + +/* Bit definition for DMC_RFTR register */ +#define DMC_RFTR_REFPRD (0x00007FFFUL) + +/* Bit definition for DMC_TMCR_T_CASL register */ +#define DMC_TMCR_T_CASL_T_CASL (0x00000007UL) + +/* Bit definition for DMC_TMCR_T_DQSS register */ +#define DMC_TMCR_T_DQSS_T_DQSS (0x00000003UL) + +/* Bit definition for DMC_TMCR_T_MRD register */ +#define DMC_TMCR_T_MRD_T_MRD (0x0000007FUL) + +/* Bit definition for DMC_TMCR_T_RAS register */ +#define DMC_TMCR_T_RAS_T_RAS (0x0000000FUL) + +/* Bit definition for DMC_TMCR_T_RC register */ +#define DMC_TMCR_T_RC_T_RC (0x0000000FUL) + +/* Bit definition for DMC_TMCR_T_RCD register */ +#define DMC_TMCR_T_RCD_T_RCD_B_POS (0U) +#define DMC_TMCR_T_RCD_T_RCD_B (0x00000007UL) +#define DMC_TMCR_T_RCD_T_RCD_P_POS (4U) +#define DMC_TMCR_T_RCD_T_RCD_P (0x00000070UL) + +/* Bit definition for DMC_TMCR_T_RFC register */ +#define DMC_TMCR_T_RFC_T_RFC_B_POS (0U) +#define DMC_TMCR_T_RFC_T_RFC_B (0x0000001FUL) +#define DMC_TMCR_T_RFC_T_RFC_P_POS (8U) +#define DMC_TMCR_T_RFC_T_RFC_P (0x00001F00UL) + +/* Bit definition for DMC_TMCR_T_RP register */ +#define DMC_TMCR_T_RP_T_RP_B_POS (0U) +#define DMC_TMCR_T_RP_T_RP_B (0x00000007UL) +#define DMC_TMCR_T_RP_T_RP_P_POS (4U) +#define DMC_TMCR_T_RP_T_RP_P (0x00000070UL) + +/* Bit definition for DMC_TMCR_T_RRD register */ +#define DMC_TMCR_T_RRD_T_RRD (0x0000000FUL) + +/* Bit definition for DMC_TMCR_T_WR register */ +#define DMC_TMCR_T_WR_T_WR (0x00000007UL) + +/* Bit definition for DMC_TMCR_T_WTR register */ +#define DMC_TMCR_T_WTR_T_WTR (0x00000007UL) + +/* Bit definition for DMC_TMCR_T_XP register */ +#define DMC_TMCR_T_XP_T_XP (0x000000FFUL) + +/* Bit definition for DMC_TMCR_T_XSR register */ +#define DMC_TMCR_T_XSR_T_XSR (0x000000FFUL) + +/* Bit definition for DMC_TMCR_T_ESR register */ +#define DMC_TMCR_T_ESR_T_ESR (0x000000FFUL) + +/* Bit definition for DMC_CSCR register */ +#define DMC_CSCR_ADDMSK_POS (0U) +#define DMC_CSCR_ADDMSK (0x000000FFUL) +#define DMC_CSCR_ADDMAT_POS (8U) +#define DMC_CSCR_ADDMAT (0x0000FF00UL) +#define DMC_CSCR_BRC_POS (16U) +#define DMC_CSCR_BRC (0x00010000UL) + +/* Bit definition for DMC_BACR register */ +#define DMC_BACR_DMCMW_POS (0U) +#define DMC_BACR_DMCMW (0x00000003UL) +#define DMC_BACR_DMCMW_0 (0x00000001UL) +#define DMC_BACR_DMCMW_1 (0x00000002UL) +#define DMC_BACR_CKSEL_POS (14U) +#define DMC_BACR_CKSEL (0x0000C000UL) +#define DMC_BACR_CKSEL_0 (0x00004000UL) +#define DMC_BACR_CKSEL_1 (0x00008000UL) + +/******************************************************************************* + Bit definition for Peripheral DVP +*******************************************************************************/ +/* Bit definition for DVP_CTR register */ +#define DVP_CTR_CAPEN_POS (0U) +#define DVP_CTR_CAPEN (0x00000001UL) +#define DVP_CTR_CAPMD_POS (1U) +#define DVP_CTR_CAPMD (0x00000002UL) +#define DVP_CTR_CROPEN_POS (2U) +#define DVP_CTR_CROPEN (0x00000004UL) +#define DVP_CTR_JPEGEN_POS (3U) +#define DVP_CTR_JPEGEN (0x00000008UL) +#define DVP_CTR_SWSYNC_POS (4U) +#define DVP_CTR_SWSYNC (0x00000010UL) +#define DVP_CTR_PIXCKSEL_POS (5U) +#define DVP_CTR_PIXCKSEL (0x00000020UL) +#define DVP_CTR_HSYNCSEL_POS (6U) +#define DVP_CTR_HSYNCSEL (0x00000040UL) +#define DVP_CTR_VSYNCSEL_POS (7U) +#define DVP_CTR_VSYNCSEL (0x00000080UL) +#define DVP_CTR_CAPFRC_POS (8U) +#define DVP_CTR_CAPFRC (0x00000300UL) +#define DVP_CTR_CAPFRC_0 (0x00000100UL) +#define DVP_CTR_CAPFRC_1 (0x00000200UL) +#define DVP_CTR_BITSEL_POS (10U) +#define DVP_CTR_BITSEL (0x00000C00UL) +#define DVP_CTR_BITSEL_0 (0x00000400UL) +#define DVP_CTR_BITSEL_1 (0x00000800UL) +#define DVP_CTR_DVPEN_POS (14U) +#define DVP_CTR_DVPEN (0x00004000UL) + +/* Bit definition for DVP_DTR register */ +#define DVP_DTR (0xFFFFFFFFUL) + +/* Bit definition for DVP_STR register */ +#define DVP_STR_FSF_POS (0U) +#define DVP_STR_FSF (0x00000001UL) +#define DVP_STR_LSF_POS (1U) +#define DVP_STR_LSF (0x00000002UL) +#define DVP_STR_LEF_POS (2U) +#define DVP_STR_LEF (0x00000004UL) +#define DVP_STR_FEF_POS (3U) +#define DVP_STR_FEF (0x00000008UL) +#define DVP_STR_SQUERF_POS (4U) +#define DVP_STR_SQUERF (0x00000010UL) +#define DVP_STR_FIFOERF_POS (5U) +#define DVP_STR_FIFOERF (0x00000020UL) + +/* Bit definition for DVP_IER register */ +#define DVP_IER_FSIEN_POS (0U) +#define DVP_IER_FSIEN (0x00000001UL) +#define DVP_IER_LSIEN_POS (1U) +#define DVP_IER_LSIEN (0x00000002UL) +#define DVP_IER_LEIEN_POS (2U) +#define DVP_IER_LEIEN (0x00000004UL) +#define DVP_IER_FEIEN_POS (3U) +#define DVP_IER_FEIEN (0x00000008UL) +#define DVP_IER_SQUERIEN_POS (4U) +#define DVP_IER_SQUERIEN (0x00000010UL) +#define DVP_IER_FIFOERIEN_POS (5U) +#define DVP_IER_FIFOERIEN (0x00000020UL) + +/* Bit definition for DVP_DMR register */ +#define DVP_DMR (0xFFFFFFFFUL) + +/* Bit definition for DVP_SSYNDR register */ +#define DVP_SSYNDR_FSDAT_POS (0U) +#define DVP_SSYNDR_FSDAT (0x000000FFUL) +#define DVP_SSYNDR_LSDAT_POS (8U) +#define DVP_SSYNDR_LSDAT (0x0000FF00UL) +#define DVP_SSYNDR_LEDAT_POS (16U) +#define DVP_SSYNDR_LEDAT (0x00FF0000UL) +#define DVP_SSYNDR_FEDAT_POS (24U) +#define DVP_SSYNDR_FEDAT (0xFF000000UL) + +/* Bit definition for DVP_SSYNMR register */ +#define DVP_SSYNMR_FSMSK_POS (0U) +#define DVP_SSYNMR_FSMSK (0x000000FFUL) +#define DVP_SSYNMR_LSMSK_POS (8U) +#define DVP_SSYNMR_LSMSK (0x0000FF00UL) +#define DVP_SSYNMR_LEMSK_POS (16U) +#define DVP_SSYNMR_LEMSK (0x00FF0000UL) +#define DVP_SSYNMR_FEMSK_POS (24U) +#define DVP_SSYNMR_FEMSK (0xFF000000UL) + +/* Bit definition for DVP_CPSFTR register */ +#define DVP_CPSFTR_RSHIFT_POS (0U) +#define DVP_CPSFTR_RSHIFT (0x00003FFFUL) +#define DVP_CPSFTR_CSHIFT_POS (16U) +#define DVP_CPSFTR_CSHIFT (0x3FFF0000UL) + +/* Bit definition for DVP_CPSZER register */ +#define DVP_CPSZER_RSIZE_POS (0U) +#define DVP_CPSZER_RSIZE (0x00003FFFUL) +#define DVP_CPSZER_CSIZE_POS (16U) +#define DVP_CPSZER_CSIZE (0x3FFF0000UL) + +/******************************************************************************* + Bit definition for Peripheral EFM +*******************************************************************************/ +/* Bit definition for EFM_FAPRT register */ +#define EFM_FAPRT_FAPRT (0x0000FFFFUL) + +/* Bit definition for EFM_KEY1 register */ +#define EFM_KEY1 (0xFFFFFFFFUL) + +/* Bit definition for EFM_KEY2 register */ +#define EFM_KEY2 (0xFFFFFFFFUL) + +/* Bit definition for EFM_FSTP register */ +#define EFM_FSTP_F0STP_POS (0U) +#define EFM_FSTP_F0STP (0x00000001UL) +#define EFM_FSTP_F1STP_POS (1U) +#define EFM_FSTP_F1STP (0x00000002UL) + +/* Bit definition for EFM_FRMC register */ +#define EFM_FRMC_FLWT_POS (0U) +#define EFM_FRMC_FLWT (0x0000000FUL) +#define EFM_FRMC_LVM_POS (8U) +#define EFM_FRMC_LVM (0x00000100UL) +#define EFM_FRMC_ICACHE_POS (16U) +#define EFM_FRMC_ICACHE (0x00010000UL) +#define EFM_FRMC_DCACHE_POS (17U) +#define EFM_FRMC_DCACHE (0x00020000UL) +#define EFM_FRMC_PREFETE_POS (18U) +#define EFM_FRMC_PREFETE (0x00040000UL) +#define EFM_FRMC_CRST_POS (19U) +#define EFM_FRMC_CRST (0x00080000UL) + +/* Bit definition for EFM_FWMC register */ +#define EFM_FWMC_PEMOD_POS (0U) +#define EFM_FWMC_PEMOD (0x00000007UL) +#define EFM_FWMC_BUSHLDCTL_POS (8U) +#define EFM_FWMC_BUSHLDCTL (0x00000100UL) +#define EFM_FWMC_KEY1LOCK_POS (16U) +#define EFM_FWMC_KEY1LOCK (0x00010000UL) +#define EFM_FWMC_KEY2LOCK_POS (17U) +#define EFM_FWMC_KEY2LOCK (0x00020000UL) + +/* Bit definition for EFM_FSR register */ +#define EFM_FSR_OTPWERR0_POS (0U) +#define EFM_FSR_OTPWERR0 (0x00000001UL) +#define EFM_FSR_PRTWERR0_POS (1U) +#define EFM_FSR_PRTWERR0 (0x00000002UL) +#define EFM_FSR_PGSZERR0_POS (2U) +#define EFM_FSR_PGSZERR0 (0x00000004UL) +#define EFM_FSR_MISMTCH0_POS (3U) +#define EFM_FSR_MISMTCH0 (0x00000008UL) +#define EFM_FSR_OPTEND0_POS (4U) +#define EFM_FSR_OPTEND0 (0x00000010UL) +#define EFM_FSR_COLERR0_POS (5U) +#define EFM_FSR_COLERR0 (0x00000020UL) +#define EFM_FSR_RDY0_POS (8U) +#define EFM_FSR_RDY0 (0x00000100UL) +#define EFM_FSR_PRTWERR1_POS (17U) +#define EFM_FSR_PRTWERR1 (0x00020000UL) +#define EFM_FSR_PGSZERR1_POS (18U) +#define EFM_FSR_PGSZERR1 (0x00040000UL) +#define EFM_FSR_MISMTCH1_POS (19U) +#define EFM_FSR_MISMTCH1 (0x00080000UL) +#define EFM_FSR_OPTEND1_POS (20U) +#define EFM_FSR_OPTEND1 (0x00100000UL) +#define EFM_FSR_COLERR1_POS (21U) +#define EFM_FSR_COLERR1 (0x00200000UL) +#define EFM_FSR_RDY1_POS (24U) +#define EFM_FSR_RDY1 (0x01000000UL) + +/* Bit definition for EFM_FSCLR register */ +#define EFM_FSCLR_OTPWERRCLR0_POS (0U) +#define EFM_FSCLR_OTPWERRCLR0 (0x00000001UL) +#define EFM_FSCLR_PRTWERRCLR0_POS (1U) +#define EFM_FSCLR_PRTWERRCLR0 (0x00000002UL) +#define EFM_FSCLR_PGSZERRCLR0_POS (2U) +#define EFM_FSCLR_PGSZERRCLR0 (0x00000004UL) +#define EFM_FSCLR_MISMTCHCLR0_POS (3U) +#define EFM_FSCLR_MISMTCHCLR0 (0x00000008UL) +#define EFM_FSCLR_OPTENDCLR0_POS (4U) +#define EFM_FSCLR_OPTENDCLR0 (0x00000010UL) +#define EFM_FSCLR_COLERRCLR0_POS (5U) +#define EFM_FSCLR_COLERRCLR0 (0x00000020UL) +#define EFM_FSCLR_PRTWERRCLR1_POS (17U) +#define EFM_FSCLR_PRTWERRCLR1 (0x00020000UL) +#define EFM_FSCLR_PGSZERRCLR1_POS (18U) +#define EFM_FSCLR_PGSZERRCLR1 (0x00040000UL) +#define EFM_FSCLR_MISMTCHCLR1_POS (19U) +#define EFM_FSCLR_MISMTCHCLR1 (0x00080000UL) +#define EFM_FSCLR_OPTENDCLR1_POS (20U) +#define EFM_FSCLR_OPTENDCLR1 (0x00100000UL) +#define EFM_FSCLR_COLERRCLR1_POS (21U) +#define EFM_FSCLR_COLERRCLR1 (0x00200000UL) + +/* Bit definition for EFM_FITE register */ +#define EFM_FITE_PEERRITE_POS (0U) +#define EFM_FITE_PEERRITE (0x00000001UL) +#define EFM_FITE_OPTENDITE_POS (1U) +#define EFM_FITE_OPTENDITE (0x00000002UL) +#define EFM_FITE_COLERRITE_POS (2U) +#define EFM_FITE_COLERRITE (0x00000004UL) + +/* Bit definition for EFM_FSWP register */ +#define EFM_FSWP_FSWP (0x00000001UL) + +/* Bit definition for EFM_CHIPID register */ +#define EFM_CHIPID (0xFFFFFFFFUL) + +/* Bit definition for EFM_UQID0 register */ +#define EFM_UQID0 (0xFFFFFFFFUL) + +/* Bit definition for EFM_UQID1 register */ +#define EFM_UQID1 (0xFFFFFFFFUL) + +/* Bit definition for EFM_UQID2 register */ +#define EFM_UQID2 (0xFFFFFFFFUL) + +/* Bit definition for EFM_MMF_REMPRT register */ +#define EFM_MMF_REMPRT_MMF_REMPRT (0x0000FFFFUL) + +/* Bit definition for EFM_MMF_REMCR register */ +#define EFM_MMF_REMCR_RMSIZE_POS (0U) +#define EFM_MMF_REMCR_RMSIZE (0x0000001FUL) +#define EFM_MMF_REMCR_RMTADDR_POS (12U) +#define EFM_MMF_REMCR_RMTADDR (0x1FFFF000UL) +#define EFM_MMF_REMCR_EN_POS (31U) +#define EFM_MMF_REMCR_EN (0x80000000UL) + +/* Bit definition for EFM_WLOCK register */ +#define EFM_WLOCK_WLOCK (0x000000FFUL) +#define EFM_WLOCK_WLOCK_0 (0x00000001UL) +#define EFM_WLOCK_WLOCK_1 (0x00000002UL) +#define EFM_WLOCK_WLOCK_2 (0x00000004UL) +#define EFM_WLOCK_WLOCK_3 (0x00000008UL) +#define EFM_WLOCK_WLOCK_4 (0x00000010UL) +#define EFM_WLOCK_WLOCK_5 (0x00000020UL) +#define EFM_WLOCK_WLOCK_6 (0x00000040UL) +#define EFM_WLOCK_WLOCK_7 (0x00000080UL) + +/* Bit definition for EFM_F0NWPRT0 register */ +#define EFM_F0NWPRT0_F0NWPRT0_POS (0U) +#define EFM_F0NWPRT0_F0NWPRT0 (0x00000001UL) +#define EFM_F0NWPRT0_F0NWPRT1_POS (1U) +#define EFM_F0NWPRT0_F0NWPRT1 (0x00000002UL) +#define EFM_F0NWPRT0_F0NWPRT2_POS (2U) +#define EFM_F0NWPRT0_F0NWPRT2 (0x00000004UL) +#define EFM_F0NWPRT0_F0NWPRT3_POS (3U) +#define EFM_F0NWPRT0_F0NWPRT3 (0x00000008UL) +#define EFM_F0NWPRT0_F0NWPRT4_POS (4U) +#define EFM_F0NWPRT0_F0NWPRT4 (0x00000010UL) +#define EFM_F0NWPRT0_F0NWPRT5_POS (5U) +#define EFM_F0NWPRT0_F0NWPRT5 (0x00000020UL) +#define EFM_F0NWPRT0_F0NWPRT6_POS (6U) +#define EFM_F0NWPRT0_F0NWPRT6 (0x00000040UL) +#define EFM_F0NWPRT0_F0NWPRT7_POS (7U) +#define EFM_F0NWPRT0_F0NWPRT7 (0x00000080UL) +#define EFM_F0NWPRT0_F0NWPRT8_POS (8U) +#define EFM_F0NWPRT0_F0NWPRT8 (0x00000100UL) +#define EFM_F0NWPRT0_F0NWPRT9_POS (9U) +#define EFM_F0NWPRT0_F0NWPRT9 (0x00000200UL) +#define EFM_F0NWPRT0_F0NWPRT10_POS (10U) +#define EFM_F0NWPRT0_F0NWPRT10 (0x00000400UL) +#define EFM_F0NWPRT0_F0NWPRT11_POS (11U) +#define EFM_F0NWPRT0_F0NWPRT11 (0x00000800UL) +#define EFM_F0NWPRT0_F0NWPRT12_POS (12U) +#define EFM_F0NWPRT0_F0NWPRT12 (0x00001000UL) +#define EFM_F0NWPRT0_F0NWPRT13_POS (13U) +#define EFM_F0NWPRT0_F0NWPRT13 (0x00002000UL) +#define EFM_F0NWPRT0_F0NWPRT14_POS (14U) +#define EFM_F0NWPRT0_F0NWPRT14 (0x00004000UL) +#define EFM_F0NWPRT0_F0NWPRT15_POS (15U) +#define EFM_F0NWPRT0_F0NWPRT15 (0x00008000UL) +#define EFM_F0NWPRT0_F0NWPRT16_POS (16U) +#define EFM_F0NWPRT0_F0NWPRT16 (0x00010000UL) +#define EFM_F0NWPRT0_F0NWPRT17_POS (17U) +#define EFM_F0NWPRT0_F0NWPRT17 (0x00020000UL) +#define EFM_F0NWPRT0_F0NWPRT18_POS (18U) +#define EFM_F0NWPRT0_F0NWPRT18 (0x00040000UL) +#define EFM_F0NWPRT0_F0NWPRT19_POS (19U) +#define EFM_F0NWPRT0_F0NWPRT19 (0x00080000UL) +#define EFM_F0NWPRT0_F0NWPRT20_POS (20U) +#define EFM_F0NWPRT0_F0NWPRT20 (0x00100000UL) +#define EFM_F0NWPRT0_F0NWPRT21_POS (21U) +#define EFM_F0NWPRT0_F0NWPRT21 (0x00200000UL) +#define EFM_F0NWPRT0_F0NWPRT22_POS (22U) +#define EFM_F0NWPRT0_F0NWPRT22 (0x00400000UL) +#define EFM_F0NWPRT0_F0NWPRT23_POS (23U) +#define EFM_F0NWPRT0_F0NWPRT23 (0x00800000UL) +#define EFM_F0NWPRT0_F0NWPRT24_POS (24U) +#define EFM_F0NWPRT0_F0NWPRT24 (0x01000000UL) +#define EFM_F0NWPRT0_F0NWPRT25_POS (25U) +#define EFM_F0NWPRT0_F0NWPRT25 (0x02000000UL) +#define EFM_F0NWPRT0_F0NWPRT26_POS (26U) +#define EFM_F0NWPRT0_F0NWPRT26 (0x04000000UL) +#define EFM_F0NWPRT0_F0NWPRT27_POS (27U) +#define EFM_F0NWPRT0_F0NWPRT27 (0x08000000UL) +#define EFM_F0NWPRT0_F0NWPRT28_POS (28U) +#define EFM_F0NWPRT0_F0NWPRT28 (0x10000000UL) +#define EFM_F0NWPRT0_F0NWPRT29_POS (29U) +#define EFM_F0NWPRT0_F0NWPRT29 (0x20000000UL) +#define EFM_F0NWPRT0_F0NWPRT30_POS (30U) +#define EFM_F0NWPRT0_F0NWPRT30 (0x40000000UL) +#define EFM_F0NWPRT0_F0NWPRT31_POS (31U) +#define EFM_F0NWPRT0_F0NWPRT31 (0x80000000UL) + +/* Bit definition for EFM_F0NWPRT1 register */ +#define EFM_F0NWPRT1_F0NWPRT32_POS (0U) +#define EFM_F0NWPRT1_F0NWPRT32 (0x00000001UL) +#define EFM_F0NWPRT1_F0NWPRT33_POS (1U) +#define EFM_F0NWPRT1_F0NWPRT33 (0x00000002UL) +#define EFM_F0NWPRT1_F0NWPRT34_POS (2U) +#define EFM_F0NWPRT1_F0NWPRT34 (0x00000004UL) +#define EFM_F0NWPRT1_F0NWPRT35_POS (3U) +#define EFM_F0NWPRT1_F0NWPRT35 (0x00000008UL) +#define EFM_F0NWPRT1_F0NWPRT36_POS (4U) +#define EFM_F0NWPRT1_F0NWPRT36 (0x00000010UL) +#define EFM_F0NWPRT1_F0NWPRT37_POS (5U) +#define EFM_F0NWPRT1_F0NWPRT37 (0x00000020UL) +#define EFM_F0NWPRT1_F0NWPRT38_POS (6U) +#define EFM_F0NWPRT1_F0NWPRT38 (0x00000040UL) +#define EFM_F0NWPRT1_F0NWPRT39_POS (7U) +#define EFM_F0NWPRT1_F0NWPRT39 (0x00000080UL) +#define EFM_F0NWPRT1_F0NWPRT40_POS (8U) +#define EFM_F0NWPRT1_F0NWPRT40 (0x00000100UL) +#define EFM_F0NWPRT1_F0NWPRT41_POS (9U) +#define EFM_F0NWPRT1_F0NWPRT41 (0x00000200UL) +#define EFM_F0NWPRT1_F0NWPRT42_POS (10U) +#define EFM_F0NWPRT1_F0NWPRT42 (0x00000400UL) +#define EFM_F0NWPRT1_F0NWPRT43_POS (11U) +#define EFM_F0NWPRT1_F0NWPRT43 (0x00000800UL) +#define EFM_F0NWPRT1_F0NWPRT44_POS (12U) +#define EFM_F0NWPRT1_F0NWPRT44 (0x00001000UL) +#define EFM_F0NWPRT1_F0NWPRT45_POS (13U) +#define EFM_F0NWPRT1_F0NWPRT45 (0x00002000UL) +#define EFM_F0NWPRT1_F0NWPRT46_POS (14U) +#define EFM_F0NWPRT1_F0NWPRT46 (0x00004000UL) +#define EFM_F0NWPRT1_F0NWPRT47_POS (15U) +#define EFM_F0NWPRT1_F0NWPRT47 (0x00008000UL) +#define EFM_F0NWPRT1_F0NWPRT48_POS (16U) +#define EFM_F0NWPRT1_F0NWPRT48 (0x00010000UL) +#define EFM_F0NWPRT1_F0NWPRT49_POS (17U) +#define EFM_F0NWPRT1_F0NWPRT49 (0x00020000UL) +#define EFM_F0NWPRT1_F0NWPRT50_POS (18U) +#define EFM_F0NWPRT1_F0NWPRT50 (0x00040000UL) +#define EFM_F0NWPRT1_F0NWPRT51_POS (19U) +#define EFM_F0NWPRT1_F0NWPRT51 (0x00080000UL) +#define EFM_F0NWPRT1_F0NWPRT52_POS (20U) +#define EFM_F0NWPRT1_F0NWPRT52 (0x00100000UL) +#define EFM_F0NWPRT1_F0NWPRT53_POS (21U) +#define EFM_F0NWPRT1_F0NWPRT53 (0x00200000UL) +#define EFM_F0NWPRT1_F0NWPRT54_POS (22U) +#define EFM_F0NWPRT1_F0NWPRT54 (0x00400000UL) +#define EFM_F0NWPRT1_F0NWPRT55_POS (23U) +#define EFM_F0NWPRT1_F0NWPRT55 (0x00800000UL) +#define EFM_F0NWPRT1_F0NWPRT56_POS (24U) +#define EFM_F0NWPRT1_F0NWPRT56 (0x01000000UL) +#define EFM_F0NWPRT1_F0NWPRT57_POS (25U) +#define EFM_F0NWPRT1_F0NWPRT57 (0x02000000UL) +#define EFM_F0NWPRT1_F0NWPRT58_POS (26U) +#define EFM_F0NWPRT1_F0NWPRT58 (0x04000000UL) +#define EFM_F0NWPRT1_F0NWPRT59_POS (27U) +#define EFM_F0NWPRT1_F0NWPRT59 (0x08000000UL) +#define EFM_F0NWPRT1_F0NWPRT60_POS (28U) +#define EFM_F0NWPRT1_F0NWPRT60 (0x10000000UL) +#define EFM_F0NWPRT1_F0NWPRT61_POS (29U) +#define EFM_F0NWPRT1_F0NWPRT61 (0x20000000UL) +#define EFM_F0NWPRT1_F0NWPRT62_POS (30U) +#define EFM_F0NWPRT1_F0NWPRT62 (0x40000000UL) +#define EFM_F0NWPRT1_F0NWPRT63_POS (31U) +#define EFM_F0NWPRT1_F0NWPRT63 (0x80000000UL) + +/* Bit definition for EFM_F0NWPRT2 register */ +#define EFM_F0NWPRT2_F0NWPRT64_POS (0U) +#define EFM_F0NWPRT2_F0NWPRT64 (0x00000001UL) +#define EFM_F0NWPRT2_F0NWPRT65_POS (1U) +#define EFM_F0NWPRT2_F0NWPRT65 (0x00000002UL) +#define EFM_F0NWPRT2_F0NWPRT66_POS (2U) +#define EFM_F0NWPRT2_F0NWPRT66 (0x00000004UL) +#define EFM_F0NWPRT2_F0NWPRT67_POS (3U) +#define EFM_F0NWPRT2_F0NWPRT67 (0x00000008UL) +#define EFM_F0NWPRT2_F0NWPRT68_POS (4U) +#define EFM_F0NWPRT2_F0NWPRT68 (0x00000010UL) +#define EFM_F0NWPRT2_F0NWPRT69_POS (5U) +#define EFM_F0NWPRT2_F0NWPRT69 (0x00000020UL) +#define EFM_F0NWPRT2_F0NWPRT70_POS (6U) +#define EFM_F0NWPRT2_F0NWPRT70 (0x00000040UL) +#define EFM_F0NWPRT2_F0NWPRT71_POS (7U) +#define EFM_F0NWPRT2_F0NWPRT71 (0x00000080UL) +#define EFM_F0NWPRT2_F0NWPRT72_POS (8U) +#define EFM_F0NWPRT2_F0NWPRT72 (0x00000100UL) +#define EFM_F0NWPRT2_F0NWPRT73_POS (9U) +#define EFM_F0NWPRT2_F0NWPRT73 (0x00000200UL) +#define EFM_F0NWPRT2_F0NWPRT74_POS (10U) +#define EFM_F0NWPRT2_F0NWPRT74 (0x00000400UL) +#define EFM_F0NWPRT2_F0NWPRT75_POS (11U) +#define EFM_F0NWPRT2_F0NWPRT75 (0x00000800UL) +#define EFM_F0NWPRT2_F0NWPRT76_POS (12U) +#define EFM_F0NWPRT2_F0NWPRT76 (0x00001000UL) +#define EFM_F0NWPRT2_F0NWPRT77_POS (13U) +#define EFM_F0NWPRT2_F0NWPRT77 (0x00002000UL) +#define EFM_F0NWPRT2_F0NWPRT78_POS (14U) +#define EFM_F0NWPRT2_F0NWPRT78 (0x00004000UL) +#define EFM_F0NWPRT2_F0NWPRT79_POS (15U) +#define EFM_F0NWPRT2_F0NWPRT79 (0x00008000UL) +#define EFM_F0NWPRT2_F0NWPRT80_POS (16U) +#define EFM_F0NWPRT2_F0NWPRT80 (0x00010000UL) +#define EFM_F0NWPRT2_F0NWPRT81_POS (17U) +#define EFM_F0NWPRT2_F0NWPRT81 (0x00020000UL) +#define EFM_F0NWPRT2_F0NWPRT82_POS (18U) +#define EFM_F0NWPRT2_F0NWPRT82 (0x00040000UL) +#define EFM_F0NWPRT2_F0NWPRT83_POS (19U) +#define EFM_F0NWPRT2_F0NWPRT83 (0x00080000UL) +#define EFM_F0NWPRT2_F0NWPRT84_POS (20U) +#define EFM_F0NWPRT2_F0NWPRT84 (0x00100000UL) +#define EFM_F0NWPRT2_F0NWPRT85_POS (21U) +#define EFM_F0NWPRT2_F0NWPRT85 (0x00200000UL) +#define EFM_F0NWPRT2_F0NWPRT86_POS (22U) +#define EFM_F0NWPRT2_F0NWPRT86 (0x00400000UL) +#define EFM_F0NWPRT2_F0NWPRT87_POS (23U) +#define EFM_F0NWPRT2_F0NWPRT87 (0x00800000UL) +#define EFM_F0NWPRT2_F0NWPRT88_POS (24U) +#define EFM_F0NWPRT2_F0NWPRT88 (0x01000000UL) +#define EFM_F0NWPRT2_F0NWPRT89_POS (25U) +#define EFM_F0NWPRT2_F0NWPRT89 (0x02000000UL) +#define EFM_F0NWPRT2_F0NWPRT90_POS (26U) +#define EFM_F0NWPRT2_F0NWPRT90 (0x04000000UL) +#define EFM_F0NWPRT2_F0NWPRT91_POS (27U) +#define EFM_F0NWPRT2_F0NWPRT91 (0x08000000UL) +#define EFM_F0NWPRT2_F0NWPRT92_POS (28U) +#define EFM_F0NWPRT2_F0NWPRT92 (0x10000000UL) +#define EFM_F0NWPRT2_F0NWPRT93_POS (29U) +#define EFM_F0NWPRT2_F0NWPRT93 (0x20000000UL) +#define EFM_F0NWPRT2_F0NWPRT94_POS (30U) +#define EFM_F0NWPRT2_F0NWPRT94 (0x40000000UL) +#define EFM_F0NWPRT2_F0NWPRT95_POS (31U) +#define EFM_F0NWPRT2_F0NWPRT95 (0x80000000UL) + +/* Bit definition for EFM_F0NWPRT3 register */ +#define EFM_F0NWPRT3_F0NWPRT96_POS (0U) +#define EFM_F0NWPRT3_F0NWPRT96 (0x00000001UL) +#define EFM_F0NWPRT3_F0NWPRT97_POS (1U) +#define EFM_F0NWPRT3_F0NWPRT97 (0x00000002UL) +#define EFM_F0NWPRT3_F0NWPRT98_POS (2U) +#define EFM_F0NWPRT3_F0NWPRT98 (0x00000004UL) +#define EFM_F0NWPRT3_F0NWPRT99_POS (3U) +#define EFM_F0NWPRT3_F0NWPRT99 (0x00000008UL) +#define EFM_F0NWPRT3_F0NWPRT100_POS (4U) +#define EFM_F0NWPRT3_F0NWPRT100 (0x00000010UL) +#define EFM_F0NWPRT3_F0NWPRT101_POS (5U) +#define EFM_F0NWPRT3_F0NWPRT101 (0x00000020UL) +#define EFM_F0NWPRT3_F0NWPRT102_POS (6U) +#define EFM_F0NWPRT3_F0NWPRT102 (0x00000040UL) +#define EFM_F0NWPRT3_F0NWPRT103_POS (7U) +#define EFM_F0NWPRT3_F0NWPRT103 (0x00000080UL) +#define EFM_F0NWPRT3_F0NWPRT104_POS (8U) +#define EFM_F0NWPRT3_F0NWPRT104 (0x00000100UL) +#define EFM_F0NWPRT3_F0NWPRT105_POS (9U) +#define EFM_F0NWPRT3_F0NWPRT105 (0x00000200UL) +#define EFM_F0NWPRT3_F0NWPRT106_POS (10U) +#define EFM_F0NWPRT3_F0NWPRT106 (0x00000400UL) +#define EFM_F0NWPRT3_F0NWPRT107_POS (11U) +#define EFM_F0NWPRT3_F0NWPRT107 (0x00000800UL) +#define EFM_F0NWPRT3_F0NWPRT108_POS (12U) +#define EFM_F0NWPRT3_F0NWPRT108 (0x00001000UL) +#define EFM_F0NWPRT3_F0NWPRT109_POS (13U) +#define EFM_F0NWPRT3_F0NWPRT109 (0x00002000UL) +#define EFM_F0NWPRT3_F0NWPRT110_POS (14U) +#define EFM_F0NWPRT3_F0NWPRT110 (0x00004000UL) +#define EFM_F0NWPRT3_F0NWPRT111_POS (15U) +#define EFM_F0NWPRT3_F0NWPRT111 (0x00008000UL) +#define EFM_F0NWPRT3_F0NWPRT112_POS (16U) +#define EFM_F0NWPRT3_F0NWPRT112 (0x00010000UL) +#define EFM_F0NWPRT3_F0NWPRT113_POS (17U) +#define EFM_F0NWPRT3_F0NWPRT113 (0x00020000UL) +#define EFM_F0NWPRT3_F0NWPRT114_POS (18U) +#define EFM_F0NWPRT3_F0NWPRT114 (0x00040000UL) +#define EFM_F0NWPRT3_F0NWPRT115_POS (19U) +#define EFM_F0NWPRT3_F0NWPRT115 (0x00080000UL) +#define EFM_F0NWPRT3_F0NWPRT116_POS (20U) +#define EFM_F0NWPRT3_F0NWPRT116 (0x00100000UL) +#define EFM_F0NWPRT3_F0NWPRT117_POS (21U) +#define EFM_F0NWPRT3_F0NWPRT117 (0x00200000UL) +#define EFM_F0NWPRT3_F0NWPRT118_POS (22U) +#define EFM_F0NWPRT3_F0NWPRT118 (0x00400000UL) +#define EFM_F0NWPRT3_F0NWPRT119_POS (23U) +#define EFM_F0NWPRT3_F0NWPRT119 (0x00800000UL) +#define EFM_F0NWPRT3_F0NWPRT120_POS (24U) +#define EFM_F0NWPRT3_F0NWPRT120 (0x01000000UL) +#define EFM_F0NWPRT3_F0NWPRT121_POS (25U) +#define EFM_F0NWPRT3_F0NWPRT121 (0x02000000UL) +#define EFM_F0NWPRT3_F0NWPRT122_POS (26U) +#define EFM_F0NWPRT3_F0NWPRT122 (0x04000000UL) +#define EFM_F0NWPRT3_F0NWPRT123_POS (27U) +#define EFM_F0NWPRT3_F0NWPRT123 (0x08000000UL) +#define EFM_F0NWPRT3_F0NWPRT124_POS (28U) +#define EFM_F0NWPRT3_F0NWPRT124 (0x10000000UL) +#define EFM_F0NWPRT3_F0NWPRT125_POS (29U) +#define EFM_F0NWPRT3_F0NWPRT125 (0x20000000UL) +#define EFM_F0NWPRT3_F0NWPRT126_POS (30U) +#define EFM_F0NWPRT3_F0NWPRT126 (0x40000000UL) +#define EFM_F0NWPRT3_F0NWPRT127_POS (31U) +#define EFM_F0NWPRT3_F0NWPRT127 (0x80000000UL) + +/* Bit definition for EFM_F1NWPRT0 register */ +#define EFM_F1NWPRT0_F1NWPRT0_POS (0U) +#define EFM_F1NWPRT0_F1NWPRT0 (0x00000001UL) +#define EFM_F1NWPRT0_F1NWPRT1_POS (1U) +#define EFM_F1NWPRT0_F1NWPRT1 (0x00000002UL) +#define EFM_F1NWPRT0_F1NWPRT2_POS (2U) +#define EFM_F1NWPRT0_F1NWPRT2 (0x00000004UL) +#define EFM_F1NWPRT0_F1NWPRT3_POS (3U) +#define EFM_F1NWPRT0_F1NWPRT3 (0x00000008UL) +#define EFM_F1NWPRT0_F1NWPRT4_POS (4U) +#define EFM_F1NWPRT0_F1NWPRT4 (0x00000010UL) +#define EFM_F1NWPRT0_F1NWPRT5_POS (5U) +#define EFM_F1NWPRT0_F1NWPRT5 (0x00000020UL) +#define EFM_F1NWPRT0_F1NWPRT6_POS (6U) +#define EFM_F1NWPRT0_F1NWPRT6 (0x00000040UL) +#define EFM_F1NWPRT0_F1NWPRT7_POS (7U) +#define EFM_F1NWPRT0_F1NWPRT7 (0x00000080UL) +#define EFM_F1NWPRT0_F1NWPRT8_POS (8U) +#define EFM_F1NWPRT0_F1NWPRT8 (0x00000100UL) +#define EFM_F1NWPRT0_F1NWPRT9_POS (9U) +#define EFM_F1NWPRT0_F1NWPRT9 (0x00000200UL) +#define EFM_F1NWPRT0_F1NWPRT10_POS (10U) +#define EFM_F1NWPRT0_F1NWPRT10 (0x00000400UL) +#define EFM_F1NWPRT0_F1NWPRT11_POS (11U) +#define EFM_F1NWPRT0_F1NWPRT11 (0x00000800UL) +#define EFM_F1NWPRT0_F1NWPRT12_POS (12U) +#define EFM_F1NWPRT0_F1NWPRT12 (0x00001000UL) +#define EFM_F1NWPRT0_F1NWPRT13_POS (13U) +#define EFM_F1NWPRT0_F1NWPRT13 (0x00002000UL) +#define EFM_F1NWPRT0_F1NWPRT14_POS (14U) +#define EFM_F1NWPRT0_F1NWPRT14 (0x00004000UL) +#define EFM_F1NWPRT0_F1NWPRT15_POS (15U) +#define EFM_F1NWPRT0_F1NWPRT15 (0x00008000UL) +#define EFM_F1NWPRT0_F1NWPRT16_POS (16U) +#define EFM_F1NWPRT0_F1NWPRT16 (0x00010000UL) +#define EFM_F1NWPRT0_F1NWPRT17_POS (17U) +#define EFM_F1NWPRT0_F1NWPRT17 (0x00020000UL) +#define EFM_F1NWPRT0_F1NWPRT18_POS (18U) +#define EFM_F1NWPRT0_F1NWPRT18 (0x00040000UL) +#define EFM_F1NWPRT0_F1NWPRT19_POS (19U) +#define EFM_F1NWPRT0_F1NWPRT19 (0x00080000UL) +#define EFM_F1NWPRT0_F1NWPRT20_POS (20U) +#define EFM_F1NWPRT0_F1NWPRT20 (0x00100000UL) +#define EFM_F1NWPRT0_F1NWPRT21_POS (21U) +#define EFM_F1NWPRT0_F1NWPRT21 (0x00200000UL) +#define EFM_F1NWPRT0_F1NWPRT22_POS (22U) +#define EFM_F1NWPRT0_F1NWPRT22 (0x00400000UL) +#define EFM_F1NWPRT0_F1NWPRT23_POS (23U) +#define EFM_F1NWPRT0_F1NWPRT23 (0x00800000UL) +#define EFM_F1NWPRT0_F1NWPRT24_POS (24U) +#define EFM_F1NWPRT0_F1NWPRT24 (0x01000000UL) +#define EFM_F1NWPRT0_F1NWPRT25_POS (25U) +#define EFM_F1NWPRT0_F1NWPRT25 (0x02000000UL) +#define EFM_F1NWPRT0_F1NWPRT26_POS (26U) +#define EFM_F1NWPRT0_F1NWPRT26 (0x04000000UL) +#define EFM_F1NWPRT0_F1NWPRT27_POS (27U) +#define EFM_F1NWPRT0_F1NWPRT27 (0x08000000UL) +#define EFM_F1NWPRT0_F1NWPRT28_POS (28U) +#define EFM_F1NWPRT0_F1NWPRT28 (0x10000000UL) +#define EFM_F1NWPRT0_F1NWPRT29_POS (29U) +#define EFM_F1NWPRT0_F1NWPRT29 (0x20000000UL) +#define EFM_F1NWPRT0_F1NWPRT30_POS (30U) +#define EFM_F1NWPRT0_F1NWPRT30 (0x40000000UL) +#define EFM_F1NWPRT0_F1NWPRT31_POS (31U) +#define EFM_F1NWPRT0_F1NWPRT31 (0x80000000UL) + +/* Bit definition for EFM_F1NWPRT1 register */ +#define EFM_F1NWPRT1_F1NWPRT32_POS (0U) +#define EFM_F1NWPRT1_F1NWPRT32 (0x00000001UL) +#define EFM_F1NWPRT1_F1NWPRT33_POS (1U) +#define EFM_F1NWPRT1_F1NWPRT33 (0x00000002UL) +#define EFM_F1NWPRT1_F1NWPRT34_POS (2U) +#define EFM_F1NWPRT1_F1NWPRT34 (0x00000004UL) +#define EFM_F1NWPRT1_F1NWPRT35_POS (3U) +#define EFM_F1NWPRT1_F1NWPRT35 (0x00000008UL) +#define EFM_F1NWPRT1_F1NWPRT36_POS (4U) +#define EFM_F1NWPRT1_F1NWPRT36 (0x00000010UL) +#define EFM_F1NWPRT1_F1NWPRT37_POS (5U) +#define EFM_F1NWPRT1_F1NWPRT37 (0x00000020UL) +#define EFM_F1NWPRT1_F1NWPRT38_POS (6U) +#define EFM_F1NWPRT1_F1NWPRT38 (0x00000040UL) +#define EFM_F1NWPRT1_F1NWPRT39_POS (7U) +#define EFM_F1NWPRT1_F1NWPRT39 (0x00000080UL) +#define EFM_F1NWPRT1_F1NWPRT40_POS (8U) +#define EFM_F1NWPRT1_F1NWPRT40 (0x00000100UL) +#define EFM_F1NWPRT1_F1NWPRT41_POS (9U) +#define EFM_F1NWPRT1_F1NWPRT41 (0x00000200UL) +#define EFM_F1NWPRT1_F1NWPRT42_POS (10U) +#define EFM_F1NWPRT1_F1NWPRT42 (0x00000400UL) +#define EFM_F1NWPRT1_F1NWPRT43_POS (11U) +#define EFM_F1NWPRT1_F1NWPRT43 (0x00000800UL) +#define EFM_F1NWPRT1_F1NWPRT44_POS (12U) +#define EFM_F1NWPRT1_F1NWPRT44 (0x00001000UL) +#define EFM_F1NWPRT1_F1NWPRT45_POS (13U) +#define EFM_F1NWPRT1_F1NWPRT45 (0x00002000UL) +#define EFM_F1NWPRT1_F1NWPRT46_POS (14U) +#define EFM_F1NWPRT1_F1NWPRT46 (0x00004000UL) +#define EFM_F1NWPRT1_F1NWPRT47_POS (15U) +#define EFM_F1NWPRT1_F1NWPRT47 (0x00008000UL) +#define EFM_F1NWPRT1_F1NWPRT48_POS (16U) +#define EFM_F1NWPRT1_F1NWPRT48 (0x00010000UL) +#define EFM_F1NWPRT1_F1NWPRT49_POS (17U) +#define EFM_F1NWPRT1_F1NWPRT49 (0x00020000UL) +#define EFM_F1NWPRT1_F1NWPRT50_POS (18U) +#define EFM_F1NWPRT1_F1NWPRT50 (0x00040000UL) +#define EFM_F1NWPRT1_F1NWPRT51_POS (19U) +#define EFM_F1NWPRT1_F1NWPRT51 (0x00080000UL) +#define EFM_F1NWPRT1_F1NWPRT52_POS (20U) +#define EFM_F1NWPRT1_F1NWPRT52 (0x00100000UL) +#define EFM_F1NWPRT1_F1NWPRT53_POS (21U) +#define EFM_F1NWPRT1_F1NWPRT53 (0x00200000UL) +#define EFM_F1NWPRT1_F1NWPRT54_POS (22U) +#define EFM_F1NWPRT1_F1NWPRT54 (0x00400000UL) +#define EFM_F1NWPRT1_F1NWPRT55_POS (23U) +#define EFM_F1NWPRT1_F1NWPRT55 (0x00800000UL) +#define EFM_F1NWPRT1_F1NWPRT56_POS (24U) +#define EFM_F1NWPRT1_F1NWPRT56 (0x01000000UL) +#define EFM_F1NWPRT1_F1NWPRT57_POS (25U) +#define EFM_F1NWPRT1_F1NWPRT57 (0x02000000UL) +#define EFM_F1NWPRT1_F1NWPRT58_POS (26U) +#define EFM_F1NWPRT1_F1NWPRT58 (0x04000000UL) +#define EFM_F1NWPRT1_F1NWPRT59_POS (27U) +#define EFM_F1NWPRT1_F1NWPRT59 (0x08000000UL) +#define EFM_F1NWPRT1_F1NWPRT60_POS (28U) +#define EFM_F1NWPRT1_F1NWPRT60 (0x10000000UL) +#define EFM_F1NWPRT1_F1NWPRT61_POS (29U) +#define EFM_F1NWPRT1_F1NWPRT61 (0x20000000UL) +#define EFM_F1NWPRT1_F1NWPRT62_POS (30U) +#define EFM_F1NWPRT1_F1NWPRT62 (0x40000000UL) +#define EFM_F1NWPRT1_F1NWPRT63_POS (31U) +#define EFM_F1NWPRT1_F1NWPRT63 (0x80000000UL) + +/* Bit definition for EFM_F1NWPRT2 register */ +#define EFM_F1NWPRT2_F1NWPRT64_POS (0U) +#define EFM_F1NWPRT2_F1NWPRT64 (0x00000001UL) +#define EFM_F1NWPRT2_F1NWPRT65_POS (1U) +#define EFM_F1NWPRT2_F1NWPRT65 (0x00000002UL) +#define EFM_F1NWPRT2_F1NWPRT66_POS (2U) +#define EFM_F1NWPRT2_F1NWPRT66 (0x00000004UL) +#define EFM_F1NWPRT2_F1NWPRT67_POS (3U) +#define EFM_F1NWPRT2_F1NWPRT67 (0x00000008UL) +#define EFM_F1NWPRT2_F1NWPRT68_POS (4U) +#define EFM_F1NWPRT2_F1NWPRT68 (0x00000010UL) +#define EFM_F1NWPRT2_F1NWPRT69_POS (5U) +#define EFM_F1NWPRT2_F1NWPRT69 (0x00000020UL) +#define EFM_F1NWPRT2_F1NWPRT70_POS (6U) +#define EFM_F1NWPRT2_F1NWPRT70 (0x00000040UL) +#define EFM_F1NWPRT2_F1NWPRT71_POS (7U) +#define EFM_F1NWPRT2_F1NWPRT71 (0x00000080UL) +#define EFM_F1NWPRT2_F1NWPRT72_POS (8U) +#define EFM_F1NWPRT2_F1NWPRT72 (0x00000100UL) +#define EFM_F1NWPRT2_F1NWPRT73_POS (9U) +#define EFM_F1NWPRT2_F1NWPRT73 (0x00000200UL) +#define EFM_F1NWPRT2_F1NWPRT74_POS (10U) +#define EFM_F1NWPRT2_F1NWPRT74 (0x00000400UL) +#define EFM_F1NWPRT2_F1NWPRT75_POS (11U) +#define EFM_F1NWPRT2_F1NWPRT75 (0x00000800UL) +#define EFM_F1NWPRT2_F1NWPRT76_POS (12U) +#define EFM_F1NWPRT2_F1NWPRT76 (0x00001000UL) +#define EFM_F1NWPRT2_F1NWPRT77_POS (13U) +#define EFM_F1NWPRT2_F1NWPRT77 (0x00002000UL) +#define EFM_F1NWPRT2_F1NWPRT78_POS (14U) +#define EFM_F1NWPRT2_F1NWPRT78 (0x00004000UL) +#define EFM_F1NWPRT2_F1NWPRT79_POS (15U) +#define EFM_F1NWPRT2_F1NWPRT79 (0x00008000UL) +#define EFM_F1NWPRT2_F1NWPRT80_POS (16U) +#define EFM_F1NWPRT2_F1NWPRT80 (0x00010000UL) +#define EFM_F1NWPRT2_F1NWPRT81_POS (17U) +#define EFM_F1NWPRT2_F1NWPRT81 (0x00020000UL) +#define EFM_F1NWPRT2_F1NWPRT82_POS (18U) +#define EFM_F1NWPRT2_F1NWPRT82 (0x00040000UL) +#define EFM_F1NWPRT2_F1NWPRT83_POS (19U) +#define EFM_F1NWPRT2_F1NWPRT83 (0x00080000UL) +#define EFM_F1NWPRT2_F1NWPRT84_POS (20U) +#define EFM_F1NWPRT2_F1NWPRT84 (0x00100000UL) +#define EFM_F1NWPRT2_F1NWPRT85_POS (21U) +#define EFM_F1NWPRT2_F1NWPRT85 (0x00200000UL) +#define EFM_F1NWPRT2_F1NWPRT86_POS (22U) +#define EFM_F1NWPRT2_F1NWPRT86 (0x00400000UL) +#define EFM_F1NWPRT2_F1NWPRT87_POS (23U) +#define EFM_F1NWPRT2_F1NWPRT87 (0x00800000UL) +#define EFM_F1NWPRT2_F1NWPRT88_POS (24U) +#define EFM_F1NWPRT2_F1NWPRT88 (0x01000000UL) +#define EFM_F1NWPRT2_F1NWPRT89_POS (25U) +#define EFM_F1NWPRT2_F1NWPRT89 (0x02000000UL) +#define EFM_F1NWPRT2_F1NWPRT90_POS (26U) +#define EFM_F1NWPRT2_F1NWPRT90 (0x04000000UL) +#define EFM_F1NWPRT2_F1NWPRT91_POS (27U) +#define EFM_F1NWPRT2_F1NWPRT91 (0x08000000UL) +#define EFM_F1NWPRT2_F1NWPRT92_POS (28U) +#define EFM_F1NWPRT2_F1NWPRT92 (0x10000000UL) +#define EFM_F1NWPRT2_F1NWPRT93_POS (29U) +#define EFM_F1NWPRT2_F1NWPRT93 (0x20000000UL) +#define EFM_F1NWPRT2_F1NWPRT94_POS (30U) +#define EFM_F1NWPRT2_F1NWPRT94 (0x40000000UL) +#define EFM_F1NWPRT2_F1NWPRT95_POS (31U) +#define EFM_F1NWPRT2_F1NWPRT95 (0x80000000UL) + +/* Bit definition for EFM_F1NWPRT3 register */ +#define EFM_F1NWPRT3_F1NWPRT96_POS (0U) +#define EFM_F1NWPRT3_F1NWPRT96 (0x00000001UL) +#define EFM_F1NWPRT3_F1NWPRT97_POS (1U) +#define EFM_F1NWPRT3_F1NWPRT97 (0x00000002UL) +#define EFM_F1NWPRT3_F1NWPRT98_POS (2U) +#define EFM_F1NWPRT3_F1NWPRT98 (0x00000004UL) +#define EFM_F1NWPRT3_F1NWPRT99_POS (3U) +#define EFM_F1NWPRT3_F1NWPRT99 (0x00000008UL) +#define EFM_F1NWPRT3_F1NWPRT100_POS (4U) +#define EFM_F1NWPRT3_F1NWPRT100 (0x00000010UL) +#define EFM_F1NWPRT3_F1NWPRT101_POS (5U) +#define EFM_F1NWPRT3_F1NWPRT101 (0x00000020UL) +#define EFM_F1NWPRT3_F1NWPRT102_POS (6U) +#define EFM_F1NWPRT3_F1NWPRT102 (0x00000040UL) +#define EFM_F1NWPRT3_F1NWPRT103_POS (7U) +#define EFM_F1NWPRT3_F1NWPRT103 (0x00000080UL) +#define EFM_F1NWPRT3_F1NWPRT104_POS (8U) +#define EFM_F1NWPRT3_F1NWPRT104 (0x00000100UL) +#define EFM_F1NWPRT3_F1NWPRT105_POS (9U) +#define EFM_F1NWPRT3_F1NWPRT105 (0x00000200UL) +#define EFM_F1NWPRT3_F1NWPRT106_POS (10U) +#define EFM_F1NWPRT3_F1NWPRT106 (0x00000400UL) +#define EFM_F1NWPRT3_F1NWPRT107_POS (11U) +#define EFM_F1NWPRT3_F1NWPRT107 (0x00000800UL) +#define EFM_F1NWPRT3_F1NWPRT108_POS (12U) +#define EFM_F1NWPRT3_F1NWPRT108 (0x00001000UL) +#define EFM_F1NWPRT3_F1NWPRT109_POS (13U) +#define EFM_F1NWPRT3_F1NWPRT109 (0x00002000UL) +#define EFM_F1NWPRT3_F1NWPRT110_POS (14U) +#define EFM_F1NWPRT3_F1NWPRT110 (0x00004000UL) +#define EFM_F1NWPRT3_F1NWPRT111_POS (15U) +#define EFM_F1NWPRT3_F1NWPRT111 (0x00008000UL) +#define EFM_F1NWPRT3_F1NWPRT112_POS (16U) +#define EFM_F1NWPRT3_F1NWPRT112 (0x00010000UL) +#define EFM_F1NWPRT3_F1NWPRT113_POS (17U) +#define EFM_F1NWPRT3_F1NWPRT113 (0x00020000UL) +#define EFM_F1NWPRT3_F1NWPRT114_POS (18U) +#define EFM_F1NWPRT3_F1NWPRT114 (0x00040000UL) +#define EFM_F1NWPRT3_F1NWPRT115_POS (19U) +#define EFM_F1NWPRT3_F1NWPRT115 (0x00080000UL) +#define EFM_F1NWPRT3_F1NWPRT116_POS (20U) +#define EFM_F1NWPRT3_F1NWPRT116 (0x00100000UL) +#define EFM_F1NWPRT3_F1NWPRT117_POS (21U) +#define EFM_F1NWPRT3_F1NWPRT117 (0x00200000UL) +#define EFM_F1NWPRT3_F1NWPRT118_POS (22U) +#define EFM_F1NWPRT3_F1NWPRT118 (0x00400000UL) +#define EFM_F1NWPRT3_F1NWPRT119_POS (23U) +#define EFM_F1NWPRT3_F1NWPRT119 (0x00800000UL) +#define EFM_F1NWPRT3_F1NWPRT120_POS (24U) +#define EFM_F1NWPRT3_F1NWPRT120 (0x01000000UL) +#define EFM_F1NWPRT3_F1NWPRT121_POS (25U) +#define EFM_F1NWPRT3_F1NWPRT121 (0x02000000UL) +#define EFM_F1NWPRT3_F1NWPRT122_POS (26U) +#define EFM_F1NWPRT3_F1NWPRT122 (0x04000000UL) +#define EFM_F1NWPRT3_F1NWPRT123_POS (27U) +#define EFM_F1NWPRT3_F1NWPRT123 (0x08000000UL) +#define EFM_F1NWPRT3_F1NWPRT124_POS (28U) +#define EFM_F1NWPRT3_F1NWPRT124 (0x10000000UL) +#define EFM_F1NWPRT3_F1NWPRT125_POS (29U) +#define EFM_F1NWPRT3_F1NWPRT125 (0x20000000UL) +#define EFM_F1NWPRT3_F1NWPRT126_POS (30U) +#define EFM_F1NWPRT3_F1NWPRT126 (0x40000000UL) +#define EFM_F1NWPRT3_F1NWPRT127_POS (31U) +#define EFM_F1NWPRT3_F1NWPRT127 (0x80000000UL) + +/******************************************************************************* + Bit definition for Peripheral EMB +*******************************************************************************/ +/* Bit definition for EMB_CTL1 register */ +#define EMB_CTL1_CMPEN0_POS (0U) +#define EMB_CTL1_CMPEN0 (0x00000001UL) +#define EMB_CTL1_CMPEN1_POS (1U) +#define EMB_CTL1_CMPEN1 (0x00000002UL) +#define EMB_CTL1_CMPEN2_POS (2U) +#define EMB_CTL1_CMPEN2 (0x00000004UL) +#define EMB_CTL1_CMPEN3_POS (3U) +#define EMB_CTL1_CMPEN3 (0x00000008UL) +#define EMB_CTL1_OSCSTPEN_POS (4U) +#define EMB_CTL1_OSCSTPEN (0x00000010UL) +#define EMB_CTL1_PWMSEN0_POS (5U) +#define EMB_CTL1_PWMSEN0 (0x00000020UL) +#define EMB_CTL1_PWMSEN1_POS (6U) +#define EMB_CTL1_PWMSEN1 (0x00000040UL) +#define EMB_CTL1_PWMSEN2_POS (7U) +#define EMB_CTL1_PWMSEN2 (0x00000080UL) +#define EMB_CTL1_PWMSEN3_POS (8U) +#define EMB_CTL1_PWMSEN3 (0x00000100UL) +#define EMB_CTL1_PWMSEN4_POS (9U) +#define EMB_CTL1_PWMSEN4 (0x00000200UL) +#define EMB_CTL1_PWMSEN5_POS (10U) +#define EMB_CTL1_PWMSEN5 (0x00000400UL) +#define EMB_CTL1_PWMSEN6_POS (11U) +#define EMB_CTL1_PWMSEN6 (0x00000800UL) +#define EMB_CTL1_PWMSEN7_POS (12U) +#define EMB_CTL1_PWMSEN7 (0x00001000UL) +#define EMB_CTL1_PORTINEN1_POS (16U) +#define EMB_CTL1_PORTINEN1 (0x00010000UL) +#define EMB_CTL1_PORTINEN2_POS (17U) +#define EMB_CTL1_PORTINEN2 (0x00020000UL) +#define EMB_CTL1_PORTINEN3_POS (18U) +#define EMB_CTL1_PORTINEN3 (0x00040000UL) +#define EMB_CTL1_PORTINEN4_POS (19U) +#define EMB_CTL1_PORTINEN4 (0x00080000UL) +#define EMB_CTL1_INVSEL1_POS (22U) +#define EMB_CTL1_INVSEL1 (0x00400000UL) +#define EMB_CTL1_INVSEL2_POS (23U) +#define EMB_CTL1_INVSEL2 (0x00800000UL) +#define EMB_CTL1_INVSEL3_POS (24U) +#define EMB_CTL1_INVSEL3 (0x01000000UL) +#define EMB_CTL1_INVSEL4_POS (25U) +#define EMB_CTL1_INVSEL4 (0x02000000UL) + +/* Bit definition for EMB_CTL2 register */ +#define EMB_CTL2_PWMLV0_POS (0U) +#define EMB_CTL2_PWMLV0 (0x00000001UL) +#define EMB_CTL2_PWMLV1_POS (1U) +#define EMB_CTL2_PWMLV1 (0x00000002UL) +#define EMB_CTL2_PWMLV2_POS (2U) +#define EMB_CTL2_PWMLV2 (0x00000004UL) +#define EMB_CTL2_PWMLV3_POS (3U) +#define EMB_CTL2_PWMLV3 (0x00000008UL) +#define EMB_CTL2_PWMLV4_POS (4U) +#define EMB_CTL2_PWMLV4 (0x00000010UL) +#define EMB_CTL2_PWMLV5_POS (5U) +#define EMB_CTL2_PWMLV5 (0x00000020UL) +#define EMB_CTL2_PWMLV6_POS (6U) +#define EMB_CTL2_PWMLV6 (0x00000040UL) +#define EMB_CTL2_PWMLV7_POS (7U) +#define EMB_CTL2_PWMLV7 (0x00000080UL) +#define EMB_CTL2_NFSEL1_POS (16U) +#define EMB_CTL2_NFSEL1 (0x00030000UL) +#define EMB_CTL2_NFEN1_POS (18U) +#define EMB_CTL2_NFEN1 (0x00040000UL) +#define EMB_CTL2_NFSEL2_POS (19U) +#define EMB_CTL2_NFSEL2 (0x00180000UL) +#define EMB_CTL2_NFEN2_POS (21U) +#define EMB_CTL2_NFEN2 (0x00200000UL) +#define EMB_CTL2_NFSEL3_POS (22U) +#define EMB_CTL2_NFSEL3 (0x00C00000UL) +#define EMB_CTL2_NFEN3_POS (24U) +#define EMB_CTL2_NFEN3 (0x01000000UL) +#define EMB_CTL2_NFSEL4_POS (25U) +#define EMB_CTL2_NFSEL4 (0x06000000UL) +#define EMB_CTL2_NFEN4_POS (27U) +#define EMB_CTL2_NFEN4 (0x08000000UL) + +/* Bit definition for EMB_SOE register */ +#define EMB_SOE_SOE (0x00000001UL) + +/* Bit definition for EMB_STAT register */ +#define EMB_STAT_PWMSF_POS (1U) +#define EMB_STAT_PWMSF (0x00000002UL) +#define EMB_STAT_CMPF_POS (2U) +#define EMB_STAT_CMPF (0x00000004UL) +#define EMB_STAT_OSF_POS (3U) +#define EMB_STAT_OSF (0x00000008UL) +#define EMB_STAT_PWMST_POS (5U) +#define EMB_STAT_PWMST (0x00000020UL) +#define EMB_STAT_CMPST_POS (6U) +#define EMB_STAT_CMPST (0x00000040UL) +#define EMB_STAT_OSST_POS (7U) +#define EMB_STAT_OSST (0x00000080UL) +#define EMB_STAT_PORTINF1_POS (8U) +#define EMB_STAT_PORTINF1 (0x00000100UL) +#define EMB_STAT_PORTINF2_POS (9U) +#define EMB_STAT_PORTINF2 (0x00000200UL) +#define EMB_STAT_PORTINF3_POS (10U) +#define EMB_STAT_PORTINF3 (0x00000400UL) +#define EMB_STAT_PORTINF4_POS (11U) +#define EMB_STAT_PORTINF4 (0x00000800UL) +#define EMB_STAT_PORTINST1_POS (14U) +#define EMB_STAT_PORTINST1 (0x00004000UL) +#define EMB_STAT_PORTINST2_POS (15U) +#define EMB_STAT_PORTINST2 (0x00008000UL) +#define EMB_STAT_PORTINST3_POS (16U) +#define EMB_STAT_PORTINST3 (0x00010000UL) +#define EMB_STAT_PORTINST4_POS (17U) +#define EMB_STAT_PORTINST4 (0x00020000UL) + +/* Bit definition for EMB_STATCLR register */ +#define EMB_STATCLR_PWMSFCLR_POS (1U) +#define EMB_STATCLR_PWMSFCLR (0x00000002UL) +#define EMB_STATCLR_CMPFCLR_POS (2U) +#define EMB_STATCLR_CMPFCLR (0x00000004UL) +#define EMB_STATCLR_OSFCLR_POS (3U) +#define EMB_STATCLR_OSFCLR (0x00000008UL) +#define EMB_STATCLR_PORTINFCLR1_POS (8U) +#define EMB_STATCLR_PORTINFCLR1 (0x00000100UL) +#define EMB_STATCLR_PORTINFCLR2_POS (9U) +#define EMB_STATCLR_PORTINFCLR2 (0x00000200UL) +#define EMB_STATCLR_PORTINFCLR3_POS (10U) +#define EMB_STATCLR_PORTINFCLR3 (0x00000400UL) +#define EMB_STATCLR_PORTINFCLR4_POS (11U) +#define EMB_STATCLR_PORTINFCLR4 (0x00000800UL) + +/* Bit definition for EMB_INTEN register */ +#define EMB_INTEN_PWMSINTEN_POS (1U) +#define EMB_INTEN_PWMSINTEN (0x00000002UL) +#define EMB_INTEN_CMPINTEN_POS (2U) +#define EMB_INTEN_CMPINTEN (0x00000004UL) +#define EMB_INTEN_OSINTEN_POS (3U) +#define EMB_INTEN_OSINTEN (0x00000008UL) +#define EMB_INTEN_PORTINTEN1_POS (8U) +#define EMB_INTEN_PORTINTEN1 (0x00000100UL) +#define EMB_INTEN_PORTINTEN2_POS (9U) +#define EMB_INTEN_PORTINTEN2 (0x00000200UL) +#define EMB_INTEN_PORTINTEN3_POS (10U) +#define EMB_INTEN_PORTINTEN3 (0x00000400UL) +#define EMB_INTEN_PORTINTEN4_POS (11U) +#define EMB_INTEN_PORTINTEN4 (0x00000800UL) + +/* Bit definition for EMB_RLSSEL register */ +#define EMB_RLSSEL_PWMRSEL_POS (1U) +#define EMB_RLSSEL_PWMRSEL (0x00000002UL) +#define EMB_RLSSEL_CMPRSEL_POS (2U) +#define EMB_RLSSEL_CMPRSEL (0x00000004UL) +#define EMB_RLSSEL_OSRSEL_POS (3U) +#define EMB_RLSSEL_OSRSEL (0x00000008UL) +#define EMB_RLSSEL_PORTINRSEL1_POS (8U) +#define EMB_RLSSEL_PORTINRSEL1 (0x00000100UL) +#define EMB_RLSSEL_PORTINRSEL2_POS (9U) +#define EMB_RLSSEL_PORTINRSEL2 (0x00000200UL) +#define EMB_RLSSEL_PORTINRSEL3_POS (10U) +#define EMB_RLSSEL_PORTINRSEL3 (0x00000400UL) +#define EMB_RLSSEL_PORTINRSEL4_POS (11U) +#define EMB_RLSSEL_PORTINRSEL4 (0x00000800UL) + +/******************************************************************************* + Bit definition for Peripheral ETH +*******************************************************************************/ +/* Bit definition for ETH_MAC_IFCONFR register */ +#define ETH_MAC_IFCONFR_IFSEL_POS (0U) +#define ETH_MAC_IFCONFR_IFSEL (0x00000001UL) +#define ETH_MAC_IFCONFR_RCKINV_POS (4U) +#define ETH_MAC_IFCONFR_RCKINV (0x00000010UL) +#define ETH_MAC_IFCONFR_TCKINV_POS (5U) +#define ETH_MAC_IFCONFR_TCKINV (0x00000020UL) + +/* Bit definition for ETH_MAC_CONFIGR register */ +#define ETH_MAC_CONFIGR_RE_POS (2U) +#define ETH_MAC_CONFIGR_RE (0x00000004UL) +#define ETH_MAC_CONFIGR_TE_POS (3U) +#define ETH_MAC_CONFIGR_TE (0x00000008UL) +#define ETH_MAC_CONFIGR_DC_POS (4U) +#define ETH_MAC_CONFIGR_DC (0x00000010UL) +#define ETH_MAC_CONFIGR_BL_POS (5U) +#define ETH_MAC_CONFIGR_BL (0x00000060UL) +#define ETH_MAC_CONFIGR_BL_0 (0x00000020UL) +#define ETH_MAC_CONFIGR_BL_1 (0x00000040UL) +#define ETH_MAC_CONFIGR_ACS_POS (7U) +#define ETH_MAC_CONFIGR_ACS (0x00000080UL) +#define ETH_MAC_CONFIGR_DRTY_POS (9U) +#define ETH_MAC_CONFIGR_DRTY (0x00000200UL) +#define ETH_MAC_CONFIGR_IPCO_POS (10U) +#define ETH_MAC_CONFIGR_IPCO (0x00000400UL) +#define ETH_MAC_CONFIGR_DM_POS (11U) +#define ETH_MAC_CONFIGR_DM (0x00000800UL) +#define ETH_MAC_CONFIGR_LM_POS (12U) +#define ETH_MAC_CONFIGR_LM (0x00001000UL) +#define ETH_MAC_CONFIGR_DO_POS (13U) +#define ETH_MAC_CONFIGR_DO (0x00002000UL) +#define ETH_MAC_CONFIGR_FES_POS (14U) +#define ETH_MAC_CONFIGR_FES (0x00004000UL) +#define ETH_MAC_CONFIGR_DCRS_POS (16U) +#define ETH_MAC_CONFIGR_DCRS (0x00010000UL) +#define ETH_MAC_CONFIGR_IFG_POS (17U) +#define ETH_MAC_CONFIGR_IFG (0x000E0000UL) +#define ETH_MAC_CONFIGR_IFG_0 (0x00020000UL) +#define ETH_MAC_CONFIGR_IFG_1 (0x00040000UL) +#define ETH_MAC_CONFIGR_IFG_2 (0x00080000UL) +#define ETH_MAC_CONFIGR_MJB_POS (22U) +#define ETH_MAC_CONFIGR_MJB (0x00400000UL) +#define ETH_MAC_CONFIGR_MWD_POS (23U) +#define ETH_MAC_CONFIGR_MWD (0x00800000UL) +#define ETH_MAC_CONFIGR_CST_POS (25U) +#define ETH_MAC_CONFIGR_CST (0x02000000UL) +#define ETH_MAC_CONFIGR_SAIRC_POS (28U) +#define ETH_MAC_CONFIGR_SAIRC (0x70000000UL) +#define ETH_MAC_CONFIGR_SAIRC_0 (0x10000000UL) +#define ETH_MAC_CONFIGR_SAIRC_1 (0x20000000UL) +#define ETH_MAC_CONFIGR_SAIRC_2 (0x40000000UL) + +/* Bit definition for ETH_MAC_FLTCTLR register */ +#define ETH_MAC_FLTCTLR_PR_POS (0U) +#define ETH_MAC_FLTCTLR_PR (0x00000001UL) +#define ETH_MAC_FLTCTLR_HUC_POS (1U) +#define ETH_MAC_FLTCTLR_HUC (0x00000002UL) +#define ETH_MAC_FLTCTLR_HMC_POS (2U) +#define ETH_MAC_FLTCTLR_HMC (0x00000004UL) +#define ETH_MAC_FLTCTLR_DAIF_POS (3U) +#define ETH_MAC_FLTCTLR_DAIF (0x00000008UL) +#define ETH_MAC_FLTCTLR_PMF_POS (4U) +#define ETH_MAC_FLTCTLR_PMF (0x00000010UL) +#define ETH_MAC_FLTCTLR_DBF_POS (5U) +#define ETH_MAC_FLTCTLR_DBF (0x00000020UL) +#define ETH_MAC_FLTCTLR_PCF_POS (6U) +#define ETH_MAC_FLTCTLR_PCF (0x000000C0UL) +#define ETH_MAC_FLTCTLR_PCF_0 (0x00000040UL) +#define ETH_MAC_FLTCTLR_PCF_1 (0x00000080UL) +#define ETH_MAC_FLTCTLR_SAIF_POS (8U) +#define ETH_MAC_FLTCTLR_SAIF (0x00000100UL) +#define ETH_MAC_FLTCTLR_SAF_POS (9U) +#define ETH_MAC_FLTCTLR_SAF (0x00000200UL) +#define ETH_MAC_FLTCTLR_HPF_POS (10U) +#define ETH_MAC_FLTCTLR_HPF (0x00000400UL) +#define ETH_MAC_FLTCTLR_VTFE_POS (16U) +#define ETH_MAC_FLTCTLR_VTFE (0x00010000UL) +#define ETH_MAC_FLTCTLR_IPFE_POS (20U) +#define ETH_MAC_FLTCTLR_IPFE (0x00100000UL) +#define ETH_MAC_FLTCTLR_DNTU_POS (21U) +#define ETH_MAC_FLTCTLR_DNTU (0x00200000UL) +#define ETH_MAC_FLTCTLR_RA_POS (31U) +#define ETH_MAC_FLTCTLR_RA (0x80000000UL) + +/* Bit definition for ETH_MAC_HASHTHR register */ +#define ETH_MAC_HASHTHR_HTH (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_HASHTLR register */ +#define ETH_MAC_HASHTLR_HTL (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_SMIADDR register */ +#define ETH_MAC_SMIADDR_SMIB_POS (0U) +#define ETH_MAC_SMIADDR_SMIB (0x00000001UL) +#define ETH_MAC_SMIADDR_SMIW_POS (1U) +#define ETH_MAC_SMIADDR_SMIW (0x00000002UL) +#define ETH_MAC_SMIADDR_SMIC_POS (2U) +#define ETH_MAC_SMIADDR_SMIC (0x0000003CUL) +#define ETH_MAC_SMIADDR_SMIC_0 (0x00000004UL) +#define ETH_MAC_SMIADDR_SMIC_1 (0x00000008UL) +#define ETH_MAC_SMIADDR_SMIC_2 (0x00000010UL) +#define ETH_MAC_SMIADDR_SMIC_3 (0x00000020UL) +#define ETH_MAC_SMIADDR_SMIR_POS (6U) +#define ETH_MAC_SMIADDR_SMIR (0x000007C0UL) +#define ETH_MAC_SMIADDR_SMIR_0 (0x00000040UL) +#define ETH_MAC_SMIADDR_SMIR_1 (0x00000080UL) +#define ETH_MAC_SMIADDR_SMIR_2 (0x00000100UL) +#define ETH_MAC_SMIADDR_SMIR_3 (0x00000200UL) +#define ETH_MAC_SMIADDR_SMIR_4 (0x00000400UL) +#define ETH_MAC_SMIADDR_SMIA_POS (11U) +#define ETH_MAC_SMIADDR_SMIA (0x0000F800UL) +#define ETH_MAC_SMIADDR_SMIA_0 (0x00000800UL) +#define ETH_MAC_SMIADDR_SMIA_1 (0x00001000UL) +#define ETH_MAC_SMIADDR_SMIA_2 (0x00002000UL) +#define ETH_MAC_SMIADDR_SMIA_3 (0x00004000UL) +#define ETH_MAC_SMIADDR_SMIA_4 (0x00008000UL) + +/* Bit definition for ETH_MAC_SMIDATR register */ +#define ETH_MAC_SMIDATR_SMID (0x0000FFFFUL) + +/* Bit definition for ETH_MAC_FLOCTLR register */ +#define ETH_MAC_FLOCTLR_FCA_BPA_POS (0U) +#define ETH_MAC_FLOCTLR_FCA_BPA (0x00000001UL) +#define ETH_MAC_FLOCTLR_TFE_POS (1U) +#define ETH_MAC_FLOCTLR_TFE (0x00000002UL) +#define ETH_MAC_FLOCTLR_RFE_POS (2U) +#define ETH_MAC_FLOCTLR_RFE (0x00000004UL) +#define ETH_MAC_FLOCTLR_UNP_POS (3U) +#define ETH_MAC_FLOCTLR_UNP (0x00000008UL) +#define ETH_MAC_FLOCTLR_PLT_POS (4U) +#define ETH_MAC_FLOCTLR_PLT (0x00000030UL) +#define ETH_MAC_FLOCTLR_PLT_0 (0x00000010UL) +#define ETH_MAC_FLOCTLR_PLT_1 (0x00000020UL) +#define ETH_MAC_FLOCTLR_DZPQ_POS (7U) +#define ETH_MAC_FLOCTLR_DZPQ (0x00000080UL) +#define ETH_MAC_FLOCTLR_PAUSET_POS (16U) +#define ETH_MAC_FLOCTLR_PAUSET (0xFFFF0000UL) + +/* Bit definition for ETH_MAC_VTAFLTR register */ +#define ETH_MAC_VTAFLTR_VLFLT_POS (0U) +#define ETH_MAC_VTAFLTR_VLFLT (0x0000FFFFUL) +#define ETH_MAC_VTAFLTR_VTAL_POS (16U) +#define ETH_MAC_VTAFLTR_VTAL (0x00010000UL) +#define ETH_MAC_VTAFLTR_VTIM_POS (17U) +#define ETH_MAC_VTAFLTR_VTIM (0x00020000UL) +#define ETH_MAC_VTAFLTR_VTHM_POS (19U) +#define ETH_MAC_VTAFLTR_VTHM (0x00080000UL) + +/* Bit definition for ETH_MAC_MACSTSR register */ +#define ETH_MAC_MACSTSR_MREA_POS (0U) +#define ETH_MAC_MACSTSR_MREA (0x00000001UL) +#define ETH_MAC_MACSTSR_MRS_POS (1U) +#define ETH_MAC_MACSTSR_MRS (0x00000006UL) +#define ETH_MAC_MACSTSR_MRS_0 (0x00000002UL) +#define ETH_MAC_MACSTSR_MRS_1 (0x00000004UL) +#define ETH_MAC_MACSTSR_RFWA_POS (4U) +#define ETH_MAC_MACSTSR_RFWA (0x00000010UL) +#define ETH_MAC_MACSTSR_RFRS_POS (5U) +#define ETH_MAC_MACSTSR_RFRS (0x00000060UL) +#define ETH_MAC_MACSTSR_RFRS_0 (0x00000020UL) +#define ETH_MAC_MACSTSR_RFRS_1 (0x00000040UL) +#define ETH_MAC_MACSTSR_RFFL_POS (8U) +#define ETH_MAC_MACSTSR_RFFL (0x00000300UL) +#define ETH_MAC_MACSTSR_RFFL_0 (0x00000100UL) +#define ETH_MAC_MACSTSR_RFFL_1 (0x00000200UL) +#define ETH_MAC_MACSTSR_MTEA_POS (16U) +#define ETH_MAC_MACSTSR_MTEA (0x00010000UL) +#define ETH_MAC_MACSTSR_MTS_POS (17U) +#define ETH_MAC_MACSTSR_MTS (0x00060000UL) +#define ETH_MAC_MACSTSR_MTS_0 (0x00020000UL) +#define ETH_MAC_MACSTSR_MTS_1 (0x00040000UL) +#define ETH_MAC_MACSTSR_MTP_POS (19U) +#define ETH_MAC_MACSTSR_MTP (0x00080000UL) +#define ETH_MAC_MACSTSR_TFRS_POS (20U) +#define ETH_MAC_MACSTSR_TFRS (0x00300000UL) +#define ETH_MAC_MACSTSR_TFRS_0 (0x00100000UL) +#define ETH_MAC_MACSTSR_TFRS_1 (0x00200000UL) +#define ETH_MAC_MACSTSR_TFWA_POS (22U) +#define ETH_MAC_MACSTSR_TFWA (0x00400000UL) +#define ETH_MAC_MACSTSR_TFNE_POS (24U) +#define ETH_MAC_MACSTSR_TFNE (0x01000000UL) +#define ETH_MAC_MACSTSR_TFF_POS (25U) +#define ETH_MAC_MACSTSR_TFF (0x02000000UL) + +/* Bit definition for ETH_MAC_RTWKFFR register */ +#define ETH_MAC_RTWKFFR_WKUPFRMFT (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_PMTCTLR register */ +#define ETH_MAC_PMTCTLR_PWDN_POS (0U) +#define ETH_MAC_PMTCTLR_PWDN (0x00000001UL) +#define ETH_MAC_PMTCTLR_MPEN_POS (1U) +#define ETH_MAC_PMTCTLR_MPEN (0x00000002UL) +#define ETH_MAC_PMTCTLR_WKEN_POS (2U) +#define ETH_MAC_PMTCTLR_WKEN (0x00000004UL) +#define ETH_MAC_PMTCTLR_MPFR_POS (5U) +#define ETH_MAC_PMTCTLR_MPFR (0x00000020UL) +#define ETH_MAC_PMTCTLR_WKFR_POS (6U) +#define ETH_MAC_PMTCTLR_WKFR (0x00000040UL) +#define ETH_MAC_PMTCTLR_GLUB_POS (9U) +#define ETH_MAC_PMTCTLR_GLUB (0x00000200UL) +#define ETH_MAC_PMTCTLR_RTWKTR_POS (10U) +#define ETH_MAC_PMTCTLR_RTWKTR (0x00000400UL) +#define ETH_MAC_PMTCTLR_RTWKPT_POS (24U) +#define ETH_MAC_PMTCTLR_RTWKPT (0x07000000UL) +#define ETH_MAC_PMTCTLR_RTWKPT_0 (0x01000000UL) +#define ETH_MAC_PMTCTLR_RTWKPT_1 (0x02000000UL) +#define ETH_MAC_PMTCTLR_RTWKPT_2 (0x04000000UL) +#define ETH_MAC_PMTCTLR_RTWKFR_POS (31U) +#define ETH_MAC_PMTCTLR_RTWKFR (0x80000000UL) + +/* Bit definition for ETH_MAC_INTSTSR register */ +#define ETH_MAC_INTSTSR_PMTIS_POS (3U) +#define ETH_MAC_INTSTSR_PMTIS (0x00000008UL) +#define ETH_MAC_INTSTSR_MMCIS_POS (4U) +#define ETH_MAC_INTSTSR_MMCIS (0x00000010UL) +#define ETH_MAC_INTSTSR_MMCRXIS_POS (5U) +#define ETH_MAC_INTSTSR_MMCRXIS (0x00000020UL) +#define ETH_MAC_INTSTSR_MMCTXIS_POS (6U) +#define ETH_MAC_INTSTSR_MMCTXIS (0x00000040UL) +#define ETH_MAC_INTSTSR_TSPIS_POS (9U) +#define ETH_MAC_INTSTSR_TSPIS (0x00000200UL) + +/* Bit definition for ETH_MAC_INTMSKR register */ +#define ETH_MAC_INTMSKR_PMTIM_POS (3U) +#define ETH_MAC_INTMSKR_PMTIM (0x00000008UL) +#define ETH_MAC_INTMSKR_TSPIM_POS (9U) +#define ETH_MAC_INTMSKR_TSPIM (0x00000200UL) + +/* Bit definition for ETH_MAC_MACADHR0 register */ +#define ETH_MAC_MACADHR0_ADDRH0_POS (0U) +#define ETH_MAC_MACADHR0_ADDRH0 (0x0000FFFFUL) +#define ETH_MAC_MACADHR0_AE0_POS (31U) +#define ETH_MAC_MACADHR0_AE0 (0x80000000UL) + +/* Bit definition for ETH_MAC_MACADLR0 register */ +#define ETH_MAC_MACADLR0_ADDRL0 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_MACADHR1 register */ +#define ETH_MAC_MACADHR1_ADDRH1_POS (0U) +#define ETH_MAC_MACADHR1_ADDRH1 (0x0000FFFFUL) +#define ETH_MAC_MACADHR1_MBC1_POS (24U) +#define ETH_MAC_MACADHR1_MBC1 (0x3F000000UL) +#define ETH_MAC_MACADHR1_MBC1_0 (0x01000000UL) +#define ETH_MAC_MACADHR1_MBC1_1 (0x02000000UL) +#define ETH_MAC_MACADHR1_MBC1_2 (0x04000000UL) +#define ETH_MAC_MACADHR1_MBC1_3 (0x08000000UL) +#define ETH_MAC_MACADHR1_MBC1_4 (0x10000000UL) +#define ETH_MAC_MACADHR1_MBC1_5 (0x20000000UL) +#define ETH_MAC_MACADHR1_SA1_POS (30U) +#define ETH_MAC_MACADHR1_SA1 (0x40000000UL) +#define ETH_MAC_MACADHR1_AE1_POS (31U) +#define ETH_MAC_MACADHR1_AE1 (0x80000000UL) + +/* Bit definition for ETH_MAC_MACADLR1 register */ +#define ETH_MAC_MACADLR1_ADDRL1 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_MACADHR2 register */ +#define ETH_MAC_MACADHR2_ADDRH2_POS (0U) +#define ETH_MAC_MACADHR2_ADDRH2 (0x0000FFFFUL) +#define ETH_MAC_MACADHR2_MBC2_POS (24U) +#define ETH_MAC_MACADHR2_MBC2 (0x3F000000UL) +#define ETH_MAC_MACADHR2_MBC2_0 (0x01000000UL) +#define ETH_MAC_MACADHR2_MBC2_1 (0x02000000UL) +#define ETH_MAC_MACADHR2_MBC2_2 (0x04000000UL) +#define ETH_MAC_MACADHR2_MBC2_3 (0x08000000UL) +#define ETH_MAC_MACADHR2_MBC2_4 (0x10000000UL) +#define ETH_MAC_MACADHR2_MBC2_5 (0x20000000UL) +#define ETH_MAC_MACADHR2_SA2_POS (30U) +#define ETH_MAC_MACADHR2_SA2 (0x40000000UL) +#define ETH_MAC_MACADHR2_AE2_POS (31U) +#define ETH_MAC_MACADHR2_AE2 (0x80000000UL) + +/* Bit definition for ETH_MAC_MACADLR2 register */ +#define ETH_MAC_MACADLR2_ADDRL2 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_MACADHR3 register */ +#define ETH_MAC_MACADHR3_ADDRH3_POS (0U) +#define ETH_MAC_MACADHR3_ADDRH3 (0x0000FFFFUL) +#define ETH_MAC_MACADHR3_MBC3_POS (24U) +#define ETH_MAC_MACADHR3_MBC3 (0x3F000000UL) +#define ETH_MAC_MACADHR3_MBC3_0 (0x01000000UL) +#define ETH_MAC_MACADHR3_MBC3_1 (0x02000000UL) +#define ETH_MAC_MACADHR3_MBC3_2 (0x04000000UL) +#define ETH_MAC_MACADHR3_MBC3_3 (0x08000000UL) +#define ETH_MAC_MACADHR3_MBC3_4 (0x10000000UL) +#define ETH_MAC_MACADHR3_MBC3_5 (0x20000000UL) +#define ETH_MAC_MACADHR3_SA3_POS (30U) +#define ETH_MAC_MACADHR3_SA3 (0x40000000UL) +#define ETH_MAC_MACADHR3_AE3_POS (31U) +#define ETH_MAC_MACADHR3_AE3 (0x80000000UL) + +/* Bit definition for ETH_MAC_MACADLR3 register */ +#define ETH_MAC_MACADLR3_ADDRL3 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_MACADHR4 register */ +#define ETH_MAC_MACADHR4_ADDRH4_POS (0U) +#define ETH_MAC_MACADHR4_ADDRH4 (0x0000FFFFUL) +#define ETH_MAC_MACADHR4_MBC4_POS (24U) +#define ETH_MAC_MACADHR4_MBC4 (0x3F000000UL) +#define ETH_MAC_MACADHR4_MBC4_0 (0x01000000UL) +#define ETH_MAC_MACADHR4_MBC4_1 (0x02000000UL) +#define ETH_MAC_MACADHR4_MBC4_2 (0x04000000UL) +#define ETH_MAC_MACADHR4_MBC4_3 (0x08000000UL) +#define ETH_MAC_MACADHR4_MBC4_4 (0x10000000UL) +#define ETH_MAC_MACADHR4_MBC4_5 (0x20000000UL) +#define ETH_MAC_MACADHR4_SA4_POS (30U) +#define ETH_MAC_MACADHR4_SA4 (0x40000000UL) +#define ETH_MAC_MACADHR4_AE4_POS (31U) +#define ETH_MAC_MACADHR4_AE4 (0x80000000UL) + +/* Bit definition for ETH_MAC_MACADLR4 register */ +#define ETH_MAC_MACADLR4_ADDRL4 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MMC_MMCCTLR register */ +#define ETH_MMC_MMCCTLR_CRST_POS (0U) +#define ETH_MMC_MMCCTLR_CRST (0x00000001UL) +#define ETH_MMC_MMCCTLR_COS_POS (1U) +#define ETH_MMC_MMCCTLR_COS (0x00000002UL) +#define ETH_MMC_MMCCTLR_ROR_POS (2U) +#define ETH_MMC_MMCCTLR_ROR (0x00000004UL) +#define ETH_MMC_MMCCTLR_MCF_POS (3U) +#define ETH_MMC_MMCCTLR_MCF (0x00000008UL) +#define ETH_MMC_MMCCTLR_MCPSET_POS (4U) +#define ETH_MMC_MMCCTLR_MCPSET (0x00000010UL) +#define ETH_MMC_MMCCTLR_MCPSEL_POS (5U) +#define ETH_MMC_MMCCTLR_MCPSEL (0x00000020UL) + +/* Bit definition for ETH_MMC_REVSTSR register */ +#define ETH_MMC_REVSTSR_RXBGIS_POS (3U) +#define ETH_MMC_REVSTSR_RXBGIS (0x00000008UL) +#define ETH_MMC_REVSTSR_RXMGIS_POS (4U) +#define ETH_MMC_REVSTSR_RXMGIS (0x00000010UL) +#define ETH_MMC_REVSTSR_RXCEIS_POS (5U) +#define ETH_MMC_REVSTSR_RXCEIS (0x00000020UL) +#define ETH_MMC_REVSTSR_RXAEIS_POS (6U) +#define ETH_MMC_REVSTSR_RXAEIS (0x00000040UL) +#define ETH_MMC_REVSTSR_RXREIS_POS (7U) +#define ETH_MMC_REVSTSR_RXREIS (0x00000080UL) +#define ETH_MMC_REVSTSR_RXUGIS_POS (17U) +#define ETH_MMC_REVSTSR_RXUGIS (0x00020000UL) +#define ETH_MMC_REVSTSR_RXLEIS_POS (18U) +#define ETH_MMC_REVSTSR_RXLEIS (0x00040000UL) +#define ETH_MMC_REVSTSR_RXOEIS_POS (19U) +#define ETH_MMC_REVSTSR_RXOEIS (0x00080000UL) + +/* Bit definition for ETH_MMC_TRSSTSR register */ +#define ETH_MMC_TRSSTSR_TXBGIS_POS (2U) +#define ETH_MMC_TRSSTSR_TXBGIS (0x00000004UL) +#define ETH_MMC_TRSSTSR_TXMGIS_POS (3U) +#define ETH_MMC_TRSSTSR_TXMGIS (0x00000008UL) +#define ETH_MMC_TRSSTSR_TXDEEIS_POS (16U) +#define ETH_MMC_TRSSTSR_TXDEEIS (0x00010000UL) +#define ETH_MMC_TRSSTSR_TXLCEIS_POS (17U) +#define ETH_MMC_TRSSTSR_TXLCEIS (0x00020000UL) +#define ETH_MMC_TRSSTSR_TXECEIS_POS (18U) +#define ETH_MMC_TRSSTSR_TXECEIS (0x00040000UL) +#define ETH_MMC_TRSSTSR_TXCAEIS_POS (19U) +#define ETH_MMC_TRSSTSR_TXCAEIS (0x00080000UL) +#define ETH_MMC_TRSSTSR_TXUGIS_POS (21U) +#define ETH_MMC_TRSSTSR_TXUGIS (0x00200000UL) +#define ETH_MMC_TRSSTSR_TXEDEIS_POS (22U) +#define ETH_MMC_TRSSTSR_TXEDEIS (0x00400000UL) + +/* Bit definition for ETH_MMC_RITCTLR register */ +#define ETH_MMC_RITCTLR_RXBGIM_POS (3U) +#define ETH_MMC_RITCTLR_RXBGIM (0x00000008UL) +#define ETH_MMC_RITCTLR_RXMGIM_POS (4U) +#define ETH_MMC_RITCTLR_RXMGIM (0x00000010UL) +#define ETH_MMC_RITCTLR_RXCEIM_POS (5U) +#define ETH_MMC_RITCTLR_RXCEIM (0x00000020UL) +#define ETH_MMC_RITCTLR_RXAEIM_POS (6U) +#define ETH_MMC_RITCTLR_RXAEIM (0x00000040UL) +#define ETH_MMC_RITCTLR_RXREIM_POS (7U) +#define ETH_MMC_RITCTLR_RXREIM (0x00000080UL) +#define ETH_MMC_RITCTLR_RXUGIM_POS (17U) +#define ETH_MMC_RITCTLR_RXUGIM (0x00020000UL) +#define ETH_MMC_RITCTLR_RXLEIM_POS (18U) +#define ETH_MMC_RITCTLR_RXLEIM (0x00040000UL) +#define ETH_MMC_RITCTLR_RXOEIM_POS (19U) +#define ETH_MMC_RITCTLR_RXOEIM (0x00080000UL) + +/* Bit definition for ETH_MMC_TITCTLR register */ +#define ETH_MMC_TITCTLR_TXBGIM_POS (2U) +#define ETH_MMC_TITCTLR_TXBGIM (0x00000004UL) +#define ETH_MMC_TITCTLR_TXMGIM_POS (3U) +#define ETH_MMC_TITCTLR_TXMGIM (0x00000008UL) +#define ETH_MMC_TITCTLR_TXDEEIM_POS (16U) +#define ETH_MMC_TITCTLR_TXDEEIM (0x00010000UL) +#define ETH_MMC_TITCTLR_TXLCEIM_POS (17U) +#define ETH_MMC_TITCTLR_TXLCEIM (0x00020000UL) +#define ETH_MMC_TITCTLR_TXECEIM_POS (18U) +#define ETH_MMC_TITCTLR_TXECEIM (0x00040000UL) +#define ETH_MMC_TITCTLR_TXCAEIM_POS (19U) +#define ETH_MMC_TITCTLR_TXCAEIM (0x00080000UL) +#define ETH_MMC_TITCTLR_TXUGIM_POS (21U) +#define ETH_MMC_TITCTLR_TXUGIM (0x00200000UL) +#define ETH_MMC_TITCTLR_TXEDEIM_POS (22U) +#define ETH_MMC_TITCTLR_TXEDEIM (0x00400000UL) + +/* Bit definition for ETH_MMC_TXBRGFR register */ +#define ETH_MMC_TXBRGFR_TXBRGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXMUGFR register */ +#define ETH_MMC_TXMUGFR_TXMUGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXDEEFR register */ +#define ETH_MMC_TXDEEFR_TXDEECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXLCEFR register */ +#define ETH_MMC_TXLCEFR_TXLCECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXECEFR register */ +#define ETH_MMC_TXECEFR_TXECECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXCAEFR register */ +#define ETH_MMC_TXCAEFR_TXCAECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXUNGFR register */ +#define ETH_MMC_TXUNGFR_TXUNGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_TXEDEFR register */ +#define ETH_MMC_TXEDEFR_TXEDECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXBRGFR register */ +#define ETH_MMC_RXBRGFR_RXBRGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXMUGFR register */ +#define ETH_MMC_RXMUGFR_RXMUGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXCREFR register */ +#define ETH_MMC_RXCREFR_RXCRECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXALEFR register */ +#define ETH_MMC_RXALEFR_RXALECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXRUEFR register */ +#define ETH_MMC_RXRUEFR_RXRUECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXUNGFR register */ +#define ETH_MMC_RXUNGFR_RXUNGCNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXLEEFR register */ +#define ETH_MMC_RXLEEFR_RXLEECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MMC_RXOREFR register */ +#define ETH_MMC_RXOREFR_RXORECNT (0x0000FFFFUL) + +/* Bit definition for ETH_MAC_L34CTLR register */ +#define ETH_MAC_L34CTLR_L3PEN_POS (0U) +#define ETH_MAC_L34CTLR_L3PEN (0x00000001UL) +#define ETH_MAC_L34CTLR_L3SAM_POS (2U) +#define ETH_MAC_L34CTLR_L3SAM (0x00000004UL) +#define ETH_MAC_L34CTLR_L3SAIM_POS (3U) +#define ETH_MAC_L34CTLR_L3SAIM (0x00000008UL) +#define ETH_MAC_L34CTLR_L3DAM_POS (4U) +#define ETH_MAC_L34CTLR_L3DAM (0x00000010UL) +#define ETH_MAC_L34CTLR_L3DAIM_POS (5U) +#define ETH_MAC_L34CTLR_L3DAIM (0x00000020UL) +#define ETH_MAC_L34CTLR_L3HSBM_POS (6U) +#define ETH_MAC_L34CTLR_L3HSBM (0x000007C0UL) +#define ETH_MAC_L34CTLR_L3HSBM_0 (0x00000040UL) +#define ETH_MAC_L34CTLR_L3HSBM_1 (0x00000080UL) +#define ETH_MAC_L34CTLR_L3HSBM_2 (0x00000100UL) +#define ETH_MAC_L34CTLR_L3HSBM_3 (0x00000200UL) +#define ETH_MAC_L34CTLR_L3HSBM_4 (0x00000400UL) +#define ETH_MAC_L34CTLR_L3HDBM_POS (11U) +#define ETH_MAC_L34CTLR_L3HDBM (0x0000F800UL) +#define ETH_MAC_L34CTLR_L3HDBM_0 (0x00000800UL) +#define ETH_MAC_L34CTLR_L3HDBM_1 (0x00001000UL) +#define ETH_MAC_L34CTLR_L3HDBM_2 (0x00002000UL) +#define ETH_MAC_L34CTLR_L3HDBM_3 (0x00004000UL) +#define ETH_MAC_L34CTLR_L3HDBM_4 (0x00008000UL) +#define ETH_MAC_L34CTLR_L4PEN_POS (16U) +#define ETH_MAC_L34CTLR_L4PEN (0x00010000UL) +#define ETH_MAC_L34CTLR_L4SPM_POS (18U) +#define ETH_MAC_L34CTLR_L4SPM (0x00040000UL) +#define ETH_MAC_L34CTLR_L4SPIM_POS (19U) +#define ETH_MAC_L34CTLR_L4SPIM (0x00080000UL) +#define ETH_MAC_L34CTLR_L4DPM_POS (20U) +#define ETH_MAC_L34CTLR_L4DPM (0x00100000UL) +#define ETH_MAC_L34CTLR_L4DPIM_POS (21U) +#define ETH_MAC_L34CTLR_L4DPIM (0x00200000UL) + +/* Bit definition for ETH_MAC_L4PORTR register */ +#define ETH_MAC_L4PORTR_L4SPVAL_POS (0U) +#define ETH_MAC_L4PORTR_L4SPVAL (0x0000FFFFUL) +#define ETH_MAC_L4PORTR_L4DPVAL_POS (16U) +#define ETH_MAC_L4PORTR_L4DPVAL (0xFFFF0000UL) + +/* Bit definition for ETH_MAC_L3ADDRR0 register */ +#define ETH_MAC_L3ADDRR0_L3ADDR0 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_L3ADDRR1 register */ +#define ETH_MAC_L3ADDRR1_L3ADDR2 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_L3ADDRR2 register */ +#define ETH_MAC_L3ADDRR2_L3ADDR2 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_L3ADDRR3 register */ +#define ETH_MAC_L3ADDRR3_L3ADDR3 (0xFFFFFFFFUL) + +/* Bit definition for ETH_MAC_VTACTLR register */ +#define ETH_MAC_VTACTLR_VLANV_POS (0U) +#define ETH_MAC_VTACTLR_VLANV (0x0000FFFFUL) +#define ETH_MAC_VTACTLR_VLANC_POS (16U) +#define ETH_MAC_VTACTLR_VLANC (0x00030000UL) +#define ETH_MAC_VTACTLR_VLANC_0 (0x00010000UL) +#define ETH_MAC_VTACTLR_VLANC_1 (0x00020000UL) +#define ETH_MAC_VTACTLR_VLANS_POS (18U) +#define ETH_MAC_VTACTLR_VLANS (0x00040000UL) + +/* Bit definition for ETH_MAC_VLAHTBR register */ +#define ETH_MAC_VLAHTBR_VLHT (0x0000FFFFUL) + +/* Bit definition for ETH_PTP_TSPCTLR register */ +#define ETH_PTP_TSPCTLR_TSPEN_POS (0U) +#define ETH_PTP_TSPCTLR_TSPEN (0x00000001UL) +#define ETH_PTP_TSPCTLR_TSPUPSEL_POS (1U) +#define ETH_PTP_TSPCTLR_TSPUPSEL (0x00000002UL) +#define ETH_PTP_TSPCTLR_TSPINI_POS (2U) +#define ETH_PTP_TSPCTLR_TSPINI (0x00000004UL) +#define ETH_PTP_TSPCTLR_TSPUP_POS (3U) +#define ETH_PTP_TSPCTLR_TSPUP (0x00000008UL) +#define ETH_PTP_TSPCTLR_TSPINT_POS (4U) +#define ETH_PTP_TSPCTLR_TSPINT (0x00000010UL) +#define ETH_PTP_TSPCTLR_TSPADUP_POS (5U) +#define ETH_PTP_TSPCTLR_TSPADUP (0x00000020UL) +#define ETH_PTP_TSPCTLR_TSPEALL_POS (8U) +#define ETH_PTP_TSPCTLR_TSPEALL (0x00000100UL) +#define ETH_PTP_TSPCTLR_TSPSSR_POS (9U) +#define ETH_PTP_TSPCTLR_TSPSSR (0x00000200UL) +#define ETH_PTP_TSPCTLR_TSPVER_POS (10U) +#define ETH_PTP_TSPCTLR_TSPVER (0x00000400UL) +#define ETH_PTP_TSPCTLR_TSPOVETH_POS (11U) +#define ETH_PTP_TSPCTLR_TSPOVETH (0x00000800UL) +#define ETH_PTP_TSPCTLR_TSPOVIPV6_POS (12U) +#define ETH_PTP_TSPCTLR_TSPOVIPV6 (0x00001000UL) +#define ETH_PTP_TSPCTLR_TSPOVIPV4_POS (13U) +#define ETH_PTP_TSPCTLR_TSPOVIPV4 (0x00002000UL) +#define ETH_PTP_TSPCTLR_TSPMTSEL_POS (14U) +#define ETH_PTP_TSPCTLR_TSPMTSEL (0x0003C000UL) +#define ETH_PTP_TSPCTLR_TSPMTSEL_0 (0x00004000UL) +#define ETH_PTP_TSPCTLR_TSPMTSEL_1 (0x00008000UL) +#define ETH_PTP_TSPCTLR_TSPMTSEL_2 (0x00010000UL) +#define ETH_PTP_TSPCTLR_TSPMTSEL_3 (0x00020000UL) +#define ETH_PTP_TSPCTLR_TSPADF_POS (18U) +#define ETH_PTP_TSPCTLR_TSPADF (0x00040000UL) + +/* Bit definition for ETH_PTP_TSPNSAR register */ +#define ETH_PTP_TSPNSAR_TSPNSEADD (0x000000FFUL) + +/* Bit definition for ETH_PTP_TMSSECR register */ +#define ETH_PTP_TMSSECR_TSPSYSSEC (0xFFFFFFFFUL) + +/* Bit definition for ETH_PTP_TMSNSER register */ +#define ETH_PTP_TMSNSER_TSPSYSNSEC (0x7FFFFFFFUL) + +/* Bit definition for ETH_PTP_TMUSECR register */ +#define ETH_PTP_TMUSECR_TSPUPSEC (0xFFFFFFFFUL) + +/* Bit definition for ETH_PTP_TMUNSER register */ +#define ETH_PTP_TMUNSER_TSPUPNSEC_POS (0U) +#define ETH_PTP_TMUNSER_TSPUPNSEC (0x7FFFFFFFUL) +#define ETH_PTP_TMUNSER_TSPUPNS_POS (31U) +#define ETH_PTP_TMUNSER_TSPUPNS (0x80000000UL) + +/* Bit definition for ETH_PTP_TSPADDR register */ +#define ETH_PTP_TSPADDR_TSPADD (0xFFFFFFFFUL) + +/* Bit definition for ETH_PTP_TMTSECR0 register */ +#define ETH_PTP_TMTSECR0_TSPTAGSEC0 (0xFFFFFFFFUL) + +/* Bit definition for ETH_PTP_TMTNSER0 register */ +#define ETH_PTP_TMTNSER0_TSPTAGNSEC0 (0x7FFFFFFFUL) + +/* Bit definition for ETH_PTP_TSPSTSR register */ +#define ETH_PTP_TSPSTSR_TSOVF_POS (0U) +#define ETH_PTP_TSPSTSR_TSOVF (0x00000001UL) +#define ETH_PTP_TSPSTSR_TSTAR0_POS (1U) +#define ETH_PTP_TSPSTSR_TSTAR0 (0x00000002UL) +#define ETH_PTP_TSPSTSR_TSERR0_POS (3U) +#define ETH_PTP_TSPSTSR_TSERR0 (0x00000008UL) +#define ETH_PTP_TSPSTSR_TSTAR1_POS (4U) +#define ETH_PTP_TSPSTSR_TSTAR1 (0x00000010UL) +#define ETH_PTP_TSPSTSR_TSERR1_POS (5U) +#define ETH_PTP_TSPSTSR_TSERR1 (0x00000020UL) + +/* Bit definition for ETH_PTP_PPSCTLR register */ +#define ETH_PTP_PPSCTLR_PPSFRE0_POS (0U) +#define ETH_PTP_PPSCTLR_PPSFRE0 (0x0000000FUL) +#define ETH_PTP_PPSCTLR_PPSFRE0_0 (0x00000001UL) +#define ETH_PTP_PPSCTLR_PPSFRE0_1 (0x00000002UL) +#define ETH_PTP_PPSCTLR_PPSFRE0_2 (0x00000004UL) +#define ETH_PTP_PPSCTLR_PPSFRE0_3 (0x00000008UL) +#define ETH_PTP_PPSCTLR_PPSOMD_POS (4U) +#define ETH_PTP_PPSCTLR_PPSOMD (0x00000010UL) +#define ETH_PTP_PPSCTLR_TT0SEL_POS (5U) +#define ETH_PTP_PPSCTLR_TT0SEL (0x00000060UL) +#define ETH_PTP_PPSCTLR_TT0SEL_0 (0x00000020UL) +#define ETH_PTP_PPSCTLR_TT0SEL_1 (0x00000040UL) +#define ETH_PTP_PPSCTLR_PPSFRE1_POS (8U) +#define ETH_PTP_PPSCTLR_PPSFRE1 (0x00000700UL) +#define ETH_PTP_PPSCTLR_PPSFRE1_0 (0x00000100UL) +#define ETH_PTP_PPSCTLR_PPSFRE1_1 (0x00000200UL) +#define ETH_PTP_PPSCTLR_PPSFRE1_2 (0x00000400UL) +#define ETH_PTP_PPSCTLR_TT1SEL_POS (13U) +#define ETH_PTP_PPSCTLR_TT1SEL (0x00006000UL) +#define ETH_PTP_PPSCTLR_TT1SEL_0 (0x00002000UL) +#define ETH_PTP_PPSCTLR_TT1SEL_1 (0x00004000UL) + +/* Bit definition for ETH_PTP_TMTSECR1 register */ +#define ETH_PTP_TMTSECR1_TSPTAGSEC1 (0xFFFFFFFFUL) + +/* Bit definition for ETH_PTP_TMTNSER1 register */ +#define ETH_PTP_TMTNSER1_TSPTAGNSEC1 (0x7FFFFFFFUL) + +/* Bit definition for ETH_DMA_BUSMODR register */ +#define ETH_DMA_BUSMODR_SWR_POS (0U) +#define ETH_DMA_BUSMODR_SWR (0x00000001UL) +#define ETH_DMA_BUSMODR_DMAA_POS (1U) +#define ETH_DMA_BUSMODR_DMAA (0x00000002UL) +#define ETH_DMA_BUSMODR_DSL_POS (2U) +#define ETH_DMA_BUSMODR_DSL (0x0000007CUL) +#define ETH_DMA_BUSMODR_DSL_0 (0x00000004UL) +#define ETH_DMA_BUSMODR_DSL_1 (0x00000008UL) +#define ETH_DMA_BUSMODR_DSL_2 (0x00000010UL) +#define ETH_DMA_BUSMODR_DSL_3 (0x00000020UL) +#define ETH_DMA_BUSMODR_DSL_4 (0x00000040UL) +#define ETH_DMA_BUSMODR_DSEN_POS (7U) +#define ETH_DMA_BUSMODR_DSEN (0x00000080UL) +#define ETH_DMA_BUSMODR_TPBL_POS (8U) +#define ETH_DMA_BUSMODR_TPBL (0x00003F00UL) +#define ETH_DMA_BUSMODR_TPBL_0 (0x00000100UL) +#define ETH_DMA_BUSMODR_TPBL_1 (0x00000200UL) +#define ETH_DMA_BUSMODR_TPBL_2 (0x00000400UL) +#define ETH_DMA_BUSMODR_TPBL_3 (0x00000800UL) +#define ETH_DMA_BUSMODR_TPBL_4 (0x00001000UL) +#define ETH_DMA_BUSMODR_TPBL_5 (0x00002000UL) +#define ETH_DMA_BUSMODR_PRAT_POS (14U) +#define ETH_DMA_BUSMODR_PRAT (0x0000C000UL) +#define ETH_DMA_BUSMODR_PRAT_0 (0x00004000UL) +#define ETH_DMA_BUSMODR_PRAT_1 (0x00008000UL) +#define ETH_DMA_BUSMODR_FBST_POS (16U) +#define ETH_DMA_BUSMODR_FBST (0x00010000UL) +#define ETH_DMA_BUSMODR_RPBL_POS (17U) +#define ETH_DMA_BUSMODR_RPBL (0x007E0000UL) +#define ETH_DMA_BUSMODR_RPBL_0 (0x00020000UL) +#define ETH_DMA_BUSMODR_RPBL_1 (0x00040000UL) +#define ETH_DMA_BUSMODR_RPBL_2 (0x00080000UL) +#define ETH_DMA_BUSMODR_RPBL_3 (0x00100000UL) +#define ETH_DMA_BUSMODR_RPBL_4 (0x00200000UL) +#define ETH_DMA_BUSMODR_RPBL_5 (0x00400000UL) +#define ETH_DMA_BUSMODR_SPBL_POS (23U) +#define ETH_DMA_BUSMODR_SPBL (0x00800000UL) +#define ETH_DMA_BUSMODR_M8PBL_POS (24U) +#define ETH_DMA_BUSMODR_M8PBL (0x01000000UL) +#define ETH_DMA_BUSMODR_AAL_POS (25U) +#define ETH_DMA_BUSMODR_AAL (0x02000000UL) +#define ETH_DMA_BUSMODR_MBST_POS (26U) +#define ETH_DMA_BUSMODR_MBST (0x04000000UL) +#define ETH_DMA_BUSMODR_TXPR_POS (27U) +#define ETH_DMA_BUSMODR_TXPR (0x08000000UL) + +/* Bit definition for ETH_DMA_TXPOLLR register */ +#define ETH_DMA_TXPOLLR_TXPOLL (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_RXPOLLR register */ +#define ETH_DMA_RXPOLLR_RXPOLL (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_RXDLADR register */ +#define ETH_DMA_RXDLADR_RXDLAD (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_TXDLADR register */ +#define ETH_DMA_TXDLADR_TXDLAD (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_DMASTSR register */ +#define ETH_DMA_DMASTSR_TIS_POS (0U) +#define ETH_DMA_DMASTSR_TIS (0x00000001UL) +#define ETH_DMA_DMASTSR_TSS_POS (1U) +#define ETH_DMA_DMASTSR_TSS (0x00000002UL) +#define ETH_DMA_DMASTSR_TUS_POS (2U) +#define ETH_DMA_DMASTSR_TUS (0x00000004UL) +#define ETH_DMA_DMASTSR_TJS_POS (3U) +#define ETH_DMA_DMASTSR_TJS (0x00000008UL) +#define ETH_DMA_DMASTSR_OVS_POS (4U) +#define ETH_DMA_DMASTSR_OVS (0x00000010UL) +#define ETH_DMA_DMASTSR_UNS_POS (5U) +#define ETH_DMA_DMASTSR_UNS (0x00000020UL) +#define ETH_DMA_DMASTSR_RIS_POS (6U) +#define ETH_DMA_DMASTSR_RIS (0x00000040UL) +#define ETH_DMA_DMASTSR_RUS_POS (7U) +#define ETH_DMA_DMASTSR_RUS (0x00000080UL) +#define ETH_DMA_DMASTSR_RSS_POS (8U) +#define ETH_DMA_DMASTSR_RSS (0x00000100UL) +#define ETH_DMA_DMASTSR_RWS_POS (9U) +#define ETH_DMA_DMASTSR_RWS (0x00000200UL) +#define ETH_DMA_DMASTSR_ETS_POS (10U) +#define ETH_DMA_DMASTSR_ETS (0x00000400UL) +#define ETH_DMA_DMASTSR_FBS_POS (13U) +#define ETH_DMA_DMASTSR_FBS (0x00002000UL) +#define ETH_DMA_DMASTSR_ERS_POS (14U) +#define ETH_DMA_DMASTSR_ERS (0x00004000UL) +#define ETH_DMA_DMASTSR_AIS_POS (15U) +#define ETH_DMA_DMASTSR_AIS (0x00008000UL) +#define ETH_DMA_DMASTSR_NIS_POS (16U) +#define ETH_DMA_DMASTSR_NIS (0x00010000UL) +#define ETH_DMA_DMASTSR_RSTS_POS (17U) +#define ETH_DMA_DMASTSR_RSTS (0x000E0000UL) +#define ETH_DMA_DMASTSR_RSTS_0 (0x00020000UL) +#define ETH_DMA_DMASTSR_RSTS_1 (0x00040000UL) +#define ETH_DMA_DMASTSR_RSTS_2 (0x00080000UL) +#define ETH_DMA_DMASTSR_TSTS_POS (20U) +#define ETH_DMA_DMASTSR_TSTS (0x00700000UL) +#define ETH_DMA_DMASTSR_TSTS_0 (0x00100000UL) +#define ETH_DMA_DMASTSR_TSTS_1 (0x00200000UL) +#define ETH_DMA_DMASTSR_TSTS_2 (0x00400000UL) +#define ETH_DMA_DMASTSR_EBUS_POS (23U) +#define ETH_DMA_DMASTSR_EBUS (0x03800000UL) +#define ETH_DMA_DMASTSR_EBUS_0 (0x00800000UL) +#define ETH_DMA_DMASTSR_EBUS_1 (0x01000000UL) +#define ETH_DMA_DMASTSR_EBUS_2 (0x02000000UL) +#define ETH_DMA_DMASTSR_MMCS_POS (27U) +#define ETH_DMA_DMASTSR_MMCS (0x08000000UL) +#define ETH_DMA_DMASTSR_PMTS_POS (28U) +#define ETH_DMA_DMASTSR_PMTS (0x10000000UL) +#define ETH_DMA_DMASTSR_PTPS_POS (29U) +#define ETH_DMA_DMASTSR_PTPS (0x20000000UL) + +/* Bit definition for ETH_DMA_OPRMODR register */ +#define ETH_DMA_OPRMODR_STR_POS (1U) +#define ETH_DMA_OPRMODR_STR (0x00000002UL) +#define ETH_DMA_OPRMODR_OSF_POS (2U) +#define ETH_DMA_OPRMODR_OSF (0x00000004UL) +#define ETH_DMA_OPRMODR_RTC_POS (3U) +#define ETH_DMA_OPRMODR_RTC (0x00000018UL) +#define ETH_DMA_OPRMODR_RTC_0 (0x00000008UL) +#define ETH_DMA_OPRMODR_RTC_1 (0x00000010UL) +#define ETH_DMA_OPRMODR_DGF_POS (5U) +#define ETH_DMA_OPRMODR_DGF (0x00000020UL) +#define ETH_DMA_OPRMODR_FUF_POS (6U) +#define ETH_DMA_OPRMODR_FUF (0x00000040UL) +#define ETH_DMA_OPRMODR_FEF_POS (7U) +#define ETH_DMA_OPRMODR_FEF (0x00000080UL) +#define ETH_DMA_OPRMODR_STT_POS (13U) +#define ETH_DMA_OPRMODR_STT (0x00002000UL) +#define ETH_DMA_OPRMODR_TTC_POS (14U) +#define ETH_DMA_OPRMODR_TTC (0x0001C000UL) +#define ETH_DMA_OPRMODR_TTC_0 (0x00004000UL) +#define ETH_DMA_OPRMODR_TTC_1 (0x00008000UL) +#define ETH_DMA_OPRMODR_TTC_2 (0x00010000UL) +#define ETH_DMA_OPRMODR_FTF_POS (20U) +#define ETH_DMA_OPRMODR_FTF (0x00100000UL) +#define ETH_DMA_OPRMODR_TSF_POS (21U) +#define ETH_DMA_OPRMODR_TSF (0x00200000UL) +#define ETH_DMA_OPRMODR_DFRF_POS (24U) +#define ETH_DMA_OPRMODR_DFRF (0x01000000UL) +#define ETH_DMA_OPRMODR_RSF_POS (25U) +#define ETH_DMA_OPRMODR_RSF (0x02000000UL) +#define ETH_DMA_OPRMODR_DTCOE_POS (26U) +#define ETH_DMA_OPRMODR_DTCOE (0x04000000UL) + +/* Bit definition for ETH_DMA_INTENAR register */ +#define ETH_DMA_INTENAR_TIE_POS (0U) +#define ETH_DMA_INTENAR_TIE (0x00000001UL) +#define ETH_DMA_INTENAR_TSE_POS (1U) +#define ETH_DMA_INTENAR_TSE (0x00000002UL) +#define ETH_DMA_INTENAR_TUE_POS (2U) +#define ETH_DMA_INTENAR_TUE (0x00000004UL) +#define ETH_DMA_INTENAR_TJE_POS (3U) +#define ETH_DMA_INTENAR_TJE (0x00000008UL) +#define ETH_DMA_INTENAR_OVE_POS (4U) +#define ETH_DMA_INTENAR_OVE (0x00000010UL) +#define ETH_DMA_INTENAR_UNE_POS (5U) +#define ETH_DMA_INTENAR_UNE (0x00000020UL) +#define ETH_DMA_INTENAR_RIE_POS (6U) +#define ETH_DMA_INTENAR_RIE (0x00000040UL) +#define ETH_DMA_INTENAR_RUE_POS (7U) +#define ETH_DMA_INTENAR_RUE (0x00000080UL) +#define ETH_DMA_INTENAR_RSE_POS (8U) +#define ETH_DMA_INTENAR_RSE (0x00000100UL) +#define ETH_DMA_INTENAR_RWE_POS (9U) +#define ETH_DMA_INTENAR_RWE (0x00000200UL) +#define ETH_DMA_INTENAR_ETE_POS (10U) +#define ETH_DMA_INTENAR_ETE (0x00000400UL) +#define ETH_DMA_INTENAR_FBE_POS (13U) +#define ETH_DMA_INTENAR_FBE (0x00002000UL) +#define ETH_DMA_INTENAR_ERE_POS (14U) +#define ETH_DMA_INTENAR_ERE (0x00004000UL) +#define ETH_DMA_INTENAR_AIE_POS (15U) +#define ETH_DMA_INTENAR_AIE (0x00008000UL) +#define ETH_DMA_INTENAR_NIE_POS (16U) +#define ETH_DMA_INTENAR_NIE (0x00010000UL) + +/* Bit definition for ETH_DMA_RFRCNTR register */ +#define ETH_DMA_RFRCNTR_UNACNT_POS (0U) +#define ETH_DMA_RFRCNTR_UNACNT (0x0000FFFFUL) +#define ETH_DMA_RFRCNTR_UNAOVF_POS (16U) +#define ETH_DMA_RFRCNTR_UNAOVF (0x00010000UL) +#define ETH_DMA_RFRCNTR_OVFCNT_POS (17U) +#define ETH_DMA_RFRCNTR_OVFCNT (0x0FFE0000UL) +#define ETH_DMA_RFRCNTR_OVFOVF_POS (28U) +#define ETH_DMA_RFRCNTR_OVFOVF (0x10000000UL) + +/* Bit definition for ETH_DMA_REVWDTR register */ +#define ETH_DMA_REVWDTR_RIWT (0x000000FFUL) + +/* Bit definition for ETH_DMA_CHTXDER register */ +#define ETH_DMA_CHTXDER_CHTXDE (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_CHRXDER register */ +#define ETH_DMA_CHRXDER_CHRXDE (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_CHTXBFR register */ +#define ETH_DMA_CHTXBFR_CHTXBF (0xFFFFFFFFUL) + +/* Bit definition for ETH_DMA_CHRXBFR register */ +#define ETH_DMA_CHRXBFR_CHRXBF (0xFFFFFFFFUL) + +/******************************************************************************* + Bit definition for Peripheral FCM +*******************************************************************************/ +/* Bit definition for FCM_LVR register */ +#define FCM_LVR_LVR (0x0000FFFFUL) + +/* Bit definition for FCM_UVR register */ +#define FCM_UVR_UVR (0x0000FFFFUL) + +/* Bit definition for FCM_CNTR register */ +#define FCM_CNTR_CNTR (0x0000FFFFUL) + +/* Bit definition for FCM_STR register */ +#define FCM_STR_START (0x00000001UL) + +/* Bit definition for FCM_MCCR register */ +#define FCM_MCCR_MDIVS_POS (0U) +#define FCM_MCCR_MDIVS (0x00000003UL) +#define FCM_MCCR_MCKS_POS (4U) +#define FCM_MCCR_MCKS (0x000000F0UL) + +/* Bit definition for FCM_RCCR register */ +#define FCM_RCCR_RDIVS_POS (0U) +#define FCM_RCCR_RDIVS (0x00000003UL) +#define FCM_RCCR_RCKS_POS (3U) +#define FCM_RCCR_RCKS (0x00000078UL) +#define FCM_RCCR_INEXS_POS (7U) +#define FCM_RCCR_INEXS (0x00000080UL) +#define FCM_RCCR_DNFS_POS (8U) +#define FCM_RCCR_DNFS (0x00000300UL) +#define FCM_RCCR_DNFS_0 (0x00000100UL) +#define FCM_RCCR_DNFS_1 (0x00000200UL) +#define FCM_RCCR_EDGES_POS (12U) +#define FCM_RCCR_EDGES (0x00003000UL) +#define FCM_RCCR_EDGES_0 (0x00001000UL) +#define FCM_RCCR_EDGES_1 (0x00002000UL) +#define FCM_RCCR_EXREFE_POS (15U) +#define FCM_RCCR_EXREFE (0x00008000UL) + +/* Bit definition for FCM_RIER register */ +#define FCM_RIER_ERRIE_POS (0U) +#define FCM_RIER_ERRIE (0x00000001UL) +#define FCM_RIER_MENDIE_POS (1U) +#define FCM_RIER_MENDIE (0x00000002UL) +#define FCM_RIER_OVFIE_POS (2U) +#define FCM_RIER_OVFIE (0x00000004UL) +#define FCM_RIER_ERRINTRS_POS (4U) +#define FCM_RIER_ERRINTRS (0x00000010UL) +#define FCM_RIER_ERRE_POS (7U) +#define FCM_RIER_ERRE (0x00000080UL) + +/* Bit definition for FCM_SR register */ +#define FCM_SR_ERRF_POS (0U) +#define FCM_SR_ERRF (0x00000001UL) +#define FCM_SR_MENDF_POS (1U) +#define FCM_SR_MENDF (0x00000002UL) +#define FCM_SR_OVF_POS (2U) +#define FCM_SR_OVF (0x00000004UL) + +/* Bit definition for FCM_CLR register */ +#define FCM_CLR_ERRFCLR_POS (0U) +#define FCM_CLR_ERRFCLR (0x00000001UL) +#define FCM_CLR_MENDFCLR_POS (1U) +#define FCM_CLR_MENDFCLR (0x00000002UL) +#define FCM_CLR_OVFCLR_POS (2U) +#define FCM_CLR_OVFCLR (0x00000004UL) + +/******************************************************************************* + Bit definition for Peripheral FMAC +*******************************************************************************/ +/* Bit definition for FMAC_ENR register */ +#define FMAC_ENR_FMACEN (0x00000001UL) + +/* Bit definition for FMAC_CTR register */ +#define FMAC_CTR_STAGE_NUM_POS (0U) +#define FMAC_CTR_STAGE_NUM (0x0000001FUL) +#define FMAC_CTR_SHIFT_POS (8U) +#define FMAC_CTR_SHIFT (0x00001F00UL) + +/* Bit definition for FMAC_IER register */ +#define FMAC_IER_INTEN (0x00000001UL) + +/* Bit definition for FMAC_DTR register */ +#define FMAC_DTR_DIN (0x0000FFFFUL) + +/* Bit definition for FMAC_RTR0 register */ +#define FMAC_RTR0 (0xFFFFFFFFUL) + +/* Bit definition for FMAC_RTR1 register */ +#define FMAC_RTR1 (0xFFFFFFFFUL) + +/* Bit definition for FMAC_STR register */ +#define FMAC_STR_READY_POS (31U) +#define FMAC_STR_READY (0x80000000UL) + +/* Bit definition for FMAC_COR0 register */ +#define FMAC_COR0_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR1 register */ +#define FMAC_COR1_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR2 register */ +#define FMAC_COR2_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR3 register */ +#define FMAC_COR3_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR4 register */ +#define FMAC_COR4_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR5 register */ +#define FMAC_COR5_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR6 register */ +#define FMAC_COR6_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR7 register */ +#define FMAC_COR7_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR8 register */ +#define FMAC_COR8_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR9 register */ +#define FMAC_COR9_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR10 register */ +#define FMAC_COR10_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR11 register */ +#define FMAC_COR11_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR12 register */ +#define FMAC_COR12_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR13 register */ +#define FMAC_COR13_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR14 register */ +#define FMAC_COR14_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR15 register */ +#define FMAC_COR15_CIN (0x0000FFFFUL) + +/* Bit definition for FMAC_COR16 register */ +#define FMAC_COR16_CIN (0x0000FFFFUL) + +/******************************************************************************* + Bit definition for Peripheral GPIO +*******************************************************************************/ +/* Bit definition for GPIO_PIDR register */ +#define GPIO_PIDR_PIN00_POS (0U) +#define GPIO_PIDR_PIN00 (0x0001U) +#define GPIO_PIDR_PIN01_POS (1U) +#define GPIO_PIDR_PIN01 (0x0002U) +#define GPIO_PIDR_PIN02_POS (2U) +#define GPIO_PIDR_PIN02 (0x0004U) +#define GPIO_PIDR_PIN03_POS (3U) +#define GPIO_PIDR_PIN03 (0x0008U) +#define GPIO_PIDR_PIN04_POS (4U) +#define GPIO_PIDR_PIN04 (0x0010U) +#define GPIO_PIDR_PIN05_POS (5U) +#define GPIO_PIDR_PIN05 (0x0020U) +#define GPIO_PIDR_PIN06_POS (6U) +#define GPIO_PIDR_PIN06 (0x0040U) +#define GPIO_PIDR_PIN07_POS (7U) +#define GPIO_PIDR_PIN07 (0x0080U) +#define GPIO_PIDR_PIN08_POS (8U) +#define GPIO_PIDR_PIN08 (0x0100U) +#define GPIO_PIDR_PIN09_POS (9U) +#define GPIO_PIDR_PIN09 (0x0200U) +#define GPIO_PIDR_PIN10_POS (10U) +#define GPIO_PIDR_PIN10 (0x0400U) +#define GPIO_PIDR_PIN11_POS (11U) +#define GPIO_PIDR_PIN11 (0x0800U) +#define GPIO_PIDR_PIN12_POS (12U) +#define GPIO_PIDR_PIN12 (0x1000U) +#define GPIO_PIDR_PIN13_POS (13U) +#define GPIO_PIDR_PIN13 (0x2000U) +#define GPIO_PIDR_PIN14_POS (14U) +#define GPIO_PIDR_PIN14 (0x4000U) +#define GPIO_PIDR_PIN15_POS (15U) +#define GPIO_PIDR_PIN15 (0x8000U) + +/* Bit definition for GPIO_PODR register */ +#define GPIO_PODR_POUT00_POS (0U) +#define GPIO_PODR_POUT00 (0x0001U) +#define GPIO_PODR_POUT01_POS (1U) +#define GPIO_PODR_POUT01 (0x0002U) +#define GPIO_PODR_POUT02_POS (2U) +#define GPIO_PODR_POUT02 (0x0004U) +#define GPIO_PODR_POUT03_POS (3U) +#define GPIO_PODR_POUT03 (0x0008U) +#define GPIO_PODR_POUT04_POS (4U) +#define GPIO_PODR_POUT04 (0x0010U) +#define GPIO_PODR_POUT05_POS (5U) +#define GPIO_PODR_POUT05 (0x0020U) +#define GPIO_PODR_POUT06_POS (6U) +#define GPIO_PODR_POUT06 (0x0040U) +#define GPIO_PODR_POUT07_POS (7U) +#define GPIO_PODR_POUT07 (0x0080U) +#define GPIO_PODR_POUT08_POS (8U) +#define GPIO_PODR_POUT08 (0x0100U) +#define GPIO_PODR_POUT09_POS (9U) +#define GPIO_PODR_POUT09 (0x0200U) +#define GPIO_PODR_POUT10_POS (10U) +#define GPIO_PODR_POUT10 (0x0400U) +#define GPIO_PODR_POUT11_POS (11U) +#define GPIO_PODR_POUT11 (0x0800U) +#define GPIO_PODR_POUT12_POS (12U) +#define GPIO_PODR_POUT12 (0x1000U) +#define GPIO_PODR_POUT13_POS (13U) +#define GPIO_PODR_POUT13 (0x2000U) +#define GPIO_PODR_POUT14_POS (14U) +#define GPIO_PODR_POUT14 (0x4000U) +#define GPIO_PODR_POUT15_POS (15U) +#define GPIO_PODR_POUT15 (0x8000U) + +/* Bit definition for GPIO_POER register */ +#define GPIO_POER_POUTE00_POS (0U) +#define GPIO_POER_POUTE00 (0x0001U) +#define GPIO_POER_POUTE01_POS (1U) +#define GPIO_POER_POUTE01 (0x0002U) +#define GPIO_POER_POUTE02_POS (2U) +#define GPIO_POER_POUTE02 (0x0004U) +#define GPIO_POER_POUTE03_POS (3U) +#define GPIO_POER_POUTE03 (0x0008U) +#define GPIO_POER_POUTE04_POS (4U) +#define GPIO_POER_POUTE04 (0x0010U) +#define GPIO_POER_POUTE05_POS (5U) +#define GPIO_POER_POUTE05 (0x0020U) +#define GPIO_POER_POUTE06_POS (6U) +#define GPIO_POER_POUTE06 (0x0040U) +#define GPIO_POER_POUTE07_POS (7U) +#define GPIO_POER_POUTE07 (0x0080U) +#define GPIO_POER_POUTE08_POS (8U) +#define GPIO_POER_POUTE08 (0x0100U) +#define GPIO_POER_POUTE09_POS (9U) +#define GPIO_POER_POUTE09 (0x0200U) +#define GPIO_POER_POUTE10_POS (10U) +#define GPIO_POER_POUTE10 (0x0400U) +#define GPIO_POER_POUTE11_POS (11U) +#define GPIO_POER_POUTE11 (0x0800U) +#define GPIO_POER_POUTE12_POS (12U) +#define GPIO_POER_POUTE12 (0x1000U) +#define GPIO_POER_POUTE13_POS (13U) +#define GPIO_POER_POUTE13 (0x2000U) +#define GPIO_POER_POUTE14_POS (14U) +#define GPIO_POER_POUTE14 (0x4000U) +#define GPIO_POER_POUTE15_POS (15U) +#define GPIO_POER_POUTE15 (0x8000U) + +/* Bit definition for GPIO_POSR register */ +#define GPIO_POSR_POS00_POS (0U) +#define GPIO_POSR_POS00 (0x0001U) +#define GPIO_POSR_POS01_POS (1U) +#define GPIO_POSR_POS01 (0x0002U) +#define GPIO_POSR_POS02_POS (2U) +#define GPIO_POSR_POS02 (0x0004U) +#define GPIO_POSR_POS03_POS (3U) +#define GPIO_POSR_POS03 (0x0008U) +#define GPIO_POSR_POS04_POS (4U) +#define GPIO_POSR_POS04 (0x0010U) +#define GPIO_POSR_POS05_POS (5U) +#define GPIO_POSR_POS05 (0x0020U) +#define GPIO_POSR_POS06_POS (6U) +#define GPIO_POSR_POS06 (0x0040U) +#define GPIO_POSR_POS07_POS (7U) +#define GPIO_POSR_POS07 (0x0080U) +#define GPIO_POSR_POS08_POS (8U) +#define GPIO_POSR_POS08 (0x0100U) +#define GPIO_POSR_POS09_POS (9U) +#define GPIO_POSR_POS09 (0x0200U) +#define GPIO_POSR_POS10_POS (10U) +#define GPIO_POSR_POS10 (0x0400U) +#define GPIO_POSR_POS11_POS (11U) +#define GPIO_POSR_POS11 (0x0800U) +#define GPIO_POSR_POS12_POS (12U) +#define GPIO_POSR_POS12 (0x1000U) +#define GPIO_POSR_POS13_POS (13U) +#define GPIO_POSR_POS13 (0x2000U) +#define GPIO_POSR_POS14_POS (14U) +#define GPIO_POSR_POS14 (0x4000U) +#define GPIO_POSR_POS15_POS (15U) +#define GPIO_POSR_POS15 (0x8000U) + +/* Bit definition for GPIO_PORR register */ +#define GPIO_PORR_POR00_POS (0U) +#define GPIO_PORR_POR00 (0x0001U) +#define GPIO_PORR_POR01_POS (1U) +#define GPIO_PORR_POR01 (0x0002U) +#define GPIO_PORR_POR02_POS (2U) +#define GPIO_PORR_POR02 (0x0004U) +#define GPIO_PORR_POR03_POS (3U) +#define GPIO_PORR_POR03 (0x0008U) +#define GPIO_PORR_POR04_POS (4U) +#define GPIO_PORR_POR04 (0x0010U) +#define GPIO_PORR_POR05_POS (5U) +#define GPIO_PORR_POR05 (0x0020U) +#define GPIO_PORR_POR06_POS (6U) +#define GPIO_PORR_POR06 (0x0040U) +#define GPIO_PORR_POR07_POS (7U) +#define GPIO_PORR_POR07 (0x0080U) +#define GPIO_PORR_POR08_POS (8U) +#define GPIO_PORR_POR08 (0x0100U) +#define GPIO_PORR_POR09_POS (9U) +#define GPIO_PORR_POR09 (0x0200U) +#define GPIO_PORR_POR10_POS (10U) +#define GPIO_PORR_POR10 (0x0400U) +#define GPIO_PORR_POR11_POS (11U) +#define GPIO_PORR_POR11 (0x0800U) +#define GPIO_PORR_POR12_POS (12U) +#define GPIO_PORR_POR12 (0x1000U) +#define GPIO_PORR_POR13_POS (13U) +#define GPIO_PORR_POR13 (0x2000U) +#define GPIO_PORR_POR14_POS (14U) +#define GPIO_PORR_POR14 (0x4000U) +#define GPIO_PORR_POR15_POS (15U) +#define GPIO_PORR_POR15 (0x8000U) + +/* Bit definition for GPIO_POTR register */ +#define GPIO_POTR_POT00_POS (0U) +#define GPIO_POTR_POT00 (0x0001U) +#define GPIO_POTR_POT01_POS (1U) +#define GPIO_POTR_POT01 (0x0002U) +#define GPIO_POTR_POT02_POS (2U) +#define GPIO_POTR_POT02 (0x0004U) +#define GPIO_POTR_POT03_POS (3U) +#define GPIO_POTR_POT03 (0x0008U) +#define GPIO_POTR_POT04_POS (4U) +#define GPIO_POTR_POT04 (0x0010U) +#define GPIO_POTR_POT05_POS (5U) +#define GPIO_POTR_POT05 (0x0020U) +#define GPIO_POTR_POT06_POS (6U) +#define GPIO_POTR_POT06 (0x0040U) +#define GPIO_POTR_POT07_POS (7U) +#define GPIO_POTR_POT07 (0x0080U) +#define GPIO_POTR_POT08_POS (8U) +#define GPIO_POTR_POT08 (0x0100U) +#define GPIO_POTR_POT09_POS (9U) +#define GPIO_POTR_POT09 (0x0200U) +#define GPIO_POTR_POT10_POS (10U) +#define GPIO_POTR_POT10 (0x0400U) +#define GPIO_POTR_POT11_POS (11U) +#define GPIO_POTR_POT11 (0x0800U) +#define GPIO_POTR_POT12_POS (12U) +#define GPIO_POTR_POT12 (0x1000U) +#define GPIO_POTR_POT13_POS (13U) +#define GPIO_POTR_POT13 (0x2000U) +#define GPIO_POTR_POT14_POS (14U) +#define GPIO_POTR_POT14 (0x4000U) +#define GPIO_POTR_POT15_POS (15U) +#define GPIO_POTR_POT15 (0x8000U) + +/* Bit definition for GPIO_PIDRI register */ +#define GPIO_PIDRI_PIN00_POS (0U) +#define GPIO_PIDRI_PIN00 (0x0001U) +#define GPIO_PIDRI_PIN01_POS (1U) +#define GPIO_PIDRI_PIN01 (0x0002U) +#define GPIO_PIDRI_PIN02_POS (2U) +#define GPIO_PIDRI_PIN02 (0x0004U) +#define GPIO_PIDRI_PIN03_POS (3U) +#define GPIO_PIDRI_PIN03 (0x0008U) +#define GPIO_PIDRI_PIN04_POS (4U) +#define GPIO_PIDRI_PIN04 (0x0010U) +#define GPIO_PIDRI_PIN05_POS (5U) +#define GPIO_PIDRI_PIN05 (0x0020U) +#define GPIO_PIDRI_PIN06_POS (6U) +#define GPIO_PIDRI_PIN06 (0x0040U) +#define GPIO_PIDRI_PIN07_POS (7U) +#define GPIO_PIDRI_PIN07 (0x0080U) +#define GPIO_PIDRI_PIN08_POS (8U) +#define GPIO_PIDRI_PIN08 (0x0100U) +#define GPIO_PIDRI_PIN09_POS (9U) +#define GPIO_PIDRI_PIN09 (0x0200U) +#define GPIO_PIDRI_PIN10_POS (10U) +#define GPIO_PIDRI_PIN10 (0x0400U) +#define GPIO_PIDRI_PIN11_POS (11U) +#define GPIO_PIDRI_PIN11 (0x0800U) +#define GPIO_PIDRI_PIN12_POS (12U) +#define GPIO_PIDRI_PIN12 (0x1000U) +#define GPIO_PIDRI_PIN13_POS (13U) +#define GPIO_PIDRI_PIN13 (0x2000U) + +/* Bit definition for GPIO_PODRI register */ +#define GPIO_PODRI_POUT00_POS (0U) +#define GPIO_PODRI_POUT00 (0x0001U) +#define GPIO_PODRI_POUT01_POS (1U) +#define GPIO_PODRI_POUT01 (0x0002U) +#define GPIO_PODRI_POUT02_POS (2U) +#define GPIO_PODRI_POUT02 (0x0004U) +#define GPIO_PODRI_POUT03_POS (3U) +#define GPIO_PODRI_POUT03 (0x0008U) +#define GPIO_PODRI_POUT04_POS (4U) +#define GPIO_PODRI_POUT04 (0x0010U) +#define GPIO_PODRI_POUT05_POS (5U) +#define GPIO_PODRI_POUT05 (0x0020U) +#define GPIO_PODRI_POUT06_POS (6U) +#define GPIO_PODRI_POUT06 (0x0040U) +#define GPIO_PODRI_POUT07_POS (7U) +#define GPIO_PODRI_POUT07 (0x0080U) +#define GPIO_PODRI_POUT08_POS (8U) +#define GPIO_PODRI_POUT08 (0x0100U) +#define GPIO_PODRI_POUT09_POS (9U) +#define GPIO_PODRI_POUT09 (0x0200U) +#define GPIO_PODRI_POUT10_POS (10U) +#define GPIO_PODRI_POUT10 (0x0400U) +#define GPIO_PODRI_POUT11_POS (11U) +#define GPIO_PODRI_POUT11 (0x0800U) +#define GPIO_PODRI_POUT12_POS (12U) +#define GPIO_PODRI_POUT12 (0x1000U) +#define GPIO_PODRI_POUT13_POS (13U) +#define GPIO_PODRI_POUT13 (0x2000U) + +/* Bit definition for GPIO_POERI register */ +#define GPIO_POERI_POUTE00_POS (0U) +#define GPIO_POERI_POUTE00 (0x0001U) +#define GPIO_POERI_POUTE01_POS (1U) +#define GPIO_POERI_POUTE01 (0x0002U) +#define GPIO_POERI_POUTE02_POS (2U) +#define GPIO_POERI_POUTE02 (0x0004U) +#define GPIO_POERI_POUTE03_POS (3U) +#define GPIO_POERI_POUTE03 (0x0008U) +#define GPIO_POERI_POUTE04_POS (4U) +#define GPIO_POERI_POUTE04 (0x0010U) +#define GPIO_POERI_POUTE05_POS (5U) +#define GPIO_POERI_POUTE05 (0x0020U) +#define GPIO_POERI_POUTE06_POS (6U) +#define GPIO_POERI_POUTE06 (0x0040U) +#define GPIO_POERI_POUTE07_POS (7U) +#define GPIO_POERI_POUTE07 (0x0080U) +#define GPIO_POERI_POUTE08_POS (8U) +#define GPIO_POERI_POUTE08 (0x0100U) +#define GPIO_POERI_POUTE09_POS (9U) +#define GPIO_POERI_POUTE09 (0x0200U) +#define GPIO_POERI_POUTE10_POS (10U) +#define GPIO_POERI_POUTE10 (0x0400U) +#define GPIO_POERI_POUTE11_POS (11U) +#define GPIO_POERI_POUTE11 (0x0800U) +#define GPIO_POERI_POUTE12_POS (12U) +#define GPIO_POERI_POUTE12 (0x1000U) +#define GPIO_POERI_POUTE13_POS (13U) +#define GPIO_POERI_POUTE13 (0x2000U) + +/* Bit definition for GPIO_POSRI register */ +#define GPIO_POSRI_POS00_POS (0U) +#define GPIO_POSRI_POS00 (0x0001U) +#define GPIO_POSRI_POS01_POS (1U) +#define GPIO_POSRI_POS01 (0x0002U) +#define GPIO_POSRI_POS02_POS (2U) +#define GPIO_POSRI_POS02 (0x0004U) +#define GPIO_POSRI_POS03_POS (3U) +#define GPIO_POSRI_POS03 (0x0008U) +#define GPIO_POSRI_POS04_POS (4U) +#define GPIO_POSRI_POS04 (0x0010U) +#define GPIO_POSRI_POS05_POS (5U) +#define GPIO_POSRI_POS05 (0x0020U) +#define GPIO_POSRI_POS06_POS (6U) +#define GPIO_POSRI_POS06 (0x0040U) +#define GPIO_POSRI_POS07_POS (7U) +#define GPIO_POSRI_POS07 (0x0080U) +#define GPIO_POSRI_POS08_POS (8U) +#define GPIO_POSRI_POS08 (0x0100U) +#define GPIO_POSRI_POS09_POS (9U) +#define GPIO_POSRI_POS09 (0x0200U) +#define GPIO_POSRI_POS10_POS (10U) +#define GPIO_POSRI_POS10 (0x0400U) +#define GPIO_POSRI_POS11_POS (11U) +#define GPIO_POSRI_POS11 (0x0800U) +#define GPIO_POSRI_POS12_POS (12U) +#define GPIO_POSRI_POS12 (0x1000U) +#define GPIO_POSRI_POS13_POS (13U) +#define GPIO_POSRI_POS13 (0x2000U) + +/* Bit definition for GPIO_PORRI register */ +#define GPIO_PORRI_POR00_POS (0U) +#define GPIO_PORRI_POR00 (0x0001U) +#define GPIO_PORRI_POR01_POS (1U) +#define GPIO_PORRI_POR01 (0x0002U) +#define GPIO_PORRI_POR02_POS (2U) +#define GPIO_PORRI_POR02 (0x0004U) +#define GPIO_PORRI_POR03_POS (3U) +#define GPIO_PORRI_POR03 (0x0008U) +#define GPIO_PORRI_POR04_POS (4U) +#define GPIO_PORRI_POR04 (0x0010U) +#define GPIO_PORRI_POR05_POS (5U) +#define GPIO_PORRI_POR05 (0x0020U) +#define GPIO_PORRI_POR06_POS (6U) +#define GPIO_PORRI_POR06 (0x0040U) +#define GPIO_PORRI_POR07_POS (7U) +#define GPIO_PORRI_POR07 (0x0080U) +#define GPIO_PORRI_POR08_POS (8U) +#define GPIO_PORRI_POR08 (0x0100U) +#define GPIO_PORRI_POR09_POS (9U) +#define GPIO_PORRI_POR09 (0x0200U) +#define GPIO_PORRI_POR10_POS (10U) +#define GPIO_PORRI_POR10 (0x0400U) +#define GPIO_PORRI_POR11_POS (11U) +#define GPIO_PORRI_POR11 (0x0800U) +#define GPIO_PORRI_POR12_POS (12U) +#define GPIO_PORRI_POR12 (0x1000U) +#define GPIO_PORRI_POR13_POS (13U) +#define GPIO_PORRI_POR13 (0x2000U) + +/* Bit definition for GPIO_POTRI register */ +#define GPIO_POTRI_POT00_POS (0U) +#define GPIO_POTRI_POT00 (0x0001U) +#define GPIO_POTRI_POT01_POS (1U) +#define GPIO_POTRI_POT01 (0x0002U) +#define GPIO_POTRI_POT02_POS (2U) +#define GPIO_POTRI_POT02 (0x0004U) +#define GPIO_POTRI_POT03_POS (3U) +#define GPIO_POTRI_POT03 (0x0008U) +#define GPIO_POTRI_POT04_POS (4U) +#define GPIO_POTRI_POT04 (0x0010U) +#define GPIO_POTRI_POT05_POS (5U) +#define GPIO_POTRI_POT05 (0x0020U) +#define GPIO_POTRI_POT06_POS (6U) +#define GPIO_POTRI_POT06 (0x0040U) +#define GPIO_POTRI_POT07_POS (7U) +#define GPIO_POTRI_POT07 (0x0080U) +#define GPIO_POTRI_POT08_POS (8U) +#define GPIO_POTRI_POT08 (0x0100U) +#define GPIO_POTRI_POT09_POS (9U) +#define GPIO_POTRI_POT09 (0x0200U) +#define GPIO_POTRI_POT10_POS (10U) +#define GPIO_POTRI_POT10 (0x0400U) +#define GPIO_POTRI_POT11_POS (11U) +#define GPIO_POTRI_POT11 (0x0800U) +#define GPIO_POTRI_POT12_POS (12U) +#define GPIO_POTRI_POT12 (0x1000U) +#define GPIO_POTRI_POT13_POS (13U) +#define GPIO_POTRI_POT13 (0x2000U) + +/* Bit definition for GPIO_PSPCR register */ +#define GPIO_PSPCR_SPFE (0x001FU) +#define GPIO_PSPCR_SPFE_0 (0x0001U) +#define GPIO_PSPCR_SPFE_1 (0x0002U) +#define GPIO_PSPCR_SPFE_2 (0x0004U) +#define GPIO_PSPCR_SPFE_3 (0x0008U) +#define GPIO_PSPCR_SPFE_4 (0x0010U) + +/* Bit definition for GPIO_PCCR register */ +#define GPIO_PCCR_BFSEL_POS (0U) +#define GPIO_PCCR_BFSEL (0x003FU) +#define GPIO_PCCR_RDWT_POS (12U) +#define GPIO_PCCR_RDWT (0x7000U) + +/* Bit definition for GPIO_PINAER register */ +#define GPIO_PINAER_PINAE (0x01FFU) +#define GPIO_PINAER_PINAE_0 (0x0001U) +#define GPIO_PINAER_PINAE_1 (0x0002U) +#define GPIO_PINAER_PINAE_2 (0x0004U) +#define GPIO_PINAER_PINAE_3 (0x0008U) +#define GPIO_PINAER_PINAE_4 (0x0010U) +#define GPIO_PINAER_PINAE_5 (0x0020U) +#define GPIO_PINAER_PINAE_6 (0x0040U) +#define GPIO_PINAER_PINAE_7 (0x0080U) +#define GPIO_PINAER_PINAE_8 (0x0100U) + +/* Bit definition for GPIO_PWPR register */ +#define GPIO_PWPR_WE_POS (0U) +#define GPIO_PWPR_WE (0x0001U) +#define GPIO_PWPR_WP_POS (8U) +#define GPIO_PWPR_WP (0xFF00U) + +/* Bit definition for GPIO_PCR register */ +#define GPIO_PCR_POUT_POS (0U) +#define GPIO_PCR_POUT (0x0001U) +#define GPIO_PCR_POUTE_POS (1U) +#define GPIO_PCR_POUTE (0x0002U) +#define GPIO_PCR_NOD_POS (2U) +#define GPIO_PCR_NOD (0x0004U) +#define GPIO_PCR_DRV_POS (4U) +#define GPIO_PCR_DRV (0x0030U) +#define GPIO_PCR_DRV_0 (0x0010U) +#define GPIO_PCR_DRV_1 (0x0020U) +#define GPIO_PCR_PUU_POS (6U) +#define GPIO_PCR_PUU (0x0040U) +#define GPIO_PCR_PIN_POS (8U) +#define GPIO_PCR_PIN (0x0100U) +#define GPIO_PCR_INVE_POS (9U) +#define GPIO_PCR_INVE (0x0200U) +#define GPIO_PCR_CINSEL_POS (10U) +#define GPIO_PCR_CINSEL (0x0400U) +#define GPIO_PCR_INTE_POS (12U) +#define GPIO_PCR_INTE (0x1000U) +#define GPIO_PCR_LTE_POS (14U) +#define GPIO_PCR_LTE (0x4000U) +#define GPIO_PCR_DDIS_POS (15U) +#define GPIO_PCR_DDIS (0x8000U) + +/* Bit definition for GPIO_PFSR register */ +#define GPIO_PFSR_FSEL_POS (0U) +#define GPIO_PFSR_FSEL (0x003FU) +#define GPIO_PFSR_BFE_POS (8U) +#define GPIO_PFSR_BFE (0x0100U) + +/******************************************************************************* + Bit definition for Peripheral HASH +*******************************************************************************/ +/* Bit definition for HASH_CR register */ +#define HASH_CR_START_POS (0U) +#define HASH_CR_START (0x00000001UL) +#define HASH_CR_FST_GRP_POS (1U) +#define HASH_CR_FST_GRP (0x00000002UL) +#define HASH_CR_KMSG_END_POS (2U) +#define HASH_CR_KMSG_END (0x00000004UL) +#define HASH_CR_MODE_POS (4U) +#define HASH_CR_MODE (0x00000030UL) +#define HASH_CR_MODE_0 (0x00000010UL) +#define HASH_CR_MODE_1 (0x00000020UL) +#define HASH_CR_LKEY_POS (6U) +#define HASH_CR_LKEY (0x00000040UL) +#define HASH_CR_BUSY_POS (8U) +#define HASH_CR_BUSY (0x00000100UL) +#define HASH_CR_CYC_END_POS (9U) +#define HASH_CR_CYC_END (0x00000200UL) +#define HASH_CR_HMAC_END_POS (10U) +#define HASH_CR_HMAC_END (0x00000400UL) +#define HASH_CR_HCIE_POS (14U) +#define HASH_CR_HCIE (0x00004000UL) +#define HASH_CR_HEIE_POS (15U) +#define HASH_CR_HEIE (0x00008000UL) + +/* Bit definition for HASH_HR7 register */ +#define HASH_HR7 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR6 register */ +#define HASH_HR6 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR5 register */ +#define HASH_HR5 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR4 register */ +#define HASH_HR4 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR3 register */ +#define HASH_HR3 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR2 register */ +#define HASH_HR2 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR1 register */ +#define HASH_HR1 (0xFFFFFFFFUL) + +/* Bit definition for HASH_HR0 register */ +#define HASH_HR0 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR15 register */ +#define HASH_DR15 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR14 register */ +#define HASH_DR14 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR13 register */ +#define HASH_DR13 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR12 register */ +#define HASH_DR12 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR11 register */ +#define HASH_DR11 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR10 register */ +#define HASH_DR10 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR9 register */ +#define HASH_DR9 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR8 register */ +#define HASH_DR8 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR7 register */ +#define HASH_DR7 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR6 register */ +#define HASH_DR6 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR5 register */ +#define HASH_DR5 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR4 register */ +#define HASH_DR4 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR3 register */ +#define HASH_DR3 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR2 register */ +#define HASH_DR2 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR1 register */ +#define HASH_DR1 (0xFFFFFFFFUL) + +/* Bit definition for HASH_DR0 register */ +#define HASH_DR0 (0xFFFFFFFFUL) + +/******************************************************************************* + Bit definition for Peripheral HRPWM +*******************************************************************************/ +/* Bit definition for HRPWM_CR register */ +#define HRPWM_CR_NSEL_POS (0U) +#define HRPWM_CR_NSEL (0x000000FFUL) +#define HRPWM_CR_PSEL_POS (8U) +#define HRPWM_CR_PSEL (0x0000FF00UL) +#define HRPWM_CR_NE_POS (29U) +#define HRPWM_CR_NE (0x20000000UL) +#define HRPWM_CR_PE_POS (30U) +#define HRPWM_CR_PE (0x40000000UL) +#define HRPWM_CR_EN_POS (31U) +#define HRPWM_CR_EN (0x80000000UL) + +/* Bit definition for HRPWM_CALCR register */ +#define HRPWM_CALCR_CALCODE_POS (0U) +#define HRPWM_CALCR_CALCODE (0x000000FFUL) +#define HRPWM_CALCR_ENDF_POS (12U) +#define HRPWM_CALCR_ENDF (0x00001000UL) +#define HRPWM_CALCR_CALEN_POS (15U) +#define HRPWM_CALCR_CALEN (0x00008000UL) + +/******************************************************************************* + Bit definition for Peripheral I2C +*******************************************************************************/ +/* Bit definition for I2C_CR1 register */ +#define I2C_CR1_PE_POS (0U) +#define I2C_CR1_PE (0x00000001UL) +#define I2C_CR1_SMBUS_POS (1U) +#define I2C_CR1_SMBUS (0x00000002UL) +#define I2C_CR1_SMBALRTEN_POS (2U) +#define I2C_CR1_SMBALRTEN (0x00000004UL) +#define I2C_CR1_SMBDEFAULTEN_POS (3U) +#define I2C_CR1_SMBDEFAULTEN (0x00000008UL) +#define I2C_CR1_SMBHOSTEN_POS (4U) +#define I2C_CR1_SMBHOSTEN (0x00000010UL) +#define I2C_CR1_GCEN_POS (6U) +#define I2C_CR1_GCEN (0x00000040UL) +#define I2C_CR1_RESTART_POS (7U) +#define I2C_CR1_RESTART (0x00000080UL) +#define I2C_CR1_START_POS (8U) +#define I2C_CR1_START (0x00000100UL) +#define I2C_CR1_STOP_POS (9U) +#define I2C_CR1_STOP (0x00000200UL) +#define I2C_CR1_ACK_POS (10U) +#define I2C_CR1_ACK (0x00000400UL) +#define I2C_CR1_SWRST_POS (15U) +#define I2C_CR1_SWRST (0x00008000UL) + +/* Bit definition for I2C_CR2 register */ +#define I2C_CR2_STARTIE_POS (0U) +#define I2C_CR2_STARTIE (0x00000001UL) +#define I2C_CR2_SLADDR0IE_POS (1U) +#define I2C_CR2_SLADDR0IE (0x00000002UL) +#define I2C_CR2_SLADDR1IE_POS (2U) +#define I2C_CR2_SLADDR1IE (0x00000004UL) +#define I2C_CR2_TENDIE_POS (3U) +#define I2C_CR2_TENDIE (0x00000008UL) +#define I2C_CR2_STOPIE_POS (4U) +#define I2C_CR2_STOPIE (0x00000010UL) +#define I2C_CR2_RFULLIE_POS (6U) +#define I2C_CR2_RFULLIE (0x00000040UL) +#define I2C_CR2_TEMPTYIE_POS (7U) +#define I2C_CR2_TEMPTYIE (0x00000080UL) +#define I2C_CR2_ARLOIE_POS (9U) +#define I2C_CR2_ARLOIE (0x00000200UL) +#define I2C_CR2_NACKIE_POS (12U) +#define I2C_CR2_NACKIE (0x00001000UL) +#define I2C_CR2_TMOUTIE_POS (14U) +#define I2C_CR2_TMOUTIE (0x00004000UL) +#define I2C_CR2_GENCALLIE_POS (20U) +#define I2C_CR2_GENCALLIE (0x00100000UL) +#define I2C_CR2_SMBDEFAULTIE_POS (21U) +#define I2C_CR2_SMBDEFAULTIE (0x00200000UL) +#define I2C_CR2_SMBHOSTIE_POS (22U) +#define I2C_CR2_SMBHOSTIE (0x00400000UL) +#define I2C_CR2_SMBALRTIE_POS (23U) +#define I2C_CR2_SMBALRTIE (0x00800000UL) + +/* Bit definition for I2C_CR3 register */ +#define I2C_CR3_TMOUTEN_POS (0U) +#define I2C_CR3_TMOUTEN (0x00000001UL) +#define I2C_CR3_LTMOUT_POS (1U) +#define I2C_CR3_LTMOUT (0x00000002UL) +#define I2C_CR3_HTMOUT_POS (2U) +#define I2C_CR3_HTMOUT (0x00000004UL) +#define I2C_CR3_FACKEN_POS (7U) +#define I2C_CR3_FACKEN (0x00000080UL) + +/* Bit definition for I2C_CR4 register */ +#define I2C_CR4_BUSWAIT_POS (10U) +#define I2C_CR4_BUSWAIT (0x00000400UL) + +/* Bit definition for I2C_SLR0 register */ +#define I2C_SLR0_SLADDR0_POS (0U) +#define I2C_SLR0_SLADDR0 (0x000003FFUL) +#define I2C_SLR0_SLADDR0EN_POS (12U) +#define I2C_SLR0_SLADDR0EN (0x00001000UL) +#define I2C_SLR0_ADDRMOD0_POS (15U) +#define I2C_SLR0_ADDRMOD0 (0x00008000UL) + +/* Bit definition for I2C_SLR1 register */ +#define I2C_SLR1_SLADDR1_POS (0U) +#define I2C_SLR1_SLADDR1 (0x000003FFUL) +#define I2C_SLR1_SLADDR1EN_POS (12U) +#define I2C_SLR1_SLADDR1EN (0x00001000UL) +#define I2C_SLR1_ADDRMOD1_POS (15U) +#define I2C_SLR1_ADDRMOD1 (0x00008000UL) + +/* Bit definition for I2C_SLTR register */ +#define I2C_SLTR_TOUTLOW_POS (0U) +#define I2C_SLTR_TOUTLOW (0x0000FFFFUL) +#define I2C_SLTR_TOUTHIGH_POS (16U) +#define I2C_SLTR_TOUTHIGH (0xFFFF0000UL) + +/* Bit definition for I2C_SR register */ +#define I2C_SR_STARTF_POS (0U) +#define I2C_SR_STARTF (0x00000001UL) +#define I2C_SR_SLADDR0F_POS (1U) +#define I2C_SR_SLADDR0F (0x00000002UL) +#define I2C_SR_SLADDR1F_POS (2U) +#define I2C_SR_SLADDR1F (0x00000004UL) +#define I2C_SR_TENDF_POS (3U) +#define I2C_SR_TENDF (0x00000008UL) +#define I2C_SR_STOPF_POS (4U) +#define I2C_SR_STOPF (0x00000010UL) +#define I2C_SR_RFULLF_POS (6U) +#define I2C_SR_RFULLF (0x00000040UL) +#define I2C_SR_TEMPTYF_POS (7U) +#define I2C_SR_TEMPTYF (0x00000080UL) +#define I2C_SR_ARLOF_POS (9U) +#define I2C_SR_ARLOF (0x00000200UL) +#define I2C_SR_ACKRF_POS (10U) +#define I2C_SR_ACKRF (0x00000400UL) +#define I2C_SR_NACKF_POS (12U) +#define I2C_SR_NACKF (0x00001000UL) +#define I2C_SR_TMOUTF_POS (14U) +#define I2C_SR_TMOUTF (0x00004000UL) +#define I2C_SR_MSL_POS (16U) +#define I2C_SR_MSL (0x00010000UL) +#define I2C_SR_BUSY_POS (17U) +#define I2C_SR_BUSY (0x00020000UL) +#define I2C_SR_TRA_POS (18U) +#define I2C_SR_TRA (0x00040000UL) +#define I2C_SR_GENCALLF_POS (20U) +#define I2C_SR_GENCALLF (0x00100000UL) +#define I2C_SR_SMBDEFAULTF_POS (21U) +#define I2C_SR_SMBDEFAULTF (0x00200000UL) +#define I2C_SR_SMBHOSTF_POS (22U) +#define I2C_SR_SMBHOSTF (0x00400000UL) +#define I2C_SR_SMBALRTF_POS (23U) +#define I2C_SR_SMBALRTF (0x00800000UL) + +/* Bit definition for I2C_CLR register */ +#define I2C_CLR_STARTFCLR_POS (0U) +#define I2C_CLR_STARTFCLR (0x00000001UL) +#define I2C_CLR_SLADDR0FCLR_POS (1U) +#define I2C_CLR_SLADDR0FCLR (0x00000002UL) +#define I2C_CLR_SLADDR1FCLR_POS (2U) +#define I2C_CLR_SLADDR1FCLR (0x00000004UL) +#define I2C_CLR_TENDFCLR_POS (3U) +#define I2C_CLR_TENDFCLR (0x00000008UL) +#define I2C_CLR_STOPFCLR_POS (4U) +#define I2C_CLR_STOPFCLR (0x00000010UL) +#define I2C_CLR_RFULLFCLR_POS (6U) +#define I2C_CLR_RFULLFCLR (0x00000040UL) +#define I2C_CLR_TEMPTYFCLR_POS (7U) +#define I2C_CLR_TEMPTYFCLR (0x00000080UL) +#define I2C_CLR_ARLOFCLR_POS (9U) +#define I2C_CLR_ARLOFCLR (0x00000200UL) +#define I2C_CLR_NACKFCLR_POS (12U) +#define I2C_CLR_NACKFCLR (0x00001000UL) +#define I2C_CLR_TMOUTFCLR_POS (14U) +#define I2C_CLR_TMOUTFCLR (0x00004000UL) +#define I2C_CLR_GENCALLFCLR_POS (20U) +#define I2C_CLR_GENCALLFCLR (0x00100000UL) +#define I2C_CLR_SMBDEFAULTFCLR_POS (21U) +#define I2C_CLR_SMBDEFAULTFCLR (0x00200000UL) +#define I2C_CLR_SMBHOSTFCLR_POS (22U) +#define I2C_CLR_SMBHOSTFCLR (0x00400000UL) +#define I2C_CLR_SMBALRTFCLR_POS (23U) +#define I2C_CLR_SMBALRTFCLR (0x00800000UL) + +/* Bit definition for I2C_DTR register */ +#define I2C_DTR_DT (0xFFU) + +/* Bit definition for I2C_DRR register */ +#define I2C_DRR_DR (0xFFU) + +/* Bit definition for I2C_CCR register */ +#define I2C_CCR_SLOWW_POS (0U) +#define I2C_CCR_SLOWW (0x0000001FUL) +#define I2C_CCR_SHIGHW_POS (8U) +#define I2C_CCR_SHIGHW (0x00001F00UL) +#define I2C_CCR_FREQ_POS (16U) +#define I2C_CCR_FREQ (0x00070000UL) + +/* Bit definition for I2C_FLTR register */ +#define I2C_FLTR_DNF_POS (0U) +#define I2C_FLTR_DNF (0x00000003UL) +#define I2C_FLTR_DNFEN_POS (4U) +#define I2C_FLTR_DNFEN (0x00000010UL) +#define I2C_FLTR_ANFEN_POS (5U) +#define I2C_FLTR_ANFEN (0x00000020UL) + +/******************************************************************************* + Bit definition for Peripheral I2S +*******************************************************************************/ +/* Bit definition for I2S_CTRL register */ +#define I2S_CTRL_TXE_POS (0U) +#define I2S_CTRL_TXE (0x00000001UL) +#define I2S_CTRL_TXIE_POS (1U) +#define I2S_CTRL_TXIE (0x00000002UL) +#define I2S_CTRL_RXE_POS (2U) +#define I2S_CTRL_RXE (0x00000004UL) +#define I2S_CTRL_RXIE_POS (3U) +#define I2S_CTRL_RXIE (0x00000008UL) +#define I2S_CTRL_EIE_POS (4U) +#define I2S_CTRL_EIE (0x00000010UL) +#define I2S_CTRL_WMS_POS (5U) +#define I2S_CTRL_WMS (0x00000020UL) +#define I2S_CTRL_ODD_POS (6U) +#define I2S_CTRL_ODD (0x00000040UL) +#define I2S_CTRL_MCKOE_POS (7U) +#define I2S_CTRL_MCKOE (0x00000080UL) +#define I2S_CTRL_TXBIRQWL_POS (8U) +#define I2S_CTRL_TXBIRQWL (0x00000700UL) +#define I2S_CTRL_TXBIRQWL_0 (0x00000100UL) +#define I2S_CTRL_TXBIRQWL_1 (0x00000200UL) +#define I2S_CTRL_TXBIRQWL_2 (0x00000400UL) +#define I2S_CTRL_RXBIRQWL_POS (12U) +#define I2S_CTRL_RXBIRQWL (0x00007000UL) +#define I2S_CTRL_RXBIRQWL_0 (0x00001000UL) +#define I2S_CTRL_RXBIRQWL_1 (0x00002000UL) +#define I2S_CTRL_RXBIRQWL_2 (0x00004000UL) +#define I2S_CTRL_FIFOR_POS (16U) +#define I2S_CTRL_FIFOR (0x00010000UL) +#define I2S_CTRL_CODECRC_POS (17U) +#define I2S_CTRL_CODECRC (0x00020000UL) +#define I2S_CTRL_I2SPLLSEL_POS (18U) +#define I2S_CTRL_I2SPLLSEL (0x00040000UL) +#define I2S_CTRL_SDOE_POS (19U) +#define I2S_CTRL_SDOE (0x00080000UL) +#define I2S_CTRL_LRCKOE_POS (20U) +#define I2S_CTRL_LRCKOE (0x00100000UL) +#define I2S_CTRL_CKOE_POS (21U) +#define I2S_CTRL_CKOE (0x00200000UL) +#define I2S_CTRL_DUPLEX_POS (22U) +#define I2S_CTRL_DUPLEX (0x00400000UL) +#define I2S_CTRL_CLKSEL_POS (23U) +#define I2S_CTRL_CLKSEL (0x00800000UL) +#define I2S_CTRL_SRST_POS (24U) +#define I2S_CTRL_SRST (0x01000000UL) + +/* Bit definition for I2S_SR register */ +#define I2S_SR_TXBA_POS (0U) +#define I2S_SR_TXBA (0x00000001UL) +#define I2S_SR_RXBA_POS (1U) +#define I2S_SR_RXBA (0x00000002UL) +#define I2S_SR_TXBE_POS (2U) +#define I2S_SR_TXBE (0x00000004UL) +#define I2S_SR_TXBF_POS (3U) +#define I2S_SR_TXBF (0x00000008UL) +#define I2S_SR_RXBE_POS (4U) +#define I2S_SR_RXBE (0x00000010UL) +#define I2S_SR_RXBF_POS (5U) +#define I2S_SR_RXBF (0x00000020UL) + +/* Bit definition for I2S_ER register */ +#define I2S_ER_TXERR_POS (0U) +#define I2S_ER_TXERR (0x00000001UL) +#define I2S_ER_RXERR_POS (1U) +#define I2S_ER_RXERR (0x00000002UL) + +/* Bit definition for I2S_CFGR register */ +#define I2S_CFGR_I2SSTD_POS (0U) +#define I2S_CFGR_I2SSTD (0x00000003UL) +#define I2S_CFGR_I2SSTD_0 (0x00000001UL) +#define I2S_CFGR_I2SSTD_1 (0x00000002UL) +#define I2S_CFGR_DATLEN_POS (2U) +#define I2S_CFGR_DATLEN (0x0000000CUL) +#define I2S_CFGR_DATLEN_0 (0x00000004UL) +#define I2S_CFGR_DATLEN_1 (0x00000008UL) +#define I2S_CFGR_CHLEN_POS (4U) +#define I2S_CFGR_CHLEN (0x00000010UL) +#define I2S_CFGR_PCMSYNC_POS (5U) +#define I2S_CFGR_PCMSYNC (0x00000020UL) + +/* Bit definition for I2S_TXBUF register */ +#define I2S_TXBUF (0xFFFFFFFFUL) + +/* Bit definition for I2S_RXBUF register */ +#define I2S_RXBUF (0xFFFFFFFFUL) + +/* Bit definition for I2S_PR register */ +#define I2S_PR_I2SDIV (0x000000FFUL) + +/******************************************************************************* + Bit definition for Peripheral ICG +*******************************************************************************/ +/* Bit definition for ICG_ICG0 register */ +#define ICG_ICG0_SWDTAUTS_POS (0U) +#define ICG_ICG0_SWDTAUTS (0x00000001UL) +#define ICG_ICG0_SWDTITS_POS (1U) +#define ICG_ICG0_SWDTITS (0x00000002UL) +#define ICG_ICG0_SWDTPERI_POS (2U) +#define ICG_ICG0_SWDTPERI (0x0000000CUL) +#define ICG_ICG0_SWDTPERI_0 (0x00000004UL) +#define ICG_ICG0_SWDTPERI_1 (0x00000008UL) +#define ICG_ICG0_SWDTCKS_POS (4U) +#define ICG_ICG0_SWDTCKS (0x000000F0UL) +#define ICG_ICG0_SWDTCKS_0 (0x00000010UL) +#define ICG_ICG0_SWDTCKS_1 (0x00000020UL) +#define ICG_ICG0_SWDTCKS_2 (0x00000040UL) +#define ICG_ICG0_SWDTCKS_3 (0x00000080UL) +#define ICG_ICG0_SWDTWDPT_POS (8U) +#define ICG_ICG0_SWDTWDPT (0x00000F00UL) +#define ICG_ICG0_SWDTWDPT_0 (0x00000100UL) +#define ICG_ICG0_SWDTWDPT_1 (0x00000200UL) +#define ICG_ICG0_SWDTWDPT_2 (0x00000400UL) +#define ICG_ICG0_SWDTWDPT_3 (0x00000800UL) +#define ICG_ICG0_SWDTSLPOFF_POS (12U) +#define ICG_ICG0_SWDTSLPOFF (0x00001000UL) +#define ICG_ICG0_WDTAUTS_POS (16U) +#define ICG_ICG0_WDTAUTS (0x00010000UL) +#define ICG_ICG0_WDTITS_POS (17U) +#define ICG_ICG0_WDTITS (0x00020000UL) +#define ICG_ICG0_WDTPERI_POS (18U) +#define ICG_ICG0_WDTPERI (0x000C0000UL) +#define ICG_ICG0_WDTPERI_0 (0x00040000UL) +#define ICG_ICG0_WDTPERI_1 (0x00080000UL) +#define ICG_ICG0_WDTCKS_POS (20U) +#define ICG_ICG0_WDTCKS (0x00F00000UL) +#define ICG_ICG0_WDTCKS_0 (0x00100000UL) +#define ICG_ICG0_WDTCKS_1 (0x00200000UL) +#define ICG_ICG0_WDTCKS_2 (0x00400000UL) +#define ICG_ICG0_WDTCKS_3 (0x00800000UL) +#define ICG_ICG0_WDTWDPT_POS (24U) +#define ICG_ICG0_WDTWDPT (0x0F000000UL) +#define ICG_ICG0_WDTWDPT_0 (0x01000000UL) +#define ICG_ICG0_WDTWDPT_1 (0x02000000UL) +#define ICG_ICG0_WDTWDPT_2 (0x04000000UL) +#define ICG_ICG0_WDTWDPT_3 (0x08000000UL) +#define ICG_ICG0_WDTSLPOFF_POS (28U) +#define ICG_ICG0_WDTSLPOFF (0x10000000UL) + +/* Bit definition for ICG_ICG1 register */ +#define ICG_ICG1_HRCFREQSEL_POS (0U) +#define ICG_ICG1_HRCFREQSEL (0x00000001UL) +#define ICG_ICG1_HRCSTOP_POS (8U) +#define ICG_ICG1_HRCSTOP (0x00000100UL) +#define ICG_ICG1_BOR_LEV_POS (16U) +#define ICG_ICG1_BOR_LEV (0x00030000UL) +#define ICG_ICG1_BOR_LEV_0 (0x00010000UL) +#define ICG_ICG1_BOR_LEV_1 (0x00020000UL) +#define ICG_ICG1_BORDIS_POS (18U) +#define ICG_ICG1_BORDIS (0x00040000UL) + +/* Bit definition for ICG_ICG2 register */ +#define ICG_ICG2_BGO1M (0x00FFFFFFUL) + +/* Bit definition for ICG_ICG3 register */ +#define ICG_ICG3_DBUSPRT (0x0000FFFFUL) + +/******************************************************************************* + Bit definition for Peripheral INTC +*******************************************************************************/ +/* Bit definition for INTC_NOCCR register */ +#define INTC_NOCCR_NOCSEL_POS (12U) +#define INTC_NOCCR_NOCSEL (0x00003000UL) + +/* Bit definition for INTC_NMIENR register */ +#define INTC_NMIENR_SWDTENR_POS (1U) +#define INTC_NMIENR_SWDTENR (0x00000002UL) +#define INTC_NMIENR_PVD1ENR_POS (2U) +#define INTC_NMIENR_PVD1ENR (0x00000004UL) +#define INTC_NMIENR_PVD2ENR_POS (3U) +#define INTC_NMIENR_PVD2ENR (0x00000008UL) +#define INTC_NMIENR_XTALSTPENR_POS (5U) +#define INTC_NMIENR_XTALSTPENR (0x00000020UL) +#define INTC_NMIENR_REPENR_POS (8U) +#define INTC_NMIENR_REPENR (0x00000100UL) +#define INTC_NMIENR_RECCENR_POS (9U) +#define INTC_NMIENR_RECCENR (0x00000200UL) +#define INTC_NMIENR_BUSMENR_POS (10U) +#define INTC_NMIENR_BUSMENR (0x00000400UL) +#define INTC_NMIENR_WDTENR_POS (11U) +#define INTC_NMIENR_WDTENR (0x00000800UL) + +/* Bit definition for INTC_NMIFR register */ +#define INTC_NMIFR_SWDTFR_POS (1U) +#define INTC_NMIFR_SWDTFR (0x00000002UL) +#define INTC_NMIFR_PVD1FR_POS (2U) +#define INTC_NMIFR_PVD1FR (0x00000004UL) +#define INTC_NMIFR_PVD2FR_POS (3U) +#define INTC_NMIFR_PVD2FR (0x00000008UL) +#define INTC_NMIFR_XTALSTPFR_POS (5U) +#define INTC_NMIFR_XTALSTPFR (0x00000020UL) +#define INTC_NMIFR_REPFR_POS (8U) +#define INTC_NMIFR_REPFR (0x00000100UL) +#define INTC_NMIFR_RECCFR_POS (9U) +#define INTC_NMIFR_RECCFR (0x00000200UL) +#define INTC_NMIFR_BUSMFR_POS (10U) +#define INTC_NMIFR_BUSMFR (0x00000400UL) +#define INTC_NMIFR_WDTFR_POS (11U) +#define INTC_NMIFR_WDTFR (0x00000800UL) + +/* Bit definition for INTC_NMICFR register */ +#define INTC_NMICFR_SWDTCFR_POS (1U) +#define INTC_NMICFR_SWDTCFR (0x00000002UL) +#define INTC_NMICFR_PVD1CFR_POS (2U) +#define INTC_NMICFR_PVD1CFR (0x00000004UL) +#define INTC_NMICFR_PVD2CFR_POS (3U) +#define INTC_NMICFR_PVD2CFR (0x00000008UL) +#define INTC_NMICFR_XTALSTPCFR_POS (5U) +#define INTC_NMICFR_XTALSTPCFR (0x00000020UL) +#define INTC_NMICFR_REPCFR_POS (8U) +#define INTC_NMICFR_REPCFR (0x00000100UL) +#define INTC_NMICFR_RECCCFR_POS (9U) +#define INTC_NMICFR_RECCCFR (0x00000200UL) +#define INTC_NMICFR_BUSMCFR_POS (10U) +#define INTC_NMICFR_BUSMCFR (0x00000400UL) +#define INTC_NMICFR_WDTCFR_POS (11U) +#define INTC_NMICFR_WDTCFR (0x00000800UL) + +/* Bit definition for INTC_EIRQCR register */ +#define INTC_EIRQCR_EIRQTRG_POS (0U) +#define INTC_EIRQCR_EIRQTRG (0x00000003UL) +#define INTC_EIRQCR_EIRQTRG_0 (0x00000001UL) +#define INTC_EIRQCR_EIRQTRG_1 (0x00000002UL) +#define INTC_EIRQCR_EISMPCLK_POS (4U) +#define INTC_EIRQCR_EISMPCLK (0x00000030UL) +#define INTC_EIRQCR_EISMPCLK_0 (0x00000010UL) +#define INTC_EIRQCR_EISMPCLK_1 (0x00000020UL) +#define INTC_EIRQCR_EFEN_POS (7U) +#define INTC_EIRQCR_EFEN (0x00000080UL) +#define INTC_EIRQCR_NOCEN_POS (15U) +#define INTC_EIRQCR_NOCEN (0x00008000UL) + +/* Bit definition for INTC_WUPEN register */ +#define INTC_WUPEN_EIRQWUEN_POS (0U) +#define INTC_WUPEN_EIRQWUEN (0x0000FFFFUL) +#define INTC_WUPEN_EIRQWUEN_0 (0x00000001UL) +#define INTC_WUPEN_EIRQWUEN_1 (0x00000002UL) +#define INTC_WUPEN_EIRQWUEN_2 (0x00000004UL) +#define INTC_WUPEN_EIRQWUEN_3 (0x00000008UL) +#define INTC_WUPEN_EIRQWUEN_4 (0x00000010UL) +#define INTC_WUPEN_EIRQWUEN_5 (0x00000020UL) +#define INTC_WUPEN_EIRQWUEN_6 (0x00000040UL) +#define INTC_WUPEN_EIRQWUEN_7 (0x00000080UL) +#define INTC_WUPEN_EIRQWUEN_8 (0x00000100UL) +#define INTC_WUPEN_EIRQWUEN_9 (0x00000200UL) +#define INTC_WUPEN_EIRQWUEN_10 (0x00000400UL) +#define INTC_WUPEN_EIRQWUEN_11 (0x00000800UL) +#define INTC_WUPEN_EIRQWUEN_12 (0x00001000UL) +#define INTC_WUPEN_EIRQWUEN_13 (0x00002000UL) +#define INTC_WUPEN_EIRQWUEN_14 (0x00004000UL) +#define INTC_WUPEN_EIRQWUEN_15 (0x00008000UL) +#define INTC_WUPEN_SWDTWUEN_POS (16U) +#define INTC_WUPEN_SWDTWUEN (0x00010000UL) +#define INTC_WUPEN_PVD1WUEN_POS (17U) +#define INTC_WUPEN_PVD1WUEN (0x00020000UL) +#define INTC_WUPEN_PVD2WUEN_POS (18U) +#define INTC_WUPEN_PVD2WUEN (0x00040000UL) +#define INTC_WUPEN_CMPWUEN_POS (19U) +#define INTC_WUPEN_CMPWUEN (0x00080000UL) +#define INTC_WUPEN_WKTMWUEN_POS (20U) +#define INTC_WUPEN_WKTMWUEN (0x00100000UL) +#define INTC_WUPEN_RTCALMWUEN_POS (21U) +#define INTC_WUPEN_RTCALMWUEN (0x00200000UL) +#define INTC_WUPEN_RTCPRDWUEN_POS (22U) +#define INTC_WUPEN_RTCPRDWUEN (0x00400000UL) +#define INTC_WUPEN_TMR0GCMWUEN_POS (23U) +#define INTC_WUPEN_TMR0GCMWUEN (0x00800000UL) +#define INTC_WUPEN_TMR2GCMWUEN_POS (24U) +#define INTC_WUPEN_TMR2GCMWUEN (0x01000000UL) +#define INTC_WUPEN_TMR2OVFWUEN_POS (25U) +#define INTC_WUPEN_TMR2OVFWUEN (0x02000000UL) +#define INTC_WUPEN_RXWUEN_POS (26U) +#define INTC_WUPEN_RXWUEN (0x04000000UL) +#define INTC_WUPEN_USHWUEN_POS (27U) +#define INTC_WUPEN_USHWUEN (0x08000000UL) +#define INTC_WUPEN_USFWUEN_POS (28U) +#define INTC_WUPEN_USFWUEN (0x10000000UL) +#define INTC_WUPEN_ETHWUEN_POS (29U) +#define INTC_WUPEN_ETHWUEN (0x20000000UL) + +/* Bit definition for INTC_EIRQFR register */ +#define INTC_EIRQFR_EIRQFR0_POS (0U) +#define INTC_EIRQFR_EIRQFR0 (0x00000001UL) +#define INTC_EIRQFR_EIRQFR1_POS (1U) +#define INTC_EIRQFR_EIRQFR1 (0x00000002UL) +#define INTC_EIRQFR_EIRQFR2_POS (2U) +#define INTC_EIRQFR_EIRQFR2 (0x00000004UL) +#define INTC_EIRQFR_EIRQFR3_POS (3U) +#define INTC_EIRQFR_EIRQFR3 (0x00000008UL) +#define INTC_EIRQFR_EIRQFR4_POS (4U) +#define INTC_EIRQFR_EIRQFR4 (0x00000010UL) +#define INTC_EIRQFR_EIRQFR5_POS (5U) +#define INTC_EIRQFR_EIRQFR5 (0x00000020UL) +#define INTC_EIRQFR_EIRQFR6_POS (6U) +#define INTC_EIRQFR_EIRQFR6 (0x00000040UL) +#define INTC_EIRQFR_EIRQFR7_POS (7U) +#define INTC_EIRQFR_EIRQFR7 (0x00000080UL) +#define INTC_EIRQFR_EIRQFR8_POS (8U) +#define INTC_EIRQFR_EIRQFR8 (0x00000100UL) +#define INTC_EIRQFR_EIRQFR9_POS (9U) +#define INTC_EIRQFR_EIRQFR9 (0x00000200UL) +#define INTC_EIRQFR_EIRQFR10_POS (10U) +#define INTC_EIRQFR_EIRQFR10 (0x00000400UL) +#define INTC_EIRQFR_EIRQFR11_POS (11U) +#define INTC_EIRQFR_EIRQFR11 (0x00000800UL) +#define INTC_EIRQFR_EIRQFR12_POS (12U) +#define INTC_EIRQFR_EIRQFR12 (0x00001000UL) +#define INTC_EIRQFR_EIRQFR13_POS (13U) +#define INTC_EIRQFR_EIRQFR13 (0x00002000UL) +#define INTC_EIRQFR_EIRQFR14_POS (14U) +#define INTC_EIRQFR_EIRQFR14 (0x00004000UL) +#define INTC_EIRQFR_EIRQFR15_POS (15U) +#define INTC_EIRQFR_EIRQFR15 (0x00008000UL) + +/* Bit definition for INTC_EIRQCFR register */ +#define INTC_EIRQCFR_EIRQCFR0_POS (0U) +#define INTC_EIRQCFR_EIRQCFR0 (0x00000001UL) +#define INTC_EIRQCFR_EIRQCFR1_POS (1U) +#define INTC_EIRQCFR_EIRQCFR1 (0x00000002UL) +#define INTC_EIRQCFR_EIRQCFR2_POS (2U) +#define INTC_EIRQCFR_EIRQCFR2 (0x00000004UL) +#define INTC_EIRQCFR_EIRQCFR3_POS (3U) +#define INTC_EIRQCFR_EIRQCFR3 (0x00000008UL) +#define INTC_EIRQCFR_EIRQCFR4_POS (4U) +#define INTC_EIRQCFR_EIRQCFR4 (0x00000010UL) +#define INTC_EIRQCFR_EIRQCFR5_POS (5U) +#define INTC_EIRQCFR_EIRQCFR5 (0x00000020UL) +#define INTC_EIRQCFR_EIRQCFR6_POS (6U) +#define INTC_EIRQCFR_EIRQCFR6 (0x00000040UL) +#define INTC_EIRQCFR_EIRQCFR7_POS (7U) +#define INTC_EIRQCFR_EIRQCFR7 (0x00000080UL) +#define INTC_EIRQCFR_EIRQCFR8_POS (8U) +#define INTC_EIRQCFR_EIRQCFR8 (0x00000100UL) +#define INTC_EIRQCFR_EIRQCFR9_POS (9U) +#define INTC_EIRQCFR_EIRQCFR9 (0x00000200UL) +#define INTC_EIRQCFR_EIRQCFR10_POS (10U) +#define INTC_EIRQCFR_EIRQCFR10 (0x00000400UL) +#define INTC_EIRQCFR_EIRQCFR11_POS (11U) +#define INTC_EIRQCFR_EIRQCFR11 (0x00000800UL) +#define INTC_EIRQCFR_EIRQCFR12_POS (12U) +#define INTC_EIRQCFR_EIRQCFR12 (0x00001000UL) +#define INTC_EIRQCFR_EIRQCFR13_POS (13U) +#define INTC_EIRQCFR_EIRQCFR13 (0x00002000UL) +#define INTC_EIRQCFR_EIRQCFR14_POS (14U) +#define INTC_EIRQCFR_EIRQCFR14 (0x00004000UL) +#define INTC_EIRQCFR_EIRQCFR15_POS (15U) +#define INTC_EIRQCFR_EIRQCFR15 (0x00008000UL) + +/* Bit definition for INTC_SEL register */ +#define INTC_SEL_INTSEL (0x000001FFUL) + +/* Bit definition for INTC_VSSEL register */ +#define INTC_VSSEL_VSEL0_POS (0U) +#define INTC_VSSEL_VSEL0 (0x00000001UL) +#define INTC_VSSEL_VSEL1_POS (1U) +#define INTC_VSSEL_VSEL1 (0x00000002UL) +#define INTC_VSSEL_VSEL2_POS (2U) +#define INTC_VSSEL_VSEL2 (0x00000004UL) +#define INTC_VSSEL_VSEL3_POS (3U) +#define INTC_VSSEL_VSEL3 (0x00000008UL) +#define INTC_VSSEL_VSEL4_POS (4U) +#define INTC_VSSEL_VSEL4 (0x00000010UL) +#define INTC_VSSEL_VSEL5_POS (5U) +#define INTC_VSSEL_VSEL5 (0x00000020UL) +#define INTC_VSSEL_VSEL6_POS (6U) +#define INTC_VSSEL_VSEL6 (0x00000040UL) +#define INTC_VSSEL_VSEL7_POS (7U) +#define INTC_VSSEL_VSEL7 (0x00000080UL) +#define INTC_VSSEL_VSEL8_POS (8U) +#define INTC_VSSEL_VSEL8 (0x00000100UL) +#define INTC_VSSEL_VSEL9_POS (9U) +#define INTC_VSSEL_VSEL9 (0x00000200UL) +#define INTC_VSSEL_VSEL10_POS (10U) +#define INTC_VSSEL_VSEL10 (0x00000400UL) +#define INTC_VSSEL_VSEL11_POS (11U) +#define INTC_VSSEL_VSEL11 (0x00000800UL) +#define INTC_VSSEL_VSEL12_POS (12U) +#define INTC_VSSEL_VSEL12 (0x00001000UL) +#define INTC_VSSEL_VSEL13_POS (13U) +#define INTC_VSSEL_VSEL13 (0x00002000UL) +#define INTC_VSSEL_VSEL14_POS (14U) +#define INTC_VSSEL_VSEL14 (0x00004000UL) +#define INTC_VSSEL_VSEL15_POS (15U) +#define INTC_VSSEL_VSEL15 (0x00008000UL) +#define INTC_VSSEL_VSEL16_POS (16U) +#define INTC_VSSEL_VSEL16 (0x00010000UL) +#define INTC_VSSEL_VSEL17_POS (17U) +#define INTC_VSSEL_VSEL17 (0x00020000UL) +#define INTC_VSSEL_VSEL18_POS (18U) +#define INTC_VSSEL_VSEL18 (0x00040000UL) +#define INTC_VSSEL_VSEL19_POS (19U) +#define INTC_VSSEL_VSEL19 (0x00080000UL) +#define INTC_VSSEL_VSEL20_POS (20U) +#define INTC_VSSEL_VSEL20 (0x00100000UL) +#define INTC_VSSEL_VSEL21_POS (21U) +#define INTC_VSSEL_VSEL21 (0x00200000UL) +#define INTC_VSSEL_VSEL22_POS (22U) +#define INTC_VSSEL_VSEL22 (0x00400000UL) +#define INTC_VSSEL_VSEL23_POS (23U) +#define INTC_VSSEL_VSEL23 (0x00800000UL) +#define INTC_VSSEL_VSEL24_POS (24U) +#define INTC_VSSEL_VSEL24 (0x01000000UL) +#define INTC_VSSEL_VSEL25_POS (25U) +#define INTC_VSSEL_VSEL25 (0x02000000UL) +#define INTC_VSSEL_VSEL26_POS (26U) +#define INTC_VSSEL_VSEL26 (0x04000000UL) +#define INTC_VSSEL_VSEL27_POS (27U) +#define INTC_VSSEL_VSEL27 (0x08000000UL) +#define INTC_VSSEL_VSEL28_POS (28U) +#define INTC_VSSEL_VSEL28 (0x10000000UL) +#define INTC_VSSEL_VSEL29_POS (29U) +#define INTC_VSSEL_VSEL29 (0x20000000UL) +#define INTC_VSSEL_VSEL30_POS (30U) +#define INTC_VSSEL_VSEL30 (0x40000000UL) +#define INTC_VSSEL_VSEL31_POS (31U) +#define INTC_VSSEL_VSEL31 (0x80000000UL) + +/* Bit definition for INTC_SWIER register */ +#define INTC_SWIER_SWIE0_POS (0U) +#define INTC_SWIER_SWIE0 (0x00000001UL) +#define INTC_SWIER_SWIE1_POS (1U) +#define INTC_SWIER_SWIE1 (0x00000002UL) +#define INTC_SWIER_SWIE2_POS (2U) +#define INTC_SWIER_SWIE2 (0x00000004UL) +#define INTC_SWIER_SWIE3_POS (3U) +#define INTC_SWIER_SWIE3 (0x00000008UL) +#define INTC_SWIER_SWIE4_POS (4U) +#define INTC_SWIER_SWIE4 (0x00000010UL) +#define INTC_SWIER_SWIE5_POS (5U) +#define INTC_SWIER_SWIE5 (0x00000020UL) +#define INTC_SWIER_SWIE6_POS (6U) +#define INTC_SWIER_SWIE6 (0x00000040UL) +#define INTC_SWIER_SWIE7_POS (7U) +#define INTC_SWIER_SWIE7 (0x00000080UL) +#define INTC_SWIER_SWIE8_POS (8U) +#define INTC_SWIER_SWIE8 (0x00000100UL) +#define INTC_SWIER_SWIE9_POS (9U) +#define INTC_SWIER_SWIE9 (0x00000200UL) +#define INTC_SWIER_SWIE10_POS (10U) +#define INTC_SWIER_SWIE10 (0x00000400UL) +#define INTC_SWIER_SWIE11_POS (11U) +#define INTC_SWIER_SWIE11 (0x00000800UL) +#define INTC_SWIER_SWIE12_POS (12U) +#define INTC_SWIER_SWIE12 (0x00001000UL) +#define INTC_SWIER_SWIE13_POS (13U) +#define INTC_SWIER_SWIE13 (0x00002000UL) +#define INTC_SWIER_SWIE14_POS (14U) +#define INTC_SWIER_SWIE14 (0x00004000UL) +#define INTC_SWIER_SWIE15_POS (15U) +#define INTC_SWIER_SWIE15 (0x00008000UL) +#define INTC_SWIER_SWIE16_POS (16U) +#define INTC_SWIER_SWIE16 (0x00010000UL) +#define INTC_SWIER_SWIE17_POS (17U) +#define INTC_SWIER_SWIE17 (0x00020000UL) +#define INTC_SWIER_SWIE18_POS (18U) +#define INTC_SWIER_SWIE18 (0x00040000UL) +#define INTC_SWIER_SWIE19_POS (19U) +#define INTC_SWIER_SWIE19 (0x00080000UL) +#define INTC_SWIER_SWIE20_POS (20U) +#define INTC_SWIER_SWIE20 (0x00100000UL) +#define INTC_SWIER_SWIE21_POS (21U) +#define INTC_SWIER_SWIE21 (0x00200000UL) +#define INTC_SWIER_SWIE22_POS (22U) +#define INTC_SWIER_SWIE22 (0x00400000UL) +#define INTC_SWIER_SWIE23_POS (23U) +#define INTC_SWIER_SWIE23 (0x00800000UL) +#define INTC_SWIER_SWIE24_POS (24U) +#define INTC_SWIER_SWIE24 (0x01000000UL) +#define INTC_SWIER_SWIE25_POS (25U) +#define INTC_SWIER_SWIE25 (0x02000000UL) +#define INTC_SWIER_SWIE26_POS (26U) +#define INTC_SWIER_SWIE26 (0x04000000UL) +#define INTC_SWIER_SWIE27_POS (27U) +#define INTC_SWIER_SWIE27 (0x08000000UL) +#define INTC_SWIER_SWIE28_POS (28U) +#define INTC_SWIER_SWIE28 (0x10000000UL) +#define INTC_SWIER_SWIE29_POS (29U) +#define INTC_SWIER_SWIE29 (0x20000000UL) +#define INTC_SWIER_SWIE30_POS (30U) +#define INTC_SWIER_SWIE30 (0x40000000UL) +#define INTC_SWIER_SWIE31_POS (31U) +#define INTC_SWIER_SWIE31 (0x80000000UL) + +/* Bit definition for INTC_EVTER register */ +#define INTC_EVTER_EVTE0_POS (0U) +#define INTC_EVTER_EVTE0 (0x00000001UL) +#define INTC_EVTER_EVTE1_POS (1U) +#define INTC_EVTER_EVTE1 (0x00000002UL) +#define INTC_EVTER_EVTE2_POS (2U) +#define INTC_EVTER_EVTE2 (0x00000004UL) +#define INTC_EVTER_EVTE3_POS (3U) +#define INTC_EVTER_EVTE3 (0x00000008UL) +#define INTC_EVTER_EVTE4_POS (4U) +#define INTC_EVTER_EVTE4 (0x00000010UL) +#define INTC_EVTER_EVTE5_POS (5U) +#define INTC_EVTER_EVTE5 (0x00000020UL) +#define INTC_EVTER_EVTE6_POS (6U) +#define INTC_EVTER_EVTE6 (0x00000040UL) +#define INTC_EVTER_EVTE7_POS (7U) +#define INTC_EVTER_EVTE7 (0x00000080UL) +#define INTC_EVTER_EVTE8_POS (8U) +#define INTC_EVTER_EVTE8 (0x00000100UL) +#define INTC_EVTER_EVTE9_POS (9U) +#define INTC_EVTER_EVTE9 (0x00000200UL) +#define INTC_EVTER_EVTE10_POS (10U) +#define INTC_EVTER_EVTE10 (0x00000400UL) +#define INTC_EVTER_EVTE11_POS (11U) +#define INTC_EVTER_EVTE11 (0x00000800UL) +#define INTC_EVTER_EVTE12_POS (12U) +#define INTC_EVTER_EVTE12 (0x00001000UL) +#define INTC_EVTER_EVTE13_POS (13U) +#define INTC_EVTER_EVTE13 (0x00002000UL) +#define INTC_EVTER_EVTE14_POS (14U) +#define INTC_EVTER_EVTE14 (0x00004000UL) +#define INTC_EVTER_EVTE15_POS (15U) +#define INTC_EVTER_EVTE15 (0x00008000UL) +#define INTC_EVTER_EVTE16_POS (16U) +#define INTC_EVTER_EVTE16 (0x00010000UL) +#define INTC_EVTER_EVTE17_POS (17U) +#define INTC_EVTER_EVTE17 (0x00020000UL) +#define INTC_EVTER_EVTE18_POS (18U) +#define INTC_EVTER_EVTE18 (0x00040000UL) +#define INTC_EVTER_EVTE19_POS (19U) +#define INTC_EVTER_EVTE19 (0x00080000UL) +#define INTC_EVTER_EVTE20_POS (20U) +#define INTC_EVTER_EVTE20 (0x00100000UL) +#define INTC_EVTER_EVTE21_POS (21U) +#define INTC_EVTER_EVTE21 (0x00200000UL) +#define INTC_EVTER_EVTE22_POS (22U) +#define INTC_EVTER_EVTE22 (0x00400000UL) +#define INTC_EVTER_EVTE23_POS (23U) +#define INTC_EVTER_EVTE23 (0x00800000UL) +#define INTC_EVTER_EVTE24_POS (24U) +#define INTC_EVTER_EVTE24 (0x01000000UL) +#define INTC_EVTER_EVTE25_POS (25U) +#define INTC_EVTER_EVTE25 (0x02000000UL) +#define INTC_EVTER_EVTE26_POS (26U) +#define INTC_EVTER_EVTE26 (0x04000000UL) +#define INTC_EVTER_EVTE27_POS (27U) +#define INTC_EVTER_EVTE27 (0x08000000UL) +#define INTC_EVTER_EVTE28_POS (28U) +#define INTC_EVTER_EVTE28 (0x10000000UL) +#define INTC_EVTER_EVTE29_POS (29U) +#define INTC_EVTER_EVTE29 (0x20000000UL) +#define INTC_EVTER_EVTE30_POS (30U) +#define INTC_EVTER_EVTE30 (0x40000000UL) +#define INTC_EVTER_EVTE31_POS (31U) +#define INTC_EVTER_EVTE31 (0x80000000UL) + +/* Bit definition for INTC_IER register */ +#define INTC_IER_IER0_POS (0U) +#define INTC_IER_IER0 (0x00000001UL) +#define INTC_IER_IER1_POS (1U) +#define INTC_IER_IER1 (0x00000002UL) +#define INTC_IER_IER2_POS (2U) +#define INTC_IER_IER2 (0x00000004UL) +#define INTC_IER_IER3_POS (3U) +#define INTC_IER_IER3 (0x00000008UL) +#define INTC_IER_IER4_POS (4U) +#define INTC_IER_IER4 (0x00000010UL) +#define INTC_IER_IER5_POS (5U) +#define INTC_IER_IER5 (0x00000020UL) +#define INTC_IER_IER6_POS (6U) +#define INTC_IER_IER6 (0x00000040UL) +#define INTC_IER_IER7_POS (7U) +#define INTC_IER_IER7 (0x00000080UL) +#define INTC_IER_IER8_POS (8U) +#define INTC_IER_IER8 (0x00000100UL) +#define INTC_IER_IER9_POS (9U) +#define INTC_IER_IER9 (0x00000200UL) +#define INTC_IER_IER10_POS (10U) +#define INTC_IER_IER10 (0x00000400UL) +#define INTC_IER_IER11_POS (11U) +#define INTC_IER_IER11 (0x00000800UL) +#define INTC_IER_IER12_POS (12U) +#define INTC_IER_IER12 (0x00001000UL) +#define INTC_IER_IER13_POS (13U) +#define INTC_IER_IER13 (0x00002000UL) +#define INTC_IER_IER14_POS (14U) +#define INTC_IER_IER14 (0x00004000UL) +#define INTC_IER_IER15_POS (15U) +#define INTC_IER_IER15 (0x00008000UL) +#define INTC_IER_IER16_POS (16U) +#define INTC_IER_IER16 (0x00010000UL) +#define INTC_IER_IER17_POS (17U) +#define INTC_IER_IER17 (0x00020000UL) +#define INTC_IER_IER18_POS (18U) +#define INTC_IER_IER18 (0x00040000UL) +#define INTC_IER_IER19_POS (19U) +#define INTC_IER_IER19 (0x00080000UL) +#define INTC_IER_IER20_POS (20U) +#define INTC_IER_IER20 (0x00100000UL) +#define INTC_IER_IER21_POS (21U) +#define INTC_IER_IER21 (0x00200000UL) +#define INTC_IER_IER22_POS (22U) +#define INTC_IER_IER22 (0x00400000UL) +#define INTC_IER_IER23_POS (23U) +#define INTC_IER_IER23 (0x00800000UL) +#define INTC_IER_IER24_POS (24U) +#define INTC_IER_IER24 (0x01000000UL) +#define INTC_IER_IER25_POS (25U) +#define INTC_IER_IER25 (0x02000000UL) +#define INTC_IER_IER26_POS (26U) +#define INTC_IER_IER26 (0x04000000UL) +#define INTC_IER_IER27_POS (27U) +#define INTC_IER_IER27 (0x08000000UL) +#define INTC_IER_IER28_POS (28U) +#define INTC_IER_IER28 (0x10000000UL) +#define INTC_IER_IER29_POS (29U) +#define INTC_IER_IER29 (0x20000000UL) +#define INTC_IER_IER30_POS (30U) +#define INTC_IER_IER30 (0x40000000UL) +#define INTC_IER_IER31_POS (31U) +#define INTC_IER_IER31 (0x80000000UL) + +/******************************************************************************* + Bit definition for Peripheral KEYSCAN +*******************************************************************************/ +/* Bit definition for KEYSCAN_SCR register */ +#define KEYSCAN_SCR_KEYINSEL_POS (0U) +#define KEYSCAN_SCR_KEYINSEL (0x0000FFFFUL) +#define KEYSCAN_SCR_KEYINSEL_0 (0x00000001UL) +#define KEYSCAN_SCR_KEYINSEL_1 (0x00000002UL) +#define KEYSCAN_SCR_KEYINSEL_2 (0x00000004UL) +#define KEYSCAN_SCR_KEYINSEL_3 (0x00000008UL) +#define KEYSCAN_SCR_KEYINSEL_4 (0x00000010UL) +#define KEYSCAN_SCR_KEYINSEL_5 (0x00000020UL) +#define KEYSCAN_SCR_KEYINSEL_6 (0x00000040UL) +#define KEYSCAN_SCR_KEYINSEL_7 (0x00000080UL) +#define KEYSCAN_SCR_KEYINSEL_8 (0x00000100UL) +#define KEYSCAN_SCR_KEYINSEL_9 (0x00000200UL) +#define KEYSCAN_SCR_KEYINSEL_10 (0x00000400UL) +#define KEYSCAN_SCR_KEYINSEL_11 (0x00000800UL) +#define KEYSCAN_SCR_KEYINSEL_12 (0x00001000UL) +#define KEYSCAN_SCR_KEYINSEL_13 (0x00002000UL) +#define KEYSCAN_SCR_KEYINSEL_14 (0x00004000UL) +#define KEYSCAN_SCR_KEYINSEL_15 (0x00008000UL) +#define KEYSCAN_SCR_KEYOUTSEL_POS (16U) +#define KEYSCAN_SCR_KEYOUTSEL (0x00070000UL) +#define KEYSCAN_SCR_CKSEL_POS (20U) +#define KEYSCAN_SCR_CKSEL (0x00300000UL) +#define KEYSCAN_SCR_CKSEL_0 (0x00100000UL) +#define KEYSCAN_SCR_CKSEL_1 (0x00200000UL) +#define KEYSCAN_SCR_T_LLEVEL_POS (24U) +#define KEYSCAN_SCR_T_LLEVEL (0x1F000000UL) +#define KEYSCAN_SCR_T_HIZ_POS (29U) +#define KEYSCAN_SCR_T_HIZ (0xE0000000UL) + +/* Bit definition for KEYSCAN_SER register */ +#define KEYSCAN_SER_SEN (0x00000001UL) + +/* Bit definition for KEYSCAN_SSR register */ +#define KEYSCAN_SSR_INDEX (0x00000007UL) + +/******************************************************************************* + Bit definition for Peripheral MAU +*******************************************************************************/ +/* Bit definition for MAU_CSR register */ +#define MAU_CSR_START_POS (0U) +#define MAU_CSR_START (0x00000001UL) +#define MAU_CSR_INTEN_POS (1U) +#define MAU_CSR_INTEN (0x00000002UL) +#define MAU_CSR_BUSY_POS (3U) +#define MAU_CSR_BUSY (0x00000008UL) +#define MAU_CSR_SHIFT_POS (8U) +#define MAU_CSR_SHIFT (0x00001F00UL) + +/* Bit definition for MAU_DTR0 register */ +#define MAU_DTR0 (0xFFFFFFFFUL) + +/* Bit definition for MAU_RTR0 register */ +#define MAU_RTR0_SQRT_DOUT (0x0001FFFFUL) + +/* Bit definition for MAU_DTR1 register */ +#define MAU_DTR1_SIN_DIN (0x00000FFFUL) + +/* Bit definition for MAU_RTR1 register */ +#define MAU_RTR1_SIN_DOUT (0x0000FFFFUL) + +/******************************************************************************* + Bit definition for Peripheral MPU +*******************************************************************************/ +/* Bit definition for MPU_RGD register */ +#define MPU_RGD_MPURGSIZE_POS (0U) +#define MPU_RGD_MPURGSIZE (0x0000001FUL) +#define MPU_RGD_MPURGSIZE_0 (0x00000001UL) +#define MPU_RGD_MPURGSIZE_1 (0x00000002UL) +#define MPU_RGD_MPURGSIZE_2 (0x00000004UL) +#define MPU_RGD_MPURGSIZE_3 (0x00000008UL) +#define MPU_RGD_MPURGSIZE_4 (0x00000010UL) +#define MPU_RGD_MPURGADDR_POS (5U) +#define MPU_RGD_MPURGADDR (0xFFFFFFE0UL) + +/* Bit definition for MPU_SR register */ +#define MPU_SR_SMPU1EAF_POS (0U) +#define MPU_SR_SMPU1EAF (0x00000001UL) +#define MPU_SR_SMPU2EAF_POS (1U) +#define MPU_SR_SMPU2EAF (0x00000002UL) +#define MPU_SR_FMPUEAF_POS (2U) +#define MPU_SR_FMPUEAF (0x00000004UL) +#define MPU_SR_HMPUEAF_POS (3U) +#define MPU_SR_HMPUEAF (0x00000008UL) +#define MPU_SR_EMPUEAF_POS (4U) +#define MPU_SR_EMPUEAF (0x00000010UL) + +/* Bit definition for MPU_ECLR register */ +#define MPU_ECLR_SMPU1ECLR_POS (0U) +#define MPU_ECLR_SMPU1ECLR (0x00000001UL) +#define MPU_ECLR_SMPU2ECLR_POS (1U) +#define MPU_ECLR_SMPU2ECLR (0x00000002UL) +#define MPU_ECLR_FMPUECLR_POS (2U) +#define MPU_ECLR_FMPUECLR (0x00000004UL) +#define MPU_ECLR_HMPUECLR_POS (3U) +#define MPU_ECLR_HMPUECLR (0x00000008UL) +#define MPU_ECLR_EMPUECLR_POS (4U) +#define MPU_ECLR_EMPUECLR (0x00000010UL) + +/* Bit definition for MPU_WP register */ +#define MPU_WP_MPUWE_POS (0U) +#define MPU_WP_MPUWE (0x00000001UL) +#define MPU_WP_WKEY_POS (1U) +#define MPU_WP_WKEY (0x0000FFFEUL) + +/* Bit definition for MPU_IPPR register */ +#define MPU_IPPR_AESRDP_POS (0U) +#define MPU_IPPR_AESRDP (0x00000001UL) +#define MPU_IPPR_AESWRP_POS (1U) +#define MPU_IPPR_AESWRP (0x00000002UL) +#define MPU_IPPR_HASHRDP_POS (2U) +#define MPU_IPPR_HASHRDP (0x00000004UL) +#define MPU_IPPR_HASHWRP_POS (3U) +#define MPU_IPPR_HASHWRP (0x00000008UL) +#define MPU_IPPR_TRNGRDP_POS (4U) +#define MPU_IPPR_TRNGRDP (0x00000010UL) +#define MPU_IPPR_TRNGWRP_POS (5U) +#define MPU_IPPR_TRNGWRP (0x00000020UL) +#define MPU_IPPR_CRCRDP_POS (6U) +#define MPU_IPPR_CRCRDP (0x00000040UL) +#define MPU_IPPR_CRCWRP_POS (7U) +#define MPU_IPPR_CRCWRP (0x00000080UL) +#define MPU_IPPR_EFMRDP_POS (8U) +#define MPU_IPPR_EFMRDP (0x00000100UL) +#define MPU_IPPR_EFMWRP_POS (9U) +#define MPU_IPPR_EFMWRP (0x00000200UL) +#define MPU_IPPR_WDTRDP_POS (12U) +#define MPU_IPPR_WDTRDP (0x00001000UL) +#define MPU_IPPR_WDTWRP_POS (13U) +#define MPU_IPPR_WDTWRP (0x00002000UL) +#define MPU_IPPR_SWDTRDP_POS (14U) +#define MPU_IPPR_SWDTRDP (0x00004000UL) +#define MPU_IPPR_SWDTWRP_POS (15U) +#define MPU_IPPR_SWDTWRP (0x00008000UL) +#define MPU_IPPR_BKSRAMRDP_POS (16U) +#define MPU_IPPR_BKSRAMRDP (0x00010000UL) +#define MPU_IPPR_BKSRAMWRP_POS (17U) +#define MPU_IPPR_BKSRAMWRP (0x00020000UL) +#define MPU_IPPR_RTCRDP_POS (18U) +#define MPU_IPPR_RTCRDP (0x00040000UL) +#define MPU_IPPR_RTCWRP_POS (19U) +#define MPU_IPPR_RTCWRP (0x00080000UL) +#define MPU_IPPR_DMPURDP_POS (20U) +#define MPU_IPPR_DMPURDP (0x00100000UL) +#define MPU_IPPR_DMPUWRP_POS (21U) +#define MPU_IPPR_DMPUWRP (0x00200000UL) +#define MPU_IPPR_SRAMCRDP_POS (22U) +#define MPU_IPPR_SRAMCRDP (0x00400000UL) +#define MPU_IPPR_SRAMCWRP_POS (23U) +#define MPU_IPPR_SRAMCWRP (0x00800000UL) +#define MPU_IPPR_INTCRDP_POS (24U) +#define MPU_IPPR_INTCRDP (0x01000000UL) +#define MPU_IPPR_INTCWRP_POS (25U) +#define MPU_IPPR_INTCWRP (0x02000000UL) +#define MPU_IPPR_SYSCRDP_POS (26U) +#define MPU_IPPR_SYSCRDP (0x04000000UL) +#define MPU_IPPR_SYSCWRP_POS (27U) +#define MPU_IPPR_SYSCWRP (0x08000000UL) +#define MPU_IPPR_MSTPRDP_POS (28U) +#define MPU_IPPR_MSTPRDP (0x10000000UL) +#define MPU_IPPR_MSPTWRP_POS (29U) +#define MPU_IPPR_MSPTWRP (0x20000000UL) +#define MPU_IPPR_BUSERRE_POS (31U) +#define MPU_IPPR_BUSERRE (0x80000000UL) + +/* Bit definition for MPU_S1RGE register */ +#define MPU_S1RGE_S1RG0E_POS (0U) +#define MPU_S1RGE_S1RG0E (0x00000001UL) +#define MPU_S1RGE_S1RG1E_POS (1U) +#define MPU_S1RGE_S1RG1E (0x00000002UL) +#define MPU_S1RGE_S1RG2E_POS (2U) +#define MPU_S1RGE_S1RG2E (0x00000004UL) +#define MPU_S1RGE_S1RG3E_POS (3U) +#define MPU_S1RGE_S1RG3E (0x00000008UL) +#define MPU_S1RGE_S1RG4E_POS (4U) +#define MPU_S1RGE_S1RG4E (0x00000010UL) +#define MPU_S1RGE_S1RG5E_POS (5U) +#define MPU_S1RGE_S1RG5E (0x00000020UL) +#define MPU_S1RGE_S1RG6E_POS (6U) +#define MPU_S1RGE_S1RG6E (0x00000040UL) +#define MPU_S1RGE_S1RG7E_POS (7U) +#define MPU_S1RGE_S1RG7E (0x00000080UL) +#define MPU_S1RGE_S1RG8E_POS (8U) +#define MPU_S1RGE_S1RG8E (0x00000100UL) +#define MPU_S1RGE_S1RG9E_POS (9U) +#define MPU_S1RGE_S1RG9E (0x00000200UL) +#define MPU_S1RGE_S1RG10E_POS (10U) +#define MPU_S1RGE_S1RG10E (0x00000400UL) +#define MPU_S1RGE_S1RG11E_POS (11U) +#define MPU_S1RGE_S1RG11E (0x00000800UL) +#define MPU_S1RGE_S1RG12E_POS (12U) +#define MPU_S1RGE_S1RG12E (0x00001000UL) +#define MPU_S1RGE_S1RG13E_POS (13U) +#define MPU_S1RGE_S1RG13E (0x00002000UL) +#define MPU_S1RGE_S1RG14E_POS (14U) +#define MPU_S1RGE_S1RG14E (0x00004000UL) +#define MPU_S1RGE_S1RG15E_POS (15U) +#define MPU_S1RGE_S1RG15E (0x00008000UL) + +/* Bit definition for MPU_S1RGWP register */ +#define MPU_S1RGWP_S1RG0WP_POS (0U) +#define MPU_S1RGWP_S1RG0WP (0x00000001UL) +#define MPU_S1RGWP_S1RG1WP_POS (1U) +#define MPU_S1RGWP_S1RG1WP (0x00000002UL) +#define MPU_S1RGWP_S1RG2WP_POS (2U) +#define MPU_S1RGWP_S1RG2WP (0x00000004UL) +#define MPU_S1RGWP_S1RG3WP_POS (3U) +#define MPU_S1RGWP_S1RG3WP (0x00000008UL) +#define MPU_S1RGWP_S1RG4WP_POS (4U) +#define MPU_S1RGWP_S1RG4WP (0x00000010UL) +#define MPU_S1RGWP_S1RG5WP_POS (5U) +#define MPU_S1RGWP_S1RG5WP (0x00000020UL) +#define MPU_S1RGWP_S1RG6WP_POS (6U) +#define MPU_S1RGWP_S1RG6WP (0x00000040UL) +#define MPU_S1RGWP_S1RG7WP_POS (7U) +#define MPU_S1RGWP_S1RG7WP (0x00000080UL) +#define MPU_S1RGWP_S1RG8WP_POS (8U) +#define MPU_S1RGWP_S1RG8WP (0x00000100UL) +#define MPU_S1RGWP_S1RG9WP_POS (9U) +#define MPU_S1RGWP_S1RG9WP (0x00000200UL) +#define MPU_S1RGWP_S1RG10WP_POS (10U) +#define MPU_S1RGWP_S1RG10WP (0x00000400UL) +#define MPU_S1RGWP_S1RG11WP_POS (11U) +#define MPU_S1RGWP_S1RG11WP (0x00000800UL) +#define MPU_S1RGWP_S1RG12WP_POS (12U) +#define MPU_S1RGWP_S1RG12WP (0x00001000UL) +#define MPU_S1RGWP_S1RG13WP_POS (13U) +#define MPU_S1RGWP_S1RG13WP (0x00002000UL) +#define MPU_S1RGWP_S1RG14WP_POS (14U) +#define MPU_S1RGWP_S1RG14WP (0x00004000UL) +#define MPU_S1RGWP_S1RG15WP_POS (15U) +#define MPU_S1RGWP_S1RG15WP (0x00008000UL) + +/* Bit definition for MPU_S1RGRP register */ +#define MPU_S1RGRP_S1RG0RP_POS (0U) +#define MPU_S1RGRP_S1RG0RP (0x00000001UL) +#define MPU_S1RGRP_S1RG1RP_POS (1U) +#define MPU_S1RGRP_S1RG1RP (0x00000002UL) +#define MPU_S1RGRP_S1RG2RP_POS (2U) +#define MPU_S1RGRP_S1RG2RP (0x00000004UL) +#define MPU_S1RGRP_S1RG3RP_POS (3U) +#define MPU_S1RGRP_S1RG3RP (0x00000008UL) +#define MPU_S1RGRP_S1RG4RP_POS (4U) +#define MPU_S1RGRP_S1RG4RP (0x00000010UL) +#define MPU_S1RGRP_S1RG5RP_POS (5U) +#define MPU_S1RGRP_S1RG5RP (0x00000020UL) +#define MPU_S1RGRP_S1RG6RP_POS (6U) +#define MPU_S1RGRP_S1RG6RP (0x00000040UL) +#define MPU_S1RGRP_S1RG7RP_POS (7U) +#define MPU_S1RGRP_S1RG7RP (0x00000080UL) +#define MPU_S1RGRP_S1RG8RP_POS (8U) +#define MPU_S1RGRP_S1RG8RP (0x00000100UL) +#define MPU_S1RGRP_S1RG9RP_POS (9U) +#define MPU_S1RGRP_S1RG9RP (0x00000200UL) +#define MPU_S1RGRP_S1RG10RP_POS (10U) +#define MPU_S1RGRP_S1RG10RP (0x00000400UL) +#define MPU_S1RGRP_S1RG11RP_POS (11U) +#define MPU_S1RGRP_S1RG11RP (0x00000800UL) +#define MPU_S1RGRP_S1RG12RP_POS (12U) +#define MPU_S1RGRP_S1RG12RP (0x00001000UL) +#define MPU_S1RGRP_S1RG13RP_POS (13U) +#define MPU_S1RGRP_S1RG13RP (0x00002000UL) +#define MPU_S1RGRP_S1RG14RP_POS (14U) +#define MPU_S1RGRP_S1RG14RP (0x00004000UL) +#define MPU_S1RGRP_S1RG15RP_POS (15U) +#define MPU_S1RGRP_S1RG15RP (0x00008000UL) + +/* Bit definition for MPU_S1CR register */ +#define MPU_S1CR_SMPU1BRP_POS (0U) +#define MPU_S1CR_SMPU1BRP (0x00000001UL) +#define MPU_S1CR_SMPU1BWP_POS (1U) +#define MPU_S1CR_SMPU1BWP (0x00000002UL) +#define MPU_S1CR_SMPU1ACT_POS (2U) +#define MPU_S1CR_SMPU1ACT (0x0000000CUL) +#define MPU_S1CR_SMPU1ACT_0 (0x00000004UL) +#define MPU_S1CR_SMPU1ACT_1 (0x00000008UL) +#define MPU_S1CR_SMPU1E_POS (7U) +#define MPU_S1CR_SMPU1E (0x00000080UL) + +/* Bit definition for MPU_S2RGE register */ +#define MPU_S2RGE_S2RG0E_POS (0U) +#define MPU_S2RGE_S2RG0E (0x00000001UL) +#define MPU_S2RGE_S2RG1E_POS (1U) +#define MPU_S2RGE_S2RG1E (0x00000002UL) +#define MPU_S2RGE_S2RG2E_POS (2U) +#define MPU_S2RGE_S2RG2E (0x00000004UL) +#define MPU_S2RGE_S2RG3E_POS (3U) +#define MPU_S2RGE_S2RG3E (0x00000008UL) +#define MPU_S2RGE_S2RG4E_POS (4U) +#define MPU_S2RGE_S2RG4E (0x00000010UL) +#define MPU_S2RGE_S2RG5E_POS (5U) +#define MPU_S2RGE_S2RG5E (0x00000020UL) +#define MPU_S2RGE_S2RG6E_POS (6U) +#define MPU_S2RGE_S2RG6E (0x00000040UL) +#define MPU_S2RGE_S2RG7E_POS (7U) +#define MPU_S2RGE_S2RG7E (0x00000080UL) +#define MPU_S2RGE_S2RG8E_POS (8U) +#define MPU_S2RGE_S2RG8E (0x00000100UL) +#define MPU_S2RGE_S2RG9E_POS (9U) +#define MPU_S2RGE_S2RG9E (0x00000200UL) +#define MPU_S2RGE_S2RG10E_POS (10U) +#define MPU_S2RGE_S2RG10E (0x00000400UL) +#define MPU_S2RGE_S2RG11E_POS (11U) +#define MPU_S2RGE_S2RG11E (0x00000800UL) +#define MPU_S2RGE_S2RG12E_POS (12U) +#define MPU_S2RGE_S2RG12E (0x00001000UL) +#define MPU_S2RGE_S2RG13E_POS (13U) +#define MPU_S2RGE_S2RG13E (0x00002000UL) +#define MPU_S2RGE_S2RG14E_POS (14U) +#define MPU_S2RGE_S2RG14E (0x00004000UL) +#define MPU_S2RGE_S2RG15E_POS (15U) +#define MPU_S2RGE_S2RG15E (0x00008000UL) + +/* Bit definition for MPU_S2RGWP register */ +#define MPU_S2RGWP_S2RG0WP_POS (0U) +#define MPU_S2RGWP_S2RG0WP (0x00000001UL) +#define MPU_S2RGWP_S2RG1WP_POS (1U) +#define MPU_S2RGWP_S2RG1WP (0x00000002UL) +#define MPU_S2RGWP_S2RG2WP_POS (2U) +#define MPU_S2RGWP_S2RG2WP (0x00000004UL) +#define MPU_S2RGWP_S2RG3WP_POS (3U) +#define MPU_S2RGWP_S2RG3WP (0x00000008UL) +#define MPU_S2RGWP_S2RG4WP_POS (4U) +#define MPU_S2RGWP_S2RG4WP (0x00000010UL) +#define MPU_S2RGWP_S2RG5WP_POS (5U) +#define MPU_S2RGWP_S2RG5WP (0x00000020UL) +#define MPU_S2RGWP_S2RG6WP_POS (6U) +#define MPU_S2RGWP_S2RG6WP (0x00000040UL) +#define MPU_S2RGWP_S2RG7WP_POS (7U) +#define MPU_S2RGWP_S2RG7WP (0x00000080UL) +#define MPU_S2RGWP_S2RG8WP_POS (8U) +#define MPU_S2RGWP_S2RG8WP (0x00000100UL) +#define MPU_S2RGWP_S2RG9WP_POS (9U) +#define MPU_S2RGWP_S2RG9WP (0x00000200UL) +#define MPU_S2RGWP_S2RG10WP_POS (10U) +#define MPU_S2RGWP_S2RG10WP (0x00000400UL) +#define MPU_S2RGWP_S2RG11WP_POS (11U) +#define MPU_S2RGWP_S2RG11WP (0x00000800UL) +#define MPU_S2RGWP_S2RG12WP_POS (12U) +#define MPU_S2RGWP_S2RG12WP (0x00001000UL) +#define MPU_S2RGWP_S2RG13WP_POS (13U) +#define MPU_S2RGWP_S2RG13WP (0x00002000UL) +#define MPU_S2RGWP_S2RG14WP_POS (14U) +#define MPU_S2RGWP_S2RG14WP (0x00004000UL) +#define MPU_S2RGWP_S2RG15WP_POS (15U) +#define MPU_S2RGWP_S2RG15WP (0x00008000UL) + +/* Bit definition for MPU_S2RGRP register */ +#define MPU_S2RGRP_S2RG0RP_POS (0U) +#define MPU_S2RGRP_S2RG0RP (0x00000001UL) +#define MPU_S2RGRP_S2RG1RP_POS (1U) +#define MPU_S2RGRP_S2RG1RP (0x00000002UL) +#define MPU_S2RGRP_S2RG2RP_POS (2U) +#define MPU_S2RGRP_S2RG2RP (0x00000004UL) +#define MPU_S2RGRP_S2RG3RP_POS (3U) +#define MPU_S2RGRP_S2RG3RP (0x00000008UL) +#define MPU_S2RGRP_S2RG4RP_POS (4U) +#define MPU_S2RGRP_S2RG4RP (0x00000010UL) +#define MPU_S2RGRP_S2RG5RP_POS (5U) +#define MPU_S2RGRP_S2RG5RP (0x00000020UL) +#define MPU_S2RGRP_S2RG6RP_POS (6U) +#define MPU_S2RGRP_S2RG6RP (0x00000040UL) +#define MPU_S2RGRP_S2RG7RP_POS (7U) +#define MPU_S2RGRP_S2RG7RP (0x00000080UL) +#define MPU_S2RGRP_S2RG8RP_POS (8U) +#define MPU_S2RGRP_S2RG8RP (0x00000100UL) +#define MPU_S2RGRP_S2RG9RP_POS (9U) +#define MPU_S2RGRP_S2RG9RP (0x00000200UL) +#define MPU_S2RGRP_S2RG10RP_POS (10U) +#define MPU_S2RGRP_S2RG10RP (0x00000400UL) +#define MPU_S2RGRP_S2RG11RP_POS (11U) +#define MPU_S2RGRP_S2RG11RP (0x00000800UL) +#define MPU_S2RGRP_S2RG12RP_POS (12U) +#define MPU_S2RGRP_S2RG12RP (0x00001000UL) +#define MPU_S2RGRP_S2RG13RP_POS (13U) +#define MPU_S2RGRP_S2RG13RP (0x00002000UL) +#define MPU_S2RGRP_S2RG14RP_POS (14U) +#define MPU_S2RGRP_S2RG14RP (0x00004000UL) +#define MPU_S2RGRP_S2RG15RP_POS (15U) +#define MPU_S2RGRP_S2RG15RP (0x00008000UL) + +/* Bit definition for MPU_S2CR register */ +#define MPU_S2CR_SMPU2BRP_POS (0U) +#define MPU_S2CR_SMPU2BRP (0x00000001UL) +#define MPU_S2CR_SMPU2BWP_POS (1U) +#define MPU_S2CR_SMPU2BWP (0x00000002UL) +#define MPU_S2CR_SMPU2ACT_POS (2U) +#define MPU_S2CR_SMPU2ACT (0x0000000CUL) +#define MPU_S2CR_SMPU2ACT_0 (0x00000004UL) +#define MPU_S2CR_SMPU2ACT_1 (0x00000008UL) +#define MPU_S2CR_SMPU2E_POS (7U) +#define MPU_S2CR_SMPU2E (0x00000080UL) + +/* Bit definition for MPU_FRGE register */ +#define MPU_FRGE_FRG0E_POS (0U) +#define MPU_FRGE_FRG0E (0x00000001UL) +#define MPU_FRGE_FRG1E_POS (1U) +#define MPU_FRGE_FRG1E (0x00000002UL) +#define MPU_FRGE_FRG2E_POS (2U) +#define MPU_FRGE_FRG2E (0x00000004UL) +#define MPU_FRGE_FRG3E_POS (3U) +#define MPU_FRGE_FRG3E (0x00000008UL) +#define MPU_FRGE_FRG4E_POS (4U) +#define MPU_FRGE_FRG4E (0x00000010UL) +#define MPU_FRGE_FRG5E_POS (5U) +#define MPU_FRGE_FRG5E (0x00000020UL) +#define MPU_FRGE_FRG6E_POS (6U) +#define MPU_FRGE_FRG6E (0x00000040UL) +#define MPU_FRGE_FRG7E_POS (7U) +#define MPU_FRGE_FRG7E (0x00000080UL) + +/* Bit definition for MPU_FRGWP register */ +#define MPU_FRGWP_FRG0WP_POS (0U) +#define MPU_FRGWP_FRG0WP (0x00000001UL) +#define MPU_FRGWP_FRG1WP_POS (1U) +#define MPU_FRGWP_FRG1WP (0x00000002UL) +#define MPU_FRGWP_FRG2WP_POS (2U) +#define MPU_FRGWP_FRG2WP (0x00000004UL) +#define MPU_FRGWP_FRG3WP_POS (3U) +#define MPU_FRGWP_FRG3WP (0x00000008UL) +#define MPU_FRGWP_FRG4WP_POS (4U) +#define MPU_FRGWP_FRG4WP (0x00000010UL) +#define MPU_FRGWP_FRG5WP_POS (5U) +#define MPU_FRGWP_FRG5WP (0x00000020UL) +#define MPU_FRGWP_FRG6WP_POS (6U) +#define MPU_FRGWP_FRG6WP (0x00000040UL) +#define MPU_FRGWP_FRG7WP_POS (7U) +#define MPU_FRGWP_FRG7WP (0x00000080UL) + +/* Bit definition for MPU_FRGRP register */ +#define MPU_FRGRP_FRG0RP_POS (0U) +#define MPU_FRGRP_FRG0RP (0x00000001UL) +#define MPU_FRGRP_FRG1RP_POS (1U) +#define MPU_FRGRP_FRG1RP (0x00000002UL) +#define MPU_FRGRP_FRG2RP_POS (2U) +#define MPU_FRGRP_FRG2RP (0x00000004UL) +#define MPU_FRGRP_FRG3RP_POS (3U) +#define MPU_FRGRP_FRG3RP (0x00000008UL) +#define MPU_FRGRP_FRG4RP_POS (4U) +#define MPU_FRGRP_FRG4RP (0x00000010UL) +#define MPU_FRGRP_FRG5RP_POS (5U) +#define MPU_FRGRP_FRG5RP (0x00000020UL) +#define MPU_FRGRP_FRG6RP_POS (6U) +#define MPU_FRGRP_FRG6RP (0x00000040UL) +#define MPU_FRGRP_FRG7RP_POS (7U) +#define MPU_FRGRP_FRG7RP (0x00000080UL) + +/* Bit definition for MPU_FCR register */ +#define MPU_FCR_FMPUBRP_POS (0U) +#define MPU_FCR_FMPUBRP (0x00000001UL) +#define MPU_FCR_FMPUBWP_POS (1U) +#define MPU_FCR_FMPUBWP (0x00000002UL) +#define MPU_FCR_FMPUACT_POS (2U) +#define MPU_FCR_FMPUACT (0x0000000CUL) +#define MPU_FCR_FMPUACT_0 (0x00000004UL) +#define MPU_FCR_FMPUACT_1 (0x00000008UL) +#define MPU_FCR_FMPUE_POS (7U) +#define MPU_FCR_FMPUE (0x00000080UL) + +/* Bit definition for MPU_HRGE register */ +#define MPU_HRGE_HRG0E_POS (0U) +#define MPU_HRGE_HRG0E (0x00000001UL) +#define MPU_HRGE_HRG1E_POS (1U) +#define MPU_HRGE_HRG1E (0x00000002UL) +#define MPU_HRGE_HRG2E_POS (2U) +#define MPU_HRGE_HRG2E (0x00000004UL) +#define MPU_HRGE_HRG3E_POS (3U) +#define MPU_HRGE_HRG3E (0x00000008UL) +#define MPU_HRGE_HRG4E_POS (4U) +#define MPU_HRGE_HRG4E (0x00000010UL) +#define MPU_HRGE_HRG5E_POS (5U) +#define MPU_HRGE_HRG5E (0x00000020UL) +#define MPU_HRGE_HRG6E_POS (6U) +#define MPU_HRGE_HRG6E (0x00000040UL) +#define MPU_HRGE_HRG7E_POS (7U) +#define MPU_HRGE_HRG7E (0x00000080UL) + +/* Bit definition for MPU_HRGWP register */ +#define MPU_HRGWP_HRG0WP_POS (0U) +#define MPU_HRGWP_HRG0WP (0x00000001UL) +#define MPU_HRGWP_HRG1WP_POS (1U) +#define MPU_HRGWP_HRG1WP (0x00000002UL) +#define MPU_HRGWP_HRG2WP_POS (2U) +#define MPU_HRGWP_HRG2WP (0x00000004UL) +#define MPU_HRGWP_HRG3WP_POS (3U) +#define MPU_HRGWP_HRG3WP (0x00000008UL) +#define MPU_HRGWP_HRG4WP_POS (4U) +#define MPU_HRGWP_HRG4WP (0x00000010UL) +#define MPU_HRGWP_HRG5WP_POS (5U) +#define MPU_HRGWP_HRG5WP (0x00000020UL) +#define MPU_HRGWP_HRG6WP_POS (6U) +#define MPU_HRGWP_HRG6WP (0x00000040UL) +#define MPU_HRGWP_HRG7WP_POS (7U) +#define MPU_HRGWP_HRG7WP (0x00000080UL) + +/* Bit definition for MPU_HRGRP register */ +#define MPU_HRGRP_HRG0RP_POS (0U) +#define MPU_HRGRP_HRG0RP (0x00000001UL) +#define MPU_HRGRP_HRG1RP_POS (1U) +#define MPU_HRGRP_HRG1RP (0x00000002UL) +#define MPU_HRGRP_HRG2RP_POS (2U) +#define MPU_HRGRP_HRG2RP (0x00000004UL) +#define MPU_HRGRP_HRG3RP_POS (3U) +#define MPU_HRGRP_HRG3RP (0x00000008UL) +#define MPU_HRGRP_HRG4RP_POS (4U) +#define MPU_HRGRP_HRG4RP (0x00000010UL) +#define MPU_HRGRP_HRG5RP_POS (5U) +#define MPU_HRGRP_HRG5RP (0x00000020UL) +#define MPU_HRGRP_HRG6RP_POS (6U) +#define MPU_HRGRP_HRG6RP (0x00000040UL) +#define MPU_HRGRP_HRG7RP_POS (7U) +#define MPU_HRGRP_HRG7RP (0x00000080UL) + +/* Bit definition for MPU_HCR register */ +#define MPU_HCR_HMPUBRP_POS (0U) +#define MPU_HCR_HMPUBRP (0x00000001UL) +#define MPU_HCR_HMPUBWP_POS (1U) +#define MPU_HCR_HMPUBWP (0x00000002UL) +#define MPU_HCR_HMPUACT_POS (2U) +#define MPU_HCR_HMPUACT (0x0000000CUL) +#define MPU_HCR_HMPUACT_0 (0x00000004UL) +#define MPU_HCR_HMPUACT_1 (0x00000008UL) +#define MPU_HCR_HMPUE_POS (7U) +#define MPU_HCR_HMPUE (0x00000080UL) + +/* Bit definition for MPU_ERGE register */ +#define MPU_ERGE_ERG0E_POS (0U) +#define MPU_ERGE_ERG0E (0x00000001UL) +#define MPU_ERGE_ERG1E_POS (1U) +#define MPU_ERGE_ERG1E (0x00000002UL) +#define MPU_ERGE_ERG2E_POS (2U) +#define MPU_ERGE_ERG2E (0x00000004UL) +#define MPU_ERGE_ERG3E_POS (3U) +#define MPU_ERGE_ERG3E (0x00000008UL) +#define MPU_ERGE_ERG4E_POS (4U) +#define MPU_ERGE_ERG4E (0x00000010UL) +#define MPU_ERGE_ERG5E_POS (5U) +#define MPU_ERGE_ERG5E (0x00000020UL) +#define MPU_ERGE_ERG6E_POS (6U) +#define MPU_ERGE_ERG6E (0x00000040UL) +#define MPU_ERGE_ERG7E_POS (7U) +#define MPU_ERGE_ERG7E (0x00000080UL) + +/* Bit definition for MPU_ERGWP register */ +#define MPU_ERGWP_ERG0WP_POS (0U) +#define MPU_ERGWP_ERG0WP (0x00000001UL) +#define MPU_ERGWP_ERG1WP_POS (1U) +#define MPU_ERGWP_ERG1WP (0x00000002UL) +#define MPU_ERGWP_ERG2WP_POS (2U) +#define MPU_ERGWP_ERG2WP (0x00000004UL) +#define MPU_ERGWP_ERG3WP_POS (3U) +#define MPU_ERGWP_ERG3WP (0x00000008UL) +#define MPU_ERGWP_ERG4WP_POS (4U) +#define MPU_ERGWP_ERG4WP (0x00000010UL) +#define MPU_ERGWP_ERG5WP_POS (5U) +#define MPU_ERGWP_ERG5WP (0x00000020UL) +#define MPU_ERGWP_ERG6WP_POS (6U) +#define MPU_ERGWP_ERG6WP (0x00000040UL) +#define MPU_ERGWP_ERG7WP_POS (7U) +#define MPU_ERGWP_ERG7WP (0x00000080UL) + +/* Bit definition for MPU_ERGRP register */ +#define MPU_ERGRP_ERG0RP_POS (0U) +#define MPU_ERGRP_ERG0RP (0x00000001UL) +#define MPU_ERGRP_ERG1RP_POS (1U) +#define MPU_ERGRP_ERG1RP (0x00000002UL) +#define MPU_ERGRP_ERG2RP_POS (2U) +#define MPU_ERGRP_ERG2RP (0x00000004UL) +#define MPU_ERGRP_ERG3RP_POS (3U) +#define MPU_ERGRP_ERG3RP (0x00000008UL) +#define MPU_ERGRP_ERG4RP_POS (4U) +#define MPU_ERGRP_ERG4RP (0x00000010UL) +#define MPU_ERGRP_ERG5RP_POS (5U) +#define MPU_ERGRP_ERG5RP (0x00000020UL) +#define MPU_ERGRP_ERG6RP_POS (6U) +#define MPU_ERGRP_ERG6RP (0x00000040UL) +#define MPU_ERGRP_ERG7RP_POS (7U) +#define MPU_ERGRP_ERG7RP (0x00000080UL) + +/* Bit definition for MPU_ECR register */ +#define MPU_ECR_EMPUBRP_POS (0U) +#define MPU_ECR_EMPUBRP (0x00000001UL) +#define MPU_ECR_EMPUBWP_POS (1U) +#define MPU_ECR_EMPUBWP (0x00000002UL) +#define MPU_ECR_EMPUACT_POS (2U) +#define MPU_ECR_EMPUACT (0x0000000CUL) +#define MPU_ECR_EMPUACT_0 (0x00000004UL) +#define MPU_ECR_EMPUACT_1 (0x00000008UL) +#define MPU_ECR_EMPUE_POS (7U) +#define MPU_ECR_EMPUE (0x00000080UL) + +/******************************************************************************* + Bit definition for Peripheral NFC +*******************************************************************************/ +/* Bit definition for NFC_DATR_BASE register */ +#define NFC_DATR_BASE (0xFFFFFFFFUL) + +/* Bit definition for NFC_CMDR register */ +#define NFC_CMDR_CMD_POS (0U) +#define NFC_CMDR_CMD (0x000000FFUL) +#define NFC_CMDR_ARG_POS (8U) +#define NFC_CMDR_ARG (0xFFFFFF00UL) + +/* Bit definition for NFC_IDXR0 register */ +#define NFC_IDXR0 (0xFFFFFFFFUL) + +/* Bit definition for NFC_IENR register */ +#define NFC_IENR_ECCEUEN_POS (0U) +#define NFC_IENR_ECCEUEN (0x00000001UL) +#define NFC_IENR_ECCECEN_POS (1U) +#define NFC_IENR_ECCECEN (0x00000002UL) +#define NFC_IENR_ECCCEN_POS (4U) +#define NFC_IENR_ECCCEN (0x00000010UL) +#define NFC_IENR_ECCEEN_POS (6U) +#define NFC_IENR_ECCEEN (0x00000040UL) +#define NFC_IENR_ECCDIS_POS (7U) +#define NFC_IENR_ECCDIS (0x00000080UL) +#define NFC_IENR_RBEN_POS (8U) +#define NFC_IENR_RBEN (0x0000FF00UL) +#define NFC_IENR_RBEN_0 (0x00000100UL) +#define NFC_IENR_RBEN_1 (0x00000200UL) +#define NFC_IENR_RBEN_2 (0x00000400UL) +#define NFC_IENR_RBEN_3 (0x00000800UL) +#define NFC_IENR_RBEN_4 (0x00001000UL) +#define NFC_IENR_RBEN_5 (0x00002000UL) +#define NFC_IENR_RBEN_6 (0x00004000UL) +#define NFC_IENR_RBEN_7 (0x00008000UL) + +/* Bit definition for NFC_ISTR register */ +#define NFC_ISTR_ECCEUST_POS (0U) +#define NFC_ISTR_ECCEUST (0x00000001UL) +#define NFC_ISTR_ECCECST_POS (1U) +#define NFC_ISTR_ECCECST (0x00000002UL) +#define NFC_ISTR_ECCCST_POS (4U) +#define NFC_ISTR_ECCCST (0x00000010UL) +#define NFC_ISTR_ECCEST_POS (6U) +#define NFC_ISTR_ECCEST (0x00000040UL) +#define NFC_ISTR_RBST_POS (8U) +#define NFC_ISTR_RBST (0x0000FF00UL) +#define NFC_ISTR_RBST_0 (0x00000100UL) +#define NFC_ISTR_RBST_1 (0x00000200UL) +#define NFC_ISTR_RBST_2 (0x00000400UL) +#define NFC_ISTR_RBST_3 (0x00000800UL) +#define NFC_ISTR_RBST_4 (0x00001000UL) +#define NFC_ISTR_RBST_5 (0x00002000UL) +#define NFC_ISTR_RBST_6 (0x00004000UL) +#define NFC_ISTR_RBST_7 (0x00008000UL) + +/* Bit definition for NFC_IRSR register */ +#define NFC_IRSR_ECCEURS_POS (0U) +#define NFC_IRSR_ECCEURS (0x00000001UL) +#define NFC_IRSR_ECCECRS_POS (1U) +#define NFC_IRSR_ECCECRS (0x00000002UL) +#define NFC_IRSR_ECCCRS_POS (4U) +#define NFC_IRSR_ECCCRS (0x00000010UL) +#define NFC_IRSR_ECCERS_POS (6U) +#define NFC_IRSR_ECCERS (0x00000040UL) +#define NFC_IRSR_RBRS_POS (8U) +#define NFC_IRSR_RBRS (0x0000FF00UL) +#define NFC_IRSR_RBRS_0 (0x00000100UL) +#define NFC_IRSR_RBRS_1 (0x00000200UL) +#define NFC_IRSR_RBRS_2 (0x00000400UL) +#define NFC_IRSR_RBRS_3 (0x00000800UL) +#define NFC_IRSR_RBRS_4 (0x00001000UL) +#define NFC_IRSR_RBRS_5 (0x00002000UL) +#define NFC_IRSR_RBRS_6 (0x00004000UL) +#define NFC_IRSR_RBRS_7 (0x00008000UL) + +/* Bit definition for NFC_IDXR1 register */ +#define NFC_IDXR1_IDX1 (0x000000FFUL) + +/* Bit definition for NFC_TMCR0 register */ +#define NFC_TMCR0_TS_POS (0U) +#define NFC_TMCR0_TS (0x000000FFUL) +#define NFC_TMCR0_TWP_POS (8U) +#define NFC_TMCR0_TWP (0x0000FF00UL) +#define NFC_TMCR0_TRP_POS (16U) +#define NFC_TMCR0_TRP (0x00FF0000UL) +#define NFC_TMCR0_TH_POS (24U) +#define NFC_TMCR0_TH (0xFF000000UL) + +/* Bit definition for NFC_TMCR1 register */ +#define NFC_TMCR1_TWH_POS (0U) +#define NFC_TMCR1_TWH (0x000000FFUL) +#define NFC_TMCR1_TRH_POS (8U) +#define NFC_TMCR1_TRH (0x0000FF00UL) +#define NFC_TMCR1_TRR_POS (16U) +#define NFC_TMCR1_TRR (0x00FF0000UL) +#define NFC_TMCR1_TWB_POS (24U) +#define NFC_TMCR1_TWB (0xFF000000UL) + +/* Bit definition for NFC_BACR register */ +#define NFC_BACR_SIZE_POS (0U) +#define NFC_BACR_SIZE (0x00000007UL) +#define NFC_BACR_B16BIT_POS (3U) +#define NFC_BACR_B16BIT (0x00000008UL) +#define NFC_BACR_BANK_POS (6U) +#define NFC_BACR_BANK (0x000000C0UL) +#define NFC_BACR_BANK_0 (0x00000040UL) +#define NFC_BACR_BANK_1 (0x00000080UL) +#define NFC_BACR_PAGE_POS (8U) +#define NFC_BACR_PAGE (0x00000300UL) +#define NFC_BACR_PAGE_0 (0x00000100UL) +#define NFC_BACR_PAGE_1 (0x00000200UL) +#define NFC_BACR_WP_POS (10U) +#define NFC_BACR_WP (0x00000400UL) +#define NFC_BACR_ECCM_POS (11U) +#define NFC_BACR_ECCM (0x00001800UL) +#define NFC_BACR_ECCM_0 (0x00000800UL) +#define NFC_BACR_ECCM_1 (0x00001000UL) +#define NFC_BACR_RAC_POS (13U) +#define NFC_BACR_RAC (0x00002000UL) +#define NFC_BACR_SCS_POS (16U) +#define NFC_BACR_SCS (0x00FF0000UL) + +/* Bit definition for NFC_TMCR2 register */ +#define NFC_TMCR2_TCCS_POS (0U) +#define NFC_TMCR2_TCCS (0x000000FFUL) +#define NFC_TMCR2_TWTR_POS (8U) +#define NFC_TMCR2_TWTR (0x0000FF00UL) +#define NFC_TMCR2_TRTW_POS (16U) +#define NFC_TMCR2_TRTW (0x00FF0000UL) +#define NFC_TMCR2_TADL_POS (24U) +#define NFC_TMCR2_TADL (0xFF000000UL) + +/* Bit definition for NFC_ECCR register */ +#define NFC_ECCR_ERRLOC_POS (0U) +#define NFC_ECCR_ERRLOC (0x00000FFFUL) +#define NFC_ECCR_SE_POS (12U) +#define NFC_ECCR_SE (0x00001000UL) +#define NFC_ECCR_ME_POS (13U) +#define NFC_ECCR_ME (0x00002000UL) + +/* Bit definition for NFC_ECC_STAT register */ +#define NFC_ECC_STAT_ERRSEC (0x0000FFFFUL) + +/* Bit definition for NFC_ECC_SYND0_0 register */ +#define NFC_ECC_SYND0_0_S1_POS (0U) +#define NFC_ECC_SYND0_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND0_0_S2_POS (16U) +#define NFC_ECC_SYND0_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND0_1 register */ +#define NFC_ECC_SYND0_1_S3_POS (0U) +#define NFC_ECC_SYND0_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND0_1_S4_POS (16U) +#define NFC_ECC_SYND0_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND0_2 register */ +#define NFC_ECC_SYND0_2_S5_POS (0U) +#define NFC_ECC_SYND0_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND0_2_S6_POS (16U) +#define NFC_ECC_SYND0_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND0_3 register */ +#define NFC_ECC_SYND0_3_S7_POS (0U) +#define NFC_ECC_SYND0_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND0_3_S8_POS (16U) +#define NFC_ECC_SYND0_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND1_0 register */ +#define NFC_ECC_SYND1_0_S1_POS (0U) +#define NFC_ECC_SYND1_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND1_0_S2_POS (16U) +#define NFC_ECC_SYND1_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND1_1 register */ +#define NFC_ECC_SYND1_1_S3_POS (0U) +#define NFC_ECC_SYND1_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND1_1_S4_POS (16U) +#define NFC_ECC_SYND1_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND1_2 register */ +#define NFC_ECC_SYND1_2_S5_POS (0U) +#define NFC_ECC_SYND1_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND1_2_S6_POS (16U) +#define NFC_ECC_SYND1_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND1_3 register */ +#define NFC_ECC_SYND1_3_S7_POS (0U) +#define NFC_ECC_SYND1_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND1_3_S8_POS (16U) +#define NFC_ECC_SYND1_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND2_0 register */ +#define NFC_ECC_SYND2_0_S1_POS (0U) +#define NFC_ECC_SYND2_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND2_0_S2_POS (16U) +#define NFC_ECC_SYND2_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND2_1 register */ +#define NFC_ECC_SYND2_1_S3_POS (0U) +#define NFC_ECC_SYND2_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND2_1_S4_POS (16U) +#define NFC_ECC_SYND2_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND2_2 register */ +#define NFC_ECC_SYND2_2_S5_POS (0U) +#define NFC_ECC_SYND2_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND2_2_S6_POS (16U) +#define NFC_ECC_SYND2_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND2_3 register */ +#define NFC_ECC_SYND2_3_S7_POS (0U) +#define NFC_ECC_SYND2_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND2_3_S8_POS (16U) +#define NFC_ECC_SYND2_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND3_0 register */ +#define NFC_ECC_SYND3_0_S1_POS (0U) +#define NFC_ECC_SYND3_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND3_0_S2_POS (16U) +#define NFC_ECC_SYND3_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND3_1 register */ +#define NFC_ECC_SYND3_1_S3_POS (0U) +#define NFC_ECC_SYND3_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND3_1_S4_POS (16U) +#define NFC_ECC_SYND3_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND3_2 register */ +#define NFC_ECC_SYND3_2_S5_POS (0U) +#define NFC_ECC_SYND3_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND3_2_S6_POS (16U) +#define NFC_ECC_SYND3_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND3_3 register */ +#define NFC_ECC_SYND3_3_S7_POS (0U) +#define NFC_ECC_SYND3_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND3_3_S8_POS (16U) +#define NFC_ECC_SYND3_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND4_0 register */ +#define NFC_ECC_SYND4_0_S1_POS (0U) +#define NFC_ECC_SYND4_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND4_0_S2_POS (16U) +#define NFC_ECC_SYND4_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND4_1 register */ +#define NFC_ECC_SYND4_1_S3_POS (0U) +#define NFC_ECC_SYND4_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND4_1_S4_POS (16U) +#define NFC_ECC_SYND4_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND4_2 register */ +#define NFC_ECC_SYND4_2_S5_POS (0U) +#define NFC_ECC_SYND4_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND4_2_S6_POS (16U) +#define NFC_ECC_SYND4_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND4_3 register */ +#define NFC_ECC_SYND4_3_S7_POS (0U) +#define NFC_ECC_SYND4_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND4_3_S8_POS (16U) +#define NFC_ECC_SYND4_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND5_0 register */ +#define NFC_ECC_SYND5_0_S1_POS (0U) +#define NFC_ECC_SYND5_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND5_0_S2_POS (16U) +#define NFC_ECC_SYND5_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND5_1 register */ +#define NFC_ECC_SYND5_1_S3_POS (0U) +#define NFC_ECC_SYND5_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND5_1_S4_POS (16U) +#define NFC_ECC_SYND5_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND5_2 register */ +#define NFC_ECC_SYND5_2_S5_POS (0U) +#define NFC_ECC_SYND5_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND5_2_S6_POS (16U) +#define NFC_ECC_SYND5_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND5_3 register */ +#define NFC_ECC_SYND5_3_S7_POS (0U) +#define NFC_ECC_SYND5_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND5_3_S8_POS (16U) +#define NFC_ECC_SYND5_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND6_0 register */ +#define NFC_ECC_SYND6_0_S1_POS (0U) +#define NFC_ECC_SYND6_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND6_0_S2_POS (16U) +#define NFC_ECC_SYND6_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND6_1 register */ +#define NFC_ECC_SYND6_1_S3_POS (0U) +#define NFC_ECC_SYND6_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND6_1_S3_0 (0x00000001UL) +#define NFC_ECC_SYND6_1_S3_1 (0x00000002UL) +#define NFC_ECC_SYND6_1_S3_2 (0x00000004UL) +#define NFC_ECC_SYND6_1_S3_3 (0x00000008UL) +#define NFC_ECC_SYND6_1_S3_4 (0x00000010UL) +#define NFC_ECC_SYND6_1_S3_5 (0x00000020UL) +#define NFC_ECC_SYND6_1_S3_6 (0x00000040UL) +#define NFC_ECC_SYND6_1_S3_7 (0x00000080UL) +#define NFC_ECC_SYND6_1_S3_8 (0x00000100UL) +#define NFC_ECC_SYND6_1_S3_9 (0x00000200UL) +#define NFC_ECC_SYND6_1_S3_10 (0x00000400UL) +#define NFC_ECC_SYND6_1_S3_11 (0x00000800UL) +#define NFC_ECC_SYND6_1_S3_12 (0x00001000UL) +#define NFC_ECC_SYND6_1_S4_POS (16U) +#define NFC_ECC_SYND6_1_S4 (0x1FFF0000UL) +#define NFC_ECC_SYND6_1_S4_0 (0x00010000UL) +#define NFC_ECC_SYND6_1_S4_1 (0x00020000UL) +#define NFC_ECC_SYND6_1_S4_2 (0x00040000UL) +#define NFC_ECC_SYND6_1_S4_3 (0x00080000UL) +#define NFC_ECC_SYND6_1_S4_4 (0x00100000UL) +#define NFC_ECC_SYND6_1_S4_5 (0x00200000UL) +#define NFC_ECC_SYND6_1_S4_6 (0x00400000UL) +#define NFC_ECC_SYND6_1_S4_7 (0x00800000UL) +#define NFC_ECC_SYND6_1_S4_8 (0x01000000UL) +#define NFC_ECC_SYND6_1_S4_9 (0x02000000UL) +#define NFC_ECC_SYND6_1_S4_10 (0x04000000UL) +#define NFC_ECC_SYND6_1_S4_11 (0x08000000UL) +#define NFC_ECC_SYND6_1_S4_12 (0x10000000UL) +#define NFC_ECC_SYND6_1_RESV_POS (31U) +#define NFC_ECC_SYND6_1_RESV (0x80000000UL) + +/* Bit definition for NFC_ECC_SYND6_2 register */ +#define NFC_ECC_SYND6_2_S5_POS (0U) +#define NFC_ECC_SYND6_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND6_2_S6_POS (16U) +#define NFC_ECC_SYND6_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND6_3 register */ +#define NFC_ECC_SYND6_3_S7_POS (0U) +#define NFC_ECC_SYND6_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND6_3_S8_POS (16U) +#define NFC_ECC_SYND6_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND7_0 register */ +#define NFC_ECC_SYND7_0_S1_POS (0U) +#define NFC_ECC_SYND7_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND7_0_S2_POS (16U) +#define NFC_ECC_SYND7_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND7_1 register */ +#define NFC_ECC_SYND7_1_S3_POS (0U) +#define NFC_ECC_SYND7_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND7_1_S4_POS (16U) +#define NFC_ECC_SYND7_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND7_2 register */ +#define NFC_ECC_SYND7_2_S5_POS (0U) +#define NFC_ECC_SYND7_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND7_2_S6_POS (16U) +#define NFC_ECC_SYND7_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND7_3 register */ +#define NFC_ECC_SYND7_3_S7_POS (0U) +#define NFC_ECC_SYND7_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND7_3_S8_POS (16U) +#define NFC_ECC_SYND7_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND8_0 register */ +#define NFC_ECC_SYND8_0_S1_POS (0U) +#define NFC_ECC_SYND8_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND8_0_S2_POS (16U) +#define NFC_ECC_SYND8_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND8_1 register */ +#define NFC_ECC_SYND8_1_S3_POS (0U) +#define NFC_ECC_SYND8_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND8_1_S4_POS (16U) +#define NFC_ECC_SYND8_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND8_2 register */ +#define NFC_ECC_SYND8_2_S5_POS (0U) +#define NFC_ECC_SYND8_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND8_2_S6_POS (16U) +#define NFC_ECC_SYND8_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND8_3 register */ +#define NFC_ECC_SYND8_3_S7_POS (0U) +#define NFC_ECC_SYND8_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND8_3_S8_POS (16U) +#define NFC_ECC_SYND8_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND9_0 register */ +#define NFC_ECC_SYND9_0_S1_POS (0U) +#define NFC_ECC_SYND9_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND9_0_S2_POS (16U) +#define NFC_ECC_SYND9_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND9_1 register */ +#define NFC_ECC_SYND9_1_S3_POS (0U) +#define NFC_ECC_SYND9_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND9_1_S4_POS (16U) +#define NFC_ECC_SYND9_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND9_2 register */ +#define NFC_ECC_SYND9_2_S5_POS (0U) +#define NFC_ECC_SYND9_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND9_2_S6_POS (16U) +#define NFC_ECC_SYND9_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND9_3 register */ +#define NFC_ECC_SYND9_3_S7_POS (0U) +#define NFC_ECC_SYND9_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND9_3_S8_POS (16U) +#define NFC_ECC_SYND9_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND10_0 register */ +#define NFC_ECC_SYND10_0_S1_POS (0U) +#define NFC_ECC_SYND10_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND10_0_S2_POS (16U) +#define NFC_ECC_SYND10_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND10_1 register */ +#define NFC_ECC_SYND10_1_S3_POS (0U) +#define NFC_ECC_SYND10_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND10_1_S4_POS (16U) +#define NFC_ECC_SYND10_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND10_2 register */ +#define NFC_ECC_SYND10_2_S5_POS (0U) +#define NFC_ECC_SYND10_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND10_2_S6_POS (16U) +#define NFC_ECC_SYND10_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND10_3 register */ +#define NFC_ECC_SYND10_3_S7_POS (0U) +#define NFC_ECC_SYND10_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND10_3_S8_POS (16U) +#define NFC_ECC_SYND10_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND11_0 register */ +#define NFC_ECC_SYND11_0_S1_POS (0U) +#define NFC_ECC_SYND11_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND11_0_S2_POS (16U) +#define NFC_ECC_SYND11_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND11_1 register */ +#define NFC_ECC_SYND11_1_S3_POS (0U) +#define NFC_ECC_SYND11_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND11_1_S4_POS (16U) +#define NFC_ECC_SYND11_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND11_2 register */ +#define NFC_ECC_SYND11_2_S5_POS (0U) +#define NFC_ECC_SYND11_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND11_2_S6_POS (16U) +#define NFC_ECC_SYND11_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND11_3 register */ +#define NFC_ECC_SYND11_3_S7_POS (0U) +#define NFC_ECC_SYND11_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND11_3_S8_POS (16U) +#define NFC_ECC_SYND11_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND12_0 register */ +#define NFC_ECC_SYND12_0_S1_POS (0U) +#define NFC_ECC_SYND12_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND12_0_S2_POS (16U) +#define NFC_ECC_SYND12_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND12_1 register */ +#define NFC_ECC_SYND12_1_S3_POS (0U) +#define NFC_ECC_SYND12_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND12_1_S4_POS (16U) +#define NFC_ECC_SYND12_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND12_2 register */ +#define NFC_ECC_SYND12_2_S5_POS (0U) +#define NFC_ECC_SYND12_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND12_2_S6_POS (16U) +#define NFC_ECC_SYND12_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND12_3 register */ +#define NFC_ECC_SYND12_3_S7_POS (0U) +#define NFC_ECC_SYND12_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND12_3_S8_POS (16U) +#define NFC_ECC_SYND12_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND13_0 register */ +#define NFC_ECC_SYND13_0_S1_POS (0U) +#define NFC_ECC_SYND13_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND13_0_S2_POS (16U) +#define NFC_ECC_SYND13_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND13_1 register */ +#define NFC_ECC_SYND13_1_S3_POS (0U) +#define NFC_ECC_SYND13_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND13_1_S4_POS (16U) +#define NFC_ECC_SYND13_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND13_2 register */ +#define NFC_ECC_SYND13_2_S5_POS (0U) +#define NFC_ECC_SYND13_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND13_2_S6_POS (16U) +#define NFC_ECC_SYND13_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND13_3 register */ +#define NFC_ECC_SYND13_3_S7_POS (0U) +#define NFC_ECC_SYND13_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND13_3_S8_POS (16U) +#define NFC_ECC_SYND13_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND14_0 register */ +#define NFC_ECC_SYND14_0_S1_POS (0U) +#define NFC_ECC_SYND14_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND14_0_S2_POS (16U) +#define NFC_ECC_SYND14_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND14_1 register */ +#define NFC_ECC_SYND14_1_S3_POS (0U) +#define NFC_ECC_SYND14_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND14_1_S4_POS (16U) +#define NFC_ECC_SYND14_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND14_2 register */ +#define NFC_ECC_SYND14_2_S5_POS (0U) +#define NFC_ECC_SYND14_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND14_2_S6_POS (16U) +#define NFC_ECC_SYND14_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND14_3 register */ +#define NFC_ECC_SYND14_3_S7_POS (0U) +#define NFC_ECC_SYND14_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND14_3_S8_POS (16U) +#define NFC_ECC_SYND14_3_S8 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND15_0 register */ +#define NFC_ECC_SYND15_0_S1_POS (0U) +#define NFC_ECC_SYND15_0_S1 (0x00001FFFUL) +#define NFC_ECC_SYND15_0_S2_POS (16U) +#define NFC_ECC_SYND15_0_S2 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND15_1 register */ +#define NFC_ECC_SYND15_1_S3_POS (0U) +#define NFC_ECC_SYND15_1_S3 (0x00001FFFUL) +#define NFC_ECC_SYND15_1_S4_POS (16U) +#define NFC_ECC_SYND15_1_S4 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND15_2 register */ +#define NFC_ECC_SYND15_2_S5_POS (0U) +#define NFC_ECC_SYND15_2_S5 (0x00001FFFUL) +#define NFC_ECC_SYND15_2_S6_POS (16U) +#define NFC_ECC_SYND15_2_S6 (0x1FFF0000UL) + +/* Bit definition for NFC_ECC_SYND15_3 register */ +#define NFC_ECC_SYND15_3_S7_POS (0U) +#define NFC_ECC_SYND15_3_S7 (0x00001FFFUL) +#define NFC_ECC_SYND15_3_S8_POS (16U) +#define NFC_ECC_SYND15_3_S8 (0x1FFF0000UL) + +/******************************************************************************* + Bit definition for Peripheral OTS +*******************************************************************************/ +/* Bit definition for OTS_PDR register */ +#define OTS_PDR_TSPD1_POS (0U) +#define OTS_PDR_TSPD1 (0x0000FFFFUL) +#define OTS_PDR_TSPD2_POS (16U) +#define OTS_PDR_TSPD2 (0xFFFF0000UL) + +/* Bit definition for OTS_CTL register */ +#define OTS_CTL_OTSST_POS (0U) +#define OTS_CTL_OTSST (0x0001U) +#define OTS_CTL_OTSCK_POS (1U) +#define OTS_CTL_OTSCK (0x0002U) +#define OTS_CTL_OTSIE_POS (2U) +#define OTS_CTL_OTSIE (0x0004U) +#define OTS_CTL_TSSTP_POS (3U) +#define OTS_CTL_TSSTP (0x0008U) + +/* Bit definition for OTS_DR register */ +#define OTS_DR (0xFFFFU) + +/* Bit definition for OTS_ECR register */ +#define OTS_ECR (0xFFFFU) + +/* Bit definition for OTS_LPR register */ +#define OTS_LPR_TSOFS_POS (0U) +#define OTS_LPR_TSOFS (0x000000FFUL) +#define OTS_LPR_TSSLP_POS (8U) +#define OTS_LPR_TSSLP (0xFFFFFF00UL) + +/******************************************************************************* + Bit definition for Peripheral PERIC +*******************************************************************************/ +/* Bit definition for PERIC_USB_SYCTLREG register */ +#define PERIC_USB_SYCTLREG_USBFS_DFB_POS (0U) +#define PERIC_USB_SYCTLREG_USBFS_DFB (0x00000001UL) +#define PERIC_USB_SYCTLREG_USBFS_SOFEN_POS (1U) +#define PERIC_USB_SYCTLREG_USBFS_SOFEN (0x00000002UL) +#define PERIC_USB_SYCTLREG_USBHS_DFB_POS (8U) +#define PERIC_USB_SYCTLREG_USBHS_DFB (0x00000100UL) +#define PERIC_USB_SYCTLREG_USBHS_SOFEN_POS (9U) +#define PERIC_USB_SYCTLREG_USBHS_SOFEN (0x00000200UL) +#define PERIC_USB_SYCTLREG_USBHS_FSPHYE_POS (10U) +#define PERIC_USB_SYCTLREG_USBHS_FSPHYE (0x00000400UL) +#define PERIC_USB_SYCTLREG_USBFS_NFS_POS (16U) +#define PERIC_USB_SYCTLREG_USBFS_NFS (0x00030000UL) +#define PERIC_USB_SYCTLREG_USBFS_NFS_0 (0x00010000UL) +#define PERIC_USB_SYCTLREG_USBFS_NFS_1 (0x00020000UL) +#define PERIC_USB_SYCTLREG_USBFS_NFE_POS (18U) +#define PERIC_USB_SYCTLREG_USBFS_NFE (0x00040000UL) +#define PERIC_USB_SYCTLREG_USBHS_NFS_POS (24U) +#define PERIC_USB_SYCTLREG_USBHS_NFS (0x03000000UL) +#define PERIC_USB_SYCTLREG_USBHS_NFS_0 (0x01000000UL) +#define PERIC_USB_SYCTLREG_USBHS_NFS_1 (0x02000000UL) +#define PERIC_USB_SYCTLREG_USBHS_NFE_POS (26U) +#define PERIC_USB_SYCTLREG_USBHS_NFE (0x04000000UL) + +/* Bit definition for PERIC_SDIOC_SYCTLREG register */ +#define PERIC_SDIOC_SYCTLREG_SELMMC1_POS (1U) +#define PERIC_SDIOC_SYCTLREG_SELMMC1 (0x00000002UL) +#define PERIC_SDIOC_SYCTLREG_SELMMC2_POS (3U) +#define PERIC_SDIOC_SYCTLREG_SELMMC2 (0x00000008UL) + +/* Bit definition for PERIC_NFC_STCR register */ +#define PERIC_NFC_STCR_OPENP (0x00000001UL) + +/* Bit definition for PERIC_NFC_ENAR register */ +#define PERIC_NFC_ENAR_NFCEN_POS (2U) +#define PERIC_NFC_ENAR_NFCEN (0x00000004UL) + +/* Bit definition for PERIC_SMC_ENAR register */ +#define PERIC_SMC_ENAR_SMCEN_POS (1U) +#define PERIC_SMC_ENAR_SMCEN (0x00000002UL) + +/* Bit definition for PERIC_DMC_ENAR register */ +#define PERIC_DMC_ENAR_DMCEN (0x00000001UL) + +/* Bit definition for PERIC_USART1_NFC register */ +#define PERIC_USART1_NFC_USASRT1_NFS_POS (0U) +#define PERIC_USART1_NFC_USASRT1_NFS (0x00000003UL) +#define PERIC_USART1_NFC_USASRT1_NFS_0 (0x00000001UL) +#define PERIC_USART1_NFC_USASRT1_NFS_1 (0x00000002UL) +#define PERIC_USART1_NFC_USART1_NFE_POS (2U) +#define PERIC_USART1_NFC_USART1_NFE (0x00000004UL) + +/* Bit definition for PERIC_NFC_STSR register */ +#define PERIC_NFC_STSR_CHIP_BUSY_POS (0U) +#define PERIC_NFC_STSR_CHIP_BUSY (0x000000FFUL) +#define PERIC_NFC_STSR_CHIP_BUSY_0 (0x00000001UL) +#define PERIC_NFC_STSR_CHIP_BUSY_1 (0x00000002UL) +#define PERIC_NFC_STSR_CHIP_BUSY_2 (0x00000004UL) +#define PERIC_NFC_STSR_CHIP_BUSY_3 (0x00000008UL) +#define PERIC_NFC_STSR_CHIP_BUSY_4 (0x00000010UL) +#define PERIC_NFC_STSR_CHIP_BUSY_5 (0x00000020UL) +#define PERIC_NFC_STSR_CHIP_BUSY_6 (0x00000040UL) +#define PERIC_NFC_STSR_CHIP_BUSY_7 (0x00000080UL) +#define PERIC_NFC_STSR_PECC_POS (8U) +#define PERIC_NFC_STSR_PECC (0x00000100UL) + +/******************************************************************************* + Bit definition for Peripheral PWC +*******************************************************************************/ +/* Bit definition for PWC_FCG0 register */ +#define PWC_FCG0_SRAMH_POS (0U) +#define PWC_FCG0_SRAMH (0x00000001UL) +#define PWC_FCG0_SRAM1_POS (4U) +#define PWC_FCG0_SRAM1 (0x00000010UL) +#define PWC_FCG0_SRAM2_POS (5U) +#define PWC_FCG0_SRAM2 (0x00000020UL) +#define PWC_FCG0_SRAM3_POS (6U) +#define PWC_FCG0_SRAM3 (0x00000040UL) +#define PWC_FCG0_SRAM4_POS (7U) +#define PWC_FCG0_SRAM4 (0x00000080UL) +#define PWC_FCG0_SRAMB_POS (10U) +#define PWC_FCG0_SRAMB (0x00000400UL) +#define PWC_FCG0_KEY_POS (13U) +#define PWC_FCG0_KEY (0x00002000UL) +#define PWC_FCG0_DMA1_POS (14U) +#define PWC_FCG0_DMA1 (0x00004000UL) +#define PWC_FCG0_DMA2_POS (15U) +#define PWC_FCG0_DMA2 (0x00008000UL) +#define PWC_FCG0_FCM_POS (16U) +#define PWC_FCG0_FCM (0x00010000UL) +#define PWC_FCG0_AOS_POS (17U) +#define PWC_FCG0_AOS (0x00020000UL) +#define PWC_FCG0_CTC_POS (18U) +#define PWC_FCG0_CTC (0x00040000UL) +#define PWC_FCG0_MAU_POS (19U) +#define PWC_FCG0_MAU (0x00080000UL) +#define PWC_FCG0_AES_POS (20U) +#define PWC_FCG0_AES (0x00100000UL) +#define PWC_FCG0_HASH_POS (21U) +#define PWC_FCG0_HASH (0x00200000UL) +#define PWC_FCG0_TRNG_POS (22U) +#define PWC_FCG0_TRNG (0x00400000UL) +#define PWC_FCG0_CRC_POS (23U) +#define PWC_FCG0_CRC (0x00800000UL) +#define PWC_FCG0_DCU1_POS (24U) +#define PWC_FCG0_DCU1 (0x01000000UL) +#define PWC_FCG0_DCU2_POS (25U) +#define PWC_FCG0_DCU2 (0x02000000UL) +#define PWC_FCG0_DCU3_POS (26U) +#define PWC_FCG0_DCU3 (0x04000000UL) +#define PWC_FCG0_DCU4_POS (27U) +#define PWC_FCG0_DCU4 (0x08000000UL) +#define PWC_FCG0_DCU5_POS (28U) +#define PWC_FCG0_DCU5 (0x10000000UL) +#define PWC_FCG0_DCU6_POS (29U) +#define PWC_FCG0_DCU6 (0x20000000UL) +#define PWC_FCG0_DCU7_POS (30U) +#define PWC_FCG0_DCU7 (0x40000000UL) +#define PWC_FCG0_DCU8_POS (31U) +#define PWC_FCG0_DCU8 (0x80000000UL) + +/* Bit definition for PWC_FCG1 register */ +#define PWC_FCG1_CAN1_POS (0U) +#define PWC_FCG1_CAN1 (0x00000001UL) +#define PWC_FCG1_CAN2_POS (1U) +#define PWC_FCG1_CAN2 (0x00000002UL) +#define PWC_FCG1_ETHMAC_POS (2U) +#define PWC_FCG1_ETHMAC (0x00000004UL) +#define PWC_FCG1_QSPI_POS (3U) +#define PWC_FCG1_QSPI (0x00000008UL) +#define PWC_FCG1_I2C1_POS (4U) +#define PWC_FCG1_I2C1 (0x00000010UL) +#define PWC_FCG1_I2C2_POS (5U) +#define PWC_FCG1_I2C2 (0x00000020UL) +#define PWC_FCG1_I2C3_POS (6U) +#define PWC_FCG1_I2C3 (0x00000040UL) +#define PWC_FCG1_I2C4_POS (7U) +#define PWC_FCG1_I2C4 (0x00000080UL) +#define PWC_FCG1_I2C5_POS (8U) +#define PWC_FCG1_I2C5 (0x00000100UL) +#define PWC_FCG1_I2C6_POS (9U) +#define PWC_FCG1_I2C6 (0x00000200UL) +#define PWC_FCG1_SDIOC1_POS (10U) +#define PWC_FCG1_SDIOC1 (0x00000400UL) +#define PWC_FCG1_SDIOC2_POS (11U) +#define PWC_FCG1_SDIOC2 (0x00000800UL) +#define PWC_FCG1_I2S1_POS (12U) +#define PWC_FCG1_I2S1 (0x00001000UL) +#define PWC_FCG1_I2S2_POS (13U) +#define PWC_FCG1_I2S2 (0x00002000UL) +#define PWC_FCG1_I2S3_POS (14U) +#define PWC_FCG1_I2S3 (0x00004000UL) +#define PWC_FCG1_I2S4_POS (15U) +#define PWC_FCG1_I2S4 (0x00008000UL) +#define PWC_FCG1_SPI1_POS (16U) +#define PWC_FCG1_SPI1 (0x00010000UL) +#define PWC_FCG1_SPI2_POS (17U) +#define PWC_FCG1_SPI2 (0x00020000UL) +#define PWC_FCG1_SPI3_POS (18U) +#define PWC_FCG1_SPI3 (0x00040000UL) +#define PWC_FCG1_SPI4_POS (19U) +#define PWC_FCG1_SPI4 (0x00080000UL) +#define PWC_FCG1_SPI5_POS (20U) +#define PWC_FCG1_SPI5 (0x00100000UL) +#define PWC_FCG1_SPI6_POS (21U) +#define PWC_FCG1_SPI6 (0x00200000UL) +#define PWC_FCG1_USBFS_POS (22U) +#define PWC_FCG1_USBFS (0x00400000UL) +#define PWC_FCG1_USBHS_POS (23U) +#define PWC_FCG1_USBHS (0x00800000UL) +#define PWC_FCG1_FMAC1_POS (24U) +#define PWC_FCG1_FMAC1 (0x01000000UL) +#define PWC_FCG1_FMAC2_POS (25U) +#define PWC_FCG1_FMAC2 (0x02000000UL) +#define PWC_FCG1_FMAC3_POS (26U) +#define PWC_FCG1_FMAC3 (0x04000000UL) +#define PWC_FCG1_FMAC4_POS (27U) +#define PWC_FCG1_FMAC4 (0x08000000UL) + +/* Bit definition for PWC_FCG2 register */ +#define PWC_FCG2_TMR6_1_POS (0U) +#define PWC_FCG2_TMR6_1 (0x00000001UL) +#define PWC_FCG2_TMR6_2_POS (1U) +#define PWC_FCG2_TMR6_2 (0x00000002UL) +#define PWC_FCG2_TMR6_3_POS (2U) +#define PWC_FCG2_TMR6_3 (0x00000004UL) +#define PWC_FCG2_TMR6_4_POS (3U) +#define PWC_FCG2_TMR6_4 (0x00000008UL) +#define PWC_FCG2_TMR6_5_POS (4U) +#define PWC_FCG2_TMR6_5 (0x00000010UL) +#define PWC_FCG2_TMR6_6_POS (5U) +#define PWC_FCG2_TMR6_6 (0x00000020UL) +#define PWC_FCG2_TMR6_7_POS (6U) +#define PWC_FCG2_TMR6_7 (0x00000040UL) +#define PWC_FCG2_TMR6_8_POS (7U) +#define PWC_FCG2_TMR6_8 (0x00000080UL) +#define PWC_FCG2_TMR4_1_POS (8U) +#define PWC_FCG2_TMR4_1 (0x00000100UL) +#define PWC_FCG2_TMR4_2_POS (9U) +#define PWC_FCG2_TMR4_2 (0x00000200UL) +#define PWC_FCG2_TMR4_3_POS (10U) +#define PWC_FCG2_TMR4_3 (0x00000400UL) +#define PWC_FCG2_HRPWM_POS (11U) +#define PWC_FCG2_HRPWM (0x00000800UL) +#define PWC_FCG2_TMR0_1_POS (12U) +#define PWC_FCG2_TMR0_1 (0x00001000UL) +#define PWC_FCG2_TMR0_2_POS (13U) +#define PWC_FCG2_TMR0_2 (0x00002000UL) +#define PWC_FCG2_EMB_POS (15U) +#define PWC_FCG2_EMB (0x00008000UL) +#define PWC_FCG2_TMR2_1_POS (16U) +#define PWC_FCG2_TMR2_1 (0x00010000UL) +#define PWC_FCG2_TMR2_2_POS (17U) +#define PWC_FCG2_TMR2_2 (0x00020000UL) +#define PWC_FCG2_TMR2_3_POS (18U) +#define PWC_FCG2_TMR2_3 (0x00040000UL) +#define PWC_FCG2_TMR2_4_POS (19U) +#define PWC_FCG2_TMR2_4 (0x00080000UL) +#define PWC_FCG2_TMRA_1_POS (20U) +#define PWC_FCG2_TMRA_1 (0x00100000UL) +#define PWC_FCG2_TMRA_2_POS (21U) +#define PWC_FCG2_TMRA_2 (0x00200000UL) +#define PWC_FCG2_TMRA_3_POS (22U) +#define PWC_FCG2_TMRA_3 (0x00400000UL) +#define PWC_FCG2_TMRA_4_POS (23U) +#define PWC_FCG2_TMRA_4 (0x00800000UL) +#define PWC_FCG2_TMRA_5_POS (24U) +#define PWC_FCG2_TMRA_5 (0x01000000UL) +#define PWC_FCG2_TMRA_6_POS (25U) +#define PWC_FCG2_TMRA_6 (0x02000000UL) +#define PWC_FCG2_TMRA_7_POS (26U) +#define PWC_FCG2_TMRA_7 (0x04000000UL) +#define PWC_FCG2_TMRA_8_POS (27U) +#define PWC_FCG2_TMRA_8 (0x08000000UL) +#define PWC_FCG2_TMRA_9_POS (28U) +#define PWC_FCG2_TMRA_9 (0x10000000UL) +#define PWC_FCG2_TMRA_10_POS (29U) +#define PWC_FCG2_TMRA_10 (0x20000000UL) +#define PWC_FCG2_TMRA_11_POS (30U) +#define PWC_FCG2_TMRA_11 (0x40000000UL) +#define PWC_FCG2_TMRA_12_POS (31U) +#define PWC_FCG2_TMRA_12 (0x80000000UL) + +/* Bit definition for PWC_FCG3 register */ +#define PWC_FCG3_ADC1_POS (0U) +#define PWC_FCG3_ADC1 (0x00000001UL) +#define PWC_FCG3_ADC2_POS (1U) +#define PWC_FCG3_ADC2 (0x00000002UL) +#define PWC_FCG3_ADC3_POS (2U) +#define PWC_FCG3_ADC3 (0x00000004UL) +#define PWC_FCG3_CMBIAS_POS (3U) +#define PWC_FCG3_CMBIAS (0x00000008UL) +#define PWC_FCG3_DAC1_POS (4U) +#define PWC_FCG3_DAC1 (0x00000010UL) +#define PWC_FCG3_DAC2_POS (5U) +#define PWC_FCG3_DAC2 (0x00000020UL) +#define PWC_FCG3_CMP1_POS (8U) +#define PWC_FCG3_CMP1 (0x00000100UL) +#define PWC_FCG3_CMP2_POS (9U) +#define PWC_FCG3_CMP2 (0x00000200UL) +#define PWC_FCG3_OTS_POS (12U) +#define PWC_FCG3_OTS (0x00001000UL) +#define PWC_FCG3_DVP_POS (15U) +#define PWC_FCG3_DVP (0x00008000UL) +#define PWC_FCG3_SMC_POS (16U) +#define PWC_FCG3_SMC (0x00010000UL) +#define PWC_FCG3_DMC_POS (17U) +#define PWC_FCG3_DMC (0x00020000UL) +#define PWC_FCG3_NFC_POS (18U) +#define PWC_FCG3_NFC (0x00040000UL) +#define PWC_FCG3_USART1_POS (20U) +#define PWC_FCG3_USART1 (0x00100000UL) +#define PWC_FCG3_USART2_POS (21U) +#define PWC_FCG3_USART2 (0x00200000UL) +#define PWC_FCG3_USART3_POS (22U) +#define PWC_FCG3_USART3 (0x00400000UL) +#define PWC_FCG3_USART4_POS (23U) +#define PWC_FCG3_USART4 (0x00800000UL) +#define PWC_FCG3_USART5_POS (24U) +#define PWC_FCG3_USART5 (0x01000000UL) +#define PWC_FCG3_USART6_POS (25U) +#define PWC_FCG3_USART6 (0x02000000UL) +#define PWC_FCG3_USART7_POS (26U) +#define PWC_FCG3_USART7 (0x04000000UL) +#define PWC_FCG3_USART8_POS (27U) +#define PWC_FCG3_USART8 (0x08000000UL) +#define PWC_FCG3_USART9_POS (28U) +#define PWC_FCG3_USART9 (0x10000000UL) +#define PWC_FCG3_USART10_POS (29U) +#define PWC_FCG3_USART10 (0x20000000UL) + +/* Bit definition for PWC_FCG0PC register */ +#define PWC_FCG0PC_PRT0_POS (0U) +#define PWC_FCG0PC_PRT0 (0x00000001UL) +#define PWC_FCG0PC_FCG0PCWE_POS (16U) +#define PWC_FCG0PC_FCG0PCWE (0xFFFF0000UL) + +/* Bit definition for PWC_VBATRSTR register */ +#define PWC_VBATRSTR (0xFFU) + +/* Bit definition for PWC_VBATCR register */ +#define PWC_VBATCR_VBTRSD_POS (0U) +#define PWC_VBATCR_VBTRSD (0x01U) +#define PWC_VBATCR_RAMVALID_POS (1U) +#define PWC_VBATCR_RAMVALID (0x02U) +#define PWC_VBATCR_RAMPDF_POS (2U) +#define PWC_VBATCR_RAMPDF (0x04U) +#define PWC_VBATCR_VBATDIVMONE_POS (3U) +#define PWC_VBATCR_VBATDIVMONE (0x08U) +#define PWC_VBATCR_CSDIS_POS (7U) +#define PWC_VBATCR_CSDIS (0x80U) + +/* Bit definition for PWC_WKTC0 register */ +#define PWC_WKTC0_WKTMCMP (0xFFU) + +/* Bit definition for PWC_WKTC1 register */ +#define PWC_WKTC1_WKTMCMP (0x0FU) + +/* Bit definition for PWC_WKTC2 register */ +#define PWC_WKTC2_WKOVF_POS (4U) +#define PWC_WKTC2_WKOVF (0x10U) +#define PWC_WKTC2_WKCKS_POS (5U) +#define PWC_WKTC2_WKCKS (0x60U) +#define PWC_WKTC2_WKCKS_0 (0x20U) +#define PWC_WKTC2_WKCKS_1 (0x40U) +#define PWC_WKTC2_WKTCE_POS (7U) +#define PWC_WKTC2_WKTCE (0x80U) + +/* Bit definition for PWC_BKR0 register */ +#define PWC_BKR0 (0xFFU) + +/* Bit definition for PWC_BKR1 register */ +#define PWC_BKR1 (0xFFU) + +/* Bit definition for PWC_BKR2 register */ +#define PWC_BKR2 (0xFFU) + +/* Bit definition for PWC_BKR3 register */ +#define PWC_BKR3 (0xFFU) + +/* Bit definition for PWC_BKR4 register */ +#define PWC_BKR4 (0xFFU) + +/* Bit definition for PWC_BKR5 register */ +#define PWC_BKR5 (0xFFU) + +/* Bit definition for PWC_BKR6 register */ +#define PWC_BKR6 (0xFFU) + +/* Bit definition for PWC_BKR7 register */ +#define PWC_BKR7 (0xFFU) + +/* Bit definition for PWC_BKR8 register */ +#define PWC_BKR8 (0xFFU) + +/* Bit definition for PWC_BKR9 register */ +#define PWC_BKR9 (0xFFU) + +/* Bit definition for PWC_BKR10 register */ +#define PWC_BKR10 (0xFFU) + +/* Bit definition for PWC_BKR11 register */ +#define PWC_BKR11 (0xFFU) + +/* Bit definition for PWC_BKR12 register */ +#define PWC_BKR12 (0xFFU) + +/* Bit definition for PWC_BKR13 register */ +#define PWC_BKR13 (0xFFU) + +/* Bit definition for PWC_BKR14 register */ +#define PWC_BKR14 (0xFFU) + +/* Bit definition for PWC_BKR15 register */ +#define PWC_BKR15 (0xFFU) + +/* Bit definition for PWC_BKR16 register */ +#define PWC_BKR16 (0xFFU) + +/* Bit definition for PWC_BKR17 register */ +#define PWC_BKR17 (0xFFU) + +/* Bit definition for PWC_BKR18 register */ +#define PWC_BKR18 (0xFFU) + +/* Bit definition for PWC_BKR19 register */ +#define PWC_BKR19 (0xFFU) + +/* Bit definition for PWC_BKR20 register */ +#define PWC_BKR20 (0xFFU) + +/* Bit definition for PWC_BKR21 register */ +#define PWC_BKR21 (0xFFU) + +/* Bit definition for PWC_BKR22 register */ +#define PWC_BKR22 (0xFFU) + +/* Bit definition for PWC_BKR23 register */ +#define PWC_BKR23 (0xFFU) + +/* Bit definition for PWC_BKR24 register */ +#define PWC_BKR24 (0xFFU) + +/* Bit definition for PWC_BKR25 register */ +#define PWC_BKR25 (0xFFU) + +/* Bit definition for PWC_BKR26 register */ +#define PWC_BKR26 (0xFFU) + +/* Bit definition for PWC_BKR27 register */ +#define PWC_BKR27 (0xFFU) + +/* Bit definition for PWC_BKR28 register */ +#define PWC_BKR28 (0xFFU) + +/* Bit definition for PWC_BKR29 register */ +#define PWC_BKR29 (0xFFU) + +/* Bit definition for PWC_BKR30 register */ +#define PWC_BKR30 (0xFFU) + +/* Bit definition for PWC_BKR31 register */ +#define PWC_BKR31 (0xFFU) + +/* Bit definition for PWC_BKR32 register */ +#define PWC_BKR32 (0xFFU) + +/* Bit definition for PWC_BKR33 register */ +#define PWC_BKR33 (0xFFU) + +/* Bit definition for PWC_BKR34 register */ +#define PWC_BKR34 (0xFFU) + +/* Bit definition for PWC_BKR35 register */ +#define PWC_BKR35 (0xFFU) + +/* Bit definition for PWC_BKR36 register */ +#define PWC_BKR36 (0xFFU) + +/* Bit definition for PWC_BKR37 register */ +#define PWC_BKR37 (0xFFU) + +/* Bit definition for PWC_BKR38 register */ +#define PWC_BKR38 (0xFFU) + +/* Bit definition for PWC_BKR39 register */ +#define PWC_BKR39 (0xFFU) + +/* Bit definition for PWC_BKR40 register */ +#define PWC_BKR40 (0xFFU) + +/* Bit definition for PWC_BKR41 register */ +#define PWC_BKR41 (0xFFU) + +/* Bit definition for PWC_BKR42 register */ +#define PWC_BKR42 (0xFFU) + +/* Bit definition for PWC_BKR43 register */ +#define PWC_BKR43 (0xFFU) + +/* Bit definition for PWC_BKR44 register */ +#define PWC_BKR44 (0xFFU) + +/* Bit definition for PWC_BKR45 register */ +#define PWC_BKR45 (0xFFU) + +/* Bit definition for PWC_BKR46 register */ +#define PWC_BKR46 (0xFFU) + +/* Bit definition for PWC_BKR47 register */ +#define PWC_BKR47 (0xFFU) + +/* Bit definition for PWC_BKR48 register */ +#define PWC_BKR48 (0xFFU) + +/* Bit definition for PWC_BKR49 register */ +#define PWC_BKR49 (0xFFU) + +/* Bit definition for PWC_BKR50 register */ +#define PWC_BKR50 (0xFFU) + +/* Bit definition for PWC_BKR51 register */ +#define PWC_BKR51 (0xFFU) + +/* Bit definition for PWC_BKR52 register */ +#define PWC_BKR52 (0xFFU) + +/* Bit definition for PWC_BKR53 register */ +#define PWC_BKR53 (0xFFU) + +/* Bit definition for PWC_BKR54 register */ +#define PWC_BKR54 (0xFFU) + +/* Bit definition for PWC_BKR55 register */ +#define PWC_BKR55 (0xFFU) + +/* Bit definition for PWC_BKR56 register */ +#define PWC_BKR56 (0xFFU) + +/* Bit definition for PWC_BKR57 register */ +#define PWC_BKR57 (0xFFU) + +/* Bit definition for PWC_BKR58 register */ +#define PWC_BKR58 (0xFFU) + +/* Bit definition for PWC_BKR59 register */ +#define PWC_BKR59 (0xFFU) + +/* Bit definition for PWC_BKR60 register */ +#define PWC_BKR60 (0xFFU) + +/* Bit definition for PWC_BKR61 register */ +#define PWC_BKR61 (0xFFU) + +/* Bit definition for PWC_BKR62 register */ +#define PWC_BKR62 (0xFFU) + +/* Bit definition for PWC_BKR63 register */ +#define PWC_BKR63 (0xFFU) + +/* Bit definition for PWC_BKR64 register */ +#define PWC_BKR64 (0xFFU) + +/* Bit definition for PWC_BKR65 register */ +#define PWC_BKR65 (0xFFU) + +/* Bit definition for PWC_BKR66 register */ +#define PWC_BKR66 (0xFFU) + +/* Bit definition for PWC_BKR67 register */ +#define PWC_BKR67 (0xFFU) + +/* Bit definition for PWC_BKR68 register */ +#define PWC_BKR68 (0xFFU) + +/* Bit definition for PWC_BKR69 register */ +#define PWC_BKR69 (0xFFU) + +/* Bit definition for PWC_BKR70 register */ +#define PWC_BKR70 (0xFFU) + +/* Bit definition for PWC_BKR71 register */ +#define PWC_BKR71 (0xFFU) + +/* Bit definition for PWC_BKR72 register */ +#define PWC_BKR72 (0xFFU) + +/* Bit definition for PWC_BKR73 register */ +#define PWC_BKR73 (0xFFU) + +/* Bit definition for PWC_BKR74 register */ +#define PWC_BKR74 (0xFFU) + +/* Bit definition for PWC_BKR75 register */ +#define PWC_BKR75 (0xFFU) + +/* Bit definition for PWC_BKR76 register */ +#define PWC_BKR76 (0xFFU) + +/* Bit definition for PWC_BKR77 register */ +#define PWC_BKR77 (0xFFU) + +/* Bit definition for PWC_BKR78 register */ +#define PWC_BKR78 (0xFFU) + +/* Bit definition for PWC_BKR79 register */ +#define PWC_BKR79 (0xFFU) + +/* Bit definition for PWC_BKR80 register */ +#define PWC_BKR80 (0xFFU) + +/* Bit definition for PWC_BKR81 register */ +#define PWC_BKR81 (0xFFU) + +/* Bit definition for PWC_BKR82 register */ +#define PWC_BKR82 (0xFFU) + +/* Bit definition for PWC_BKR83 register */ +#define PWC_BKR83 (0xFFU) + +/* Bit definition for PWC_BKR84 register */ +#define PWC_BKR84 (0xFFU) + +/* Bit definition for PWC_BKR85 register */ +#define PWC_BKR85 (0xFFU) + +/* Bit definition for PWC_BKR86 register */ +#define PWC_BKR86 (0xFFU) + +/* Bit definition for PWC_BKR87 register */ +#define PWC_BKR87 (0xFFU) + +/* Bit definition for PWC_BKR88 register */ +#define PWC_BKR88 (0xFFU) + +/* Bit definition for PWC_BKR89 register */ +#define PWC_BKR89 (0xFFU) + +/* Bit definition for PWC_BKR90 register */ +#define PWC_BKR90 (0xFFU) + +/* Bit definition for PWC_BKR91 register */ +#define PWC_BKR91 (0xFFU) + +/* Bit definition for PWC_BKR92 register */ +#define PWC_BKR92 (0xFFU) + +/* Bit definition for PWC_BKR93 register */ +#define PWC_BKR93 (0xFFU) + +/* Bit definition for PWC_BKR94 register */ +#define PWC_BKR94 (0xFFU) + +/* Bit definition for PWC_BKR95 register */ +#define PWC_BKR95 (0xFFU) + +/* Bit definition for PWC_BKR96 register */ +#define PWC_BKR96 (0xFFU) + +/* Bit definition for PWC_BKR97 register */ +#define PWC_BKR97 (0xFFU) + +/* Bit definition for PWC_BKR98 register */ +#define PWC_BKR98 (0xFFU) + +/* Bit definition for PWC_BKR99 register */ +#define PWC_BKR99 (0xFFU) + +/* Bit definition for PWC_BKR100 register */ +#define PWC_BKR100 (0xFFU) + +/* Bit definition for PWC_BKR101 register */ +#define PWC_BKR101 (0xFFU) + +/* Bit definition for PWC_BKR102 register */ +#define PWC_BKR102 (0xFFU) + +/* Bit definition for PWC_BKR103 register */ +#define PWC_BKR103 (0xFFU) + +/* Bit definition for PWC_BKR104 register */ +#define PWC_BKR104 (0xFFU) + +/* Bit definition for PWC_BKR105 register */ +#define PWC_BKR105 (0xFFU) + +/* Bit definition for PWC_BKR106 register */ +#define PWC_BKR106 (0xFFU) + +/* Bit definition for PWC_BKR107 register */ +#define PWC_BKR107 (0xFFU) + +/* Bit definition for PWC_BKR108 register */ +#define PWC_BKR108 (0xFFU) + +/* Bit definition for PWC_BKR109 register */ +#define PWC_BKR109 (0xFFU) + +/* Bit definition for PWC_BKR110 register */ +#define PWC_BKR110 (0xFFU) + +/* Bit definition for PWC_BKR111 register */ +#define PWC_BKR111 (0xFFU) + +/* Bit definition for PWC_BKR112 register */ +#define PWC_BKR112 (0xFFU) + +/* Bit definition for PWC_BKR113 register */ +#define PWC_BKR113 (0xFFU) + +/* Bit definition for PWC_BKR114 register */ +#define PWC_BKR114 (0xFFU) + +/* Bit definition for PWC_BKR115 register */ +#define PWC_BKR115 (0xFFU) + +/* Bit definition for PWC_BKR116 register */ +#define PWC_BKR116 (0xFFU) + +/* Bit definition for PWC_BKR117 register */ +#define PWC_BKR117 (0xFFU) + +/* Bit definition for PWC_BKR118 register */ +#define PWC_BKR118 (0xFFU) + +/* Bit definition for PWC_BKR119 register */ +#define PWC_BKR119 (0xFFU) + +/* Bit definition for PWC_BKR120 register */ +#define PWC_BKR120 (0xFFU) + +/* Bit definition for PWC_BKR121 register */ +#define PWC_BKR121 (0xFFU) + +/* Bit definition for PWC_BKR122 register */ +#define PWC_BKR122 (0xFFU) + +/* Bit definition for PWC_BKR123 register */ +#define PWC_BKR123 (0xFFU) + +/* Bit definition for PWC_BKR124 register */ +#define PWC_BKR124 (0xFFU) + +/* Bit definition for PWC_BKR125 register */ +#define PWC_BKR125 (0xFFU) + +/* Bit definition for PWC_BKR126 register */ +#define PWC_BKR126 (0xFFU) + +/* Bit definition for PWC_BKR127 register */ +#define PWC_BKR127 (0xFFU) + +/* Bit definition for PWC_PWRC0 register */ +#define PWC_PWRC0_PDMDS_POS (0U) +#define PWC_PWRC0_PDMDS (0x03U) +#define PWC_PWRC0_PDMDS_0 (0x01U) +#define PWC_PWRC0_PDMDS_1 (0x02U) +#define PWC_PWRC0_IORTN_POS (4U) +#define PWC_PWRC0_IORTN (0x30U) +#define PWC_PWRC0_IORTN_0 (0x10U) +#define PWC_PWRC0_IORTN_1 (0x20U) +#define PWC_PWRC0_PWDN_POS (7U) +#define PWC_PWRC0_PWDN (0x80U) + +/* Bit definition for PWC_PWRC1 register */ +#define PWC_PWRC1_VPLLSD_POS (0U) +#define PWC_PWRC1_VPLLSD (0x03U) +#define PWC_PWRC1_VPLLSD_0 (0x01U) +#define PWC_PWRC1_VPLLSD_1 (0x02U) +#define PWC_PWRC1_VHRCSD_POS (2U) +#define PWC_PWRC1_VHRCSD (0x04U) +#define PWC_PWRC1_PDTS_POS (3U) +#define PWC_PWRC1_PDTS (0x08U) +#define PWC_PWRC1_STPDAS_POS (6U) +#define PWC_PWRC1_STPDAS (0xC0U) +#define PWC_PWRC1_STPDAS_0 (0x40U) +#define PWC_PWRC1_STPDAS_1 (0x80U) + +/* Bit definition for PWC_PWRC2 register */ +#define PWC_PWRC2_DDAS_POS (0U) +#define PWC_PWRC2_DDAS (0x0FU) +#define PWC_PWRC2_DVS_POS (4U) +#define PWC_PWRC2_DVS (0x30U) +#define PWC_PWRC2_DVS_0 (0x10U) +#define PWC_PWRC2_DVS_1 (0x20U) + +/* Bit definition for PWC_PWRC3 register */ +#define PWC_PWRC3_DDAS (0xFFU) + +/* Bit definition for PWC_PWRC4 register */ +#define PWC_PWRC4_VBATREFSEL_POS (0U) +#define PWC_PWRC4_VBATREFSEL (0x01U) +#define PWC_PWRC4_VBATME_POS (1U) +#define PWC_PWRC4_VBATME (0x02U) +#define PWC_PWRC4_VBATMON_POS (4U) +#define PWC_PWRC4_VBATMON (0x10U) +#define PWC_PWRC4_ADBUFS_POS (6U) +#define PWC_PWRC4_ADBUFS (0x40U) +#define PWC_PWRC4_ADBUFE_POS (7U) +#define PWC_PWRC4_ADBUFE (0x80U) + +/* Bit definition for PWC_PVDCR0 register */ +#define PWC_PVDCR0_EXVCCINEN_POS (0U) +#define PWC_PVDCR0_EXVCCINEN (0x01U) +#define PWC_PVDCR0_PVD1EN_POS (5U) +#define PWC_PVDCR0_PVD1EN (0x20U) +#define PWC_PVDCR0_PVD2EN_POS (6U) +#define PWC_PVDCR0_PVD2EN (0x40U) + +/* Bit definition for PWC_PVDCR1 register */ +#define PWC_PVDCR1_PVD1IRE_POS (0U) +#define PWC_PVDCR1_PVD1IRE (0x01U) +#define PWC_PVDCR1_PVD1IRS_POS (1U) +#define PWC_PVDCR1_PVD1IRS (0x02U) +#define PWC_PVDCR1_PVD1CMPOE_POS (2U) +#define PWC_PVDCR1_PVD1CMPOE (0x04U) +#define PWC_PVDCR1_PVD2IRE_POS (4U) +#define PWC_PVDCR1_PVD2IRE (0x10U) +#define PWC_PVDCR1_PVD2IRS_POS (5U) +#define PWC_PVDCR1_PVD2IRS (0x20U) +#define PWC_PVDCR1_PVD2CMPOE_POS (6U) +#define PWC_PVDCR1_PVD2CMPOE (0x40U) + +/* Bit definition for PWC_PVDFCR register */ +#define PWC_PVDFCR_PVD1NFDIS_POS (0U) +#define PWC_PVDFCR_PVD1NFDIS (0x01U) +#define PWC_PVDFCR_PVD1NFCKS_POS (1U) +#define PWC_PVDFCR_PVD1NFCKS (0x06U) +#define PWC_PVDFCR_PVD1NFCKS_0 (0x02U) +#define PWC_PVDFCR_PVD1NFCKS_1 (0x04U) +#define PWC_PVDFCR_PVD2NFDIS_POS (4U) +#define PWC_PVDFCR_PVD2NFDIS (0x10U) +#define PWC_PVDFCR_PVD2NFCKS_POS (5U) +#define PWC_PVDFCR_PVD2NFCKS (0x60U) +#define PWC_PVDFCR_PVD2NFCKS_0 (0x20U) +#define PWC_PVDFCR_PVD2NFCKS_1 (0x40U) + +/* Bit definition for PWC_PVDLCR register */ +#define PWC_PVDLCR_PVD1LVL_POS (0U) +#define PWC_PVDLCR_PVD1LVL (0x07U) +#define PWC_PVDLCR_PVD2LVL_POS (4U) +#define PWC_PVDLCR_PVD2LVL (0x70U) + +/* Bit definition for PWC_PDWKE0 register */ +#define PWC_PDWKE0_WKE00_POS (0U) +#define PWC_PDWKE0_WKE00 (0x01U) +#define PWC_PDWKE0_WKE01_POS (1U) +#define PWC_PDWKE0_WKE01 (0x02U) +#define PWC_PDWKE0_WKE02_POS (2U) +#define PWC_PDWKE0_WKE02 (0x04U) +#define PWC_PDWKE0_WKE03_POS (3U) +#define PWC_PDWKE0_WKE03 (0x08U) +#define PWC_PDWKE0_WKE10_POS (4U) +#define PWC_PDWKE0_WKE10 (0x10U) +#define PWC_PDWKE0_WKE11_POS (5U) +#define PWC_PDWKE0_WKE11 (0x20U) +#define PWC_PDWKE0_WKE12_POS (6U) +#define PWC_PDWKE0_WKE12 (0x40U) +#define PWC_PDWKE0_WKE13_POS (7U) +#define PWC_PDWKE0_WKE13 (0x80U) + +/* Bit definition for PWC_PDWKE1 register */ +#define PWC_PDWKE1_WKE20_POS (0U) +#define PWC_PDWKE1_WKE20 (0x01U) +#define PWC_PDWKE1_WKE21_POS (1U) +#define PWC_PDWKE1_WKE21 (0x02U) +#define PWC_PDWKE1_WKE22_POS (2U) +#define PWC_PDWKE1_WKE22 (0x04U) +#define PWC_PDWKE1_WKE23_POS (3U) +#define PWC_PDWKE1_WKE23 (0x08U) +#define PWC_PDWKE1_WKE30_POS (4U) +#define PWC_PDWKE1_WKE30 (0x10U) +#define PWC_PDWKE1_WKE31_POS (5U) +#define PWC_PDWKE1_WKE31 (0x20U) +#define PWC_PDWKE1_WKE32_POS (6U) +#define PWC_PDWKE1_WKE32 (0x40U) +#define PWC_PDWKE1_WKE33_POS (7U) +#define PWC_PDWKE1_WKE33 (0x80U) + +/* Bit definition for PWC_PDWKE2 register */ +#define PWC_PDWKE2_VD1WKE_POS (0U) +#define PWC_PDWKE2_VD1WKE (0x01U) +#define PWC_PDWKE2_VD2WKE_POS (1U) +#define PWC_PDWKE2_VD2WKE (0x02U) +#define PWC_PDWKE2_RTCPRDWKE_POS (4U) +#define PWC_PDWKE2_RTCPRDWKE (0x10U) +#define PWC_PDWKE2_RTCALMWKE_POS (5U) +#define PWC_PDWKE2_RTCALMWKE (0x20U) +#define PWC_PDWKE2_WKTMWKE_POS (7U) +#define PWC_PDWKE2_WKTMWKE (0x80U) + +/* Bit definition for PWC_PDWKES register */ +#define PWC_PDWKES_WK0EGS_POS (0U) +#define PWC_PDWKES_WK0EGS (0x01U) +#define PWC_PDWKES_WK1EGS_POS (1U) +#define PWC_PDWKES_WK1EGS (0x02U) +#define PWC_PDWKES_WK2EGS_POS (2U) +#define PWC_PDWKES_WK2EGS (0x04U) +#define PWC_PDWKES_WK3EGS_POS (3U) +#define PWC_PDWKES_WK3EGS (0x08U) +#define PWC_PDWKES_VD1EGS_POS (4U) +#define PWC_PDWKES_VD1EGS (0x10U) +#define PWC_PDWKES_VD2EGS_POS (5U) +#define PWC_PDWKES_VD2EGS (0x20U) + +/* Bit definition for PWC_PDWKF0 register */ +#define PWC_PDWKF0_PTWK0F_POS (0U) +#define PWC_PDWKF0_PTWK0F (0x01U) +#define PWC_PDWKF0_PTWK1F_POS (1U) +#define PWC_PDWKF0_PTWK1F (0x02U) +#define PWC_PDWKF0_PTWK2F_POS (2U) +#define PWC_PDWKF0_PTWK2F (0x04U) +#define PWC_PDWKF0_PTWK3F_POS (3U) +#define PWC_PDWKF0_PTWK3F (0x08U) +#define PWC_PDWKF0_VD1WKF_POS (4U) +#define PWC_PDWKF0_VD1WKF (0x10U) +#define PWC_PDWKF0_VD2WKF_POS (5U) +#define PWC_PDWKF0_VD2WKF (0x20U) + +/* Bit definition for PWC_PDWKF1 register */ +#define PWC_PDWKF1_RXD0WKF_POS (3U) +#define PWC_PDWKF1_RXD0WKF (0x08U) +#define PWC_PDWKF1_RTCPRDWKF_POS (4U) +#define PWC_PDWKF1_RTCPRDWKF (0x10U) +#define PWC_PDWKF1_RTCALMWKF_POS (5U) +#define PWC_PDWKF1_RTCALMWKF (0x20U) +#define PWC_PDWKF1_WKTMWKF_POS (7U) +#define PWC_PDWKF1_WKTMWKF (0x80U) + +/* Bit definition for PWC_RAMPC0 register */ +#define PWC_RAMPC0_RAMPDC0_POS (0U) +#define PWC_RAMPC0_RAMPDC0 (0x00000001UL) +#define PWC_RAMPC0_RAMPDC1_POS (1U) +#define PWC_RAMPC0_RAMPDC1 (0x00000002UL) +#define PWC_RAMPC0_RAMPDC2_POS (2U) +#define PWC_RAMPC0_RAMPDC2 (0x00000004UL) +#define PWC_RAMPC0_RAMPDC3_POS (3U) +#define PWC_RAMPC0_RAMPDC3 (0x00000008UL) +#define PWC_RAMPC0_RAMPDC4_POS (4U) +#define PWC_RAMPC0_RAMPDC4 (0x00000010UL) +#define PWC_RAMPC0_RAMPDC5_POS (5U) +#define PWC_RAMPC0_RAMPDC5 (0x00000020UL) +#define PWC_RAMPC0_RAMPDC6_POS (6U) +#define PWC_RAMPC0_RAMPDC6 (0x00000040UL) +#define PWC_RAMPC0_RAMPDC7_POS (7U) +#define PWC_RAMPC0_RAMPDC7 (0x00000080UL) +#define PWC_RAMPC0_RAMPDC8_POS (8U) +#define PWC_RAMPC0_RAMPDC8 (0x00000100UL) +#define PWC_RAMPC0_RAMPDC9_POS (9U) +#define PWC_RAMPC0_RAMPDC9 (0x00000200UL) +#define PWC_RAMPC0_RAMPDC10_POS (10U) +#define PWC_RAMPC0_RAMPDC10 (0x00000400UL) + +/* Bit definition for PWC_RAMOPM register */ +#define PWC_RAMOPM (0xFFFFU) + +/* Bit definition for PWC_PRAMLPC register */ +#define PWC_PRAMLPC_PRAMPDC0_POS (0U) +#define PWC_PRAMLPC_PRAMPDC0 (0x00000001UL) +#define PWC_PRAMLPC_PRAMPDC1_POS (1U) +#define PWC_PRAMLPC_PRAMPDC1 (0x00000002UL) +#define PWC_PRAMLPC_PRAMPDC2_POS (2U) +#define PWC_PRAMLPC_PRAMPDC2 (0x00000004UL) +#define PWC_PRAMLPC_PRAMPDC3_POS (3U) +#define PWC_PRAMLPC_PRAMPDC3 (0x00000008UL) +#define PWC_PRAMLPC_PRAMPDC4_POS (4U) +#define PWC_PRAMLPC_PRAMPDC4 (0x00000010UL) +#define PWC_PRAMLPC_PRAMPDC5_POS (5U) +#define PWC_PRAMLPC_PRAMPDC5 (0x00000020UL) +#define PWC_PRAMLPC_PRAMPDC6_POS (6U) +#define PWC_PRAMLPC_PRAMPDC6 (0x00000040UL) +#define PWC_PRAMLPC_PRAMPDC7_POS (7U) +#define PWC_PRAMLPC_PRAMPDC7 (0x00000080UL) +#define PWC_PRAMLPC_PRAMPDC8_POS (8U) +#define PWC_PRAMLPC_PRAMPDC8 (0x00000100UL) +#define PWC_PRAMLPC_PRAMPDC9_POS (9U) +#define PWC_PRAMLPC_PRAMPDC9 (0x00000200UL) + +/* Bit definition for PWC_PVDICR register */ +#define PWC_PVDICR_PVD1NMIS_POS (0U) +#define PWC_PVDICR_PVD1NMIS (0x01U) +#define PWC_PVDICR_PVD1EDGS_POS (1U) +#define PWC_PVDICR_PVD1EDGS (0x06U) +#define PWC_PVDICR_PVD1EDGS_0 (0x02U) +#define PWC_PVDICR_PVD1EDGS_1 (0x04U) +#define PWC_PVDICR_PVD2NMIS_POS (4U) +#define PWC_PVDICR_PVD2NMIS (0x10U) +#define PWC_PVDICR_PVD2EDGS_POS (5U) +#define PWC_PVDICR_PVD2EDGS (0x60U) +#define PWC_PVDICR_PVD2EDGS_0 (0x20U) +#define PWC_PVDICR_PVD2EDGS_1 (0x40U) + +/* Bit definition for PWC_PVDDSR register */ +#define PWC_PVDDSR_PVD1MON_POS (0U) +#define PWC_PVDDSR_PVD1MON (0x01U) +#define PWC_PVDDSR_PVD1DETFLG_POS (1U) +#define PWC_PVDDSR_PVD1DETFLG (0x02U) +#define PWC_PVDDSR_PVD2MON_POS (4U) +#define PWC_PVDDSR_PVD2MON (0x10U) +#define PWC_PVDDSR_PVD2DETFLG_POS (5U) +#define PWC_PVDDSR_PVD2DETFLG (0x20U) + +/* Bit definition for PWC_STPMCR register */ +#define PWC_STPMCR_FLNWT_POS (0U) +#define PWC_STPMCR_FLNWT (0x0001U) +#define PWC_STPMCR_CKSMRC_POS (1U) +#define PWC_STPMCR_CKSMRC (0x0002U) +#define PWC_STPMCR_EXBUSOE_POS (14U) +#define PWC_STPMCR_EXBUSOE (0x4000U) +#define PWC_STPMCR_STOP_POS (15U) +#define PWC_STPMCR_STOP (0x8000U) + +/* Bit definition for PWC_FPRC register */ +#define PWC_FPRC_FPRCB0_POS (0U) +#define PWC_FPRC_FPRCB0 (0x0001U) +#define PWC_FPRC_FPRCB1_POS (1U) +#define PWC_FPRC_FPRCB1 (0x0002U) +#define PWC_FPRC_FPRCB2_POS (2U) +#define PWC_FPRC_FPRCB2 (0x0004U) +#define PWC_FPRC_FPRCB3_POS (3U) +#define PWC_FPRC_FPRCB3 (0x0008U) +#define PWC_FPRC_FPRCWE_POS (8U) +#define PWC_FPRC_FPRCWE (0xFF00U) + +/******************************************************************************* + Bit definition for Peripheral QSPI +*******************************************************************************/ +/* Bit definition for QSPI_CR register */ +#define QSPI_CR_MDSEL_POS (0U) +#define QSPI_CR_MDSEL (0x00000007UL) +#define QSPI_CR_PFE_POS (3U) +#define QSPI_CR_PFE (0x00000008UL) +#define QSPI_CR_PFSAE_POS (4U) +#define QSPI_CR_PFSAE (0x00000010UL) +#define QSPI_CR_DCOME_POS (5U) +#define QSPI_CR_DCOME (0x00000020UL) +#define QSPI_CR_XIPE_POS (6U) +#define QSPI_CR_XIPE (0x00000040UL) +#define QSPI_CR_SPIMD3_POS (7U) +#define QSPI_CR_SPIMD3 (0x00000080UL) +#define QSPI_CR_IPRSL_POS (8U) +#define QSPI_CR_IPRSL (0x00000300UL) +#define QSPI_CR_IPRSL_0 (0x00000100UL) +#define QSPI_CR_IPRSL_1 (0x00000200UL) +#define QSPI_CR_APRSL_POS (10U) +#define QSPI_CR_APRSL (0x00000C00UL) +#define QSPI_CR_APRSL_0 (0x00000400UL) +#define QSPI_CR_APRSL_1 (0x00000800UL) +#define QSPI_CR_DPRSL_POS (12U) +#define QSPI_CR_DPRSL (0x00003000UL) +#define QSPI_CR_DPRSL_0 (0x00001000UL) +#define QSPI_CR_DPRSL_1 (0x00002000UL) +#define QSPI_CR_DIV_POS (16U) +#define QSPI_CR_DIV (0x003F0000UL) + +/* Bit definition for QSPI_CSCR register */ +#define QSPI_CSCR_SSHW_POS (0U) +#define QSPI_CSCR_SSHW (0x0000000FUL) +#define QSPI_CSCR_SSNW_POS (4U) +#define QSPI_CSCR_SSNW (0x00000030UL) +#define QSPI_CSCR_SSNW_0 (0x00000010UL) +#define QSPI_CSCR_SSNW_1 (0x00000020UL) + +/* Bit definition for QSPI_FCR register */ +#define QSPI_FCR_AWSL_POS (0U) +#define QSPI_FCR_AWSL (0x00000003UL) +#define QSPI_FCR_AWSL_0 (0x00000001UL) +#define QSPI_FCR_AWSL_1 (0x00000002UL) +#define QSPI_FCR_FOUR_BIC_POS (2U) +#define QSPI_FCR_FOUR_BIC (0x00000004UL) +#define QSPI_FCR_SSNHD_POS (4U) +#define QSPI_FCR_SSNHD (0x00000010UL) +#define QSPI_FCR_SSNLD_POS (5U) +#define QSPI_FCR_SSNLD (0x00000020UL) +#define QSPI_FCR_WPOL_POS (6U) +#define QSPI_FCR_WPOL (0x00000040UL) +#define QSPI_FCR_DMCYCN_POS (8U) +#define QSPI_FCR_DMCYCN (0x00000F00UL) +#define QSPI_FCR_DUTY_POS (15U) +#define QSPI_FCR_DUTY (0x00008000UL) + +/* Bit definition for QSPI_SR register */ +#define QSPI_SR_BUSY_POS (0U) +#define QSPI_SR_BUSY (0x00000001UL) +#define QSPI_SR_XIPF_POS (6U) +#define QSPI_SR_XIPF (0x00000040UL) +#define QSPI_SR_RAER_POS (7U) +#define QSPI_SR_RAER (0x00000080UL) +#define QSPI_SR_PFNUM_POS (8U) +#define QSPI_SR_PFNUM (0x00001F00UL) +#define QSPI_SR_PFFUL_POS (14U) +#define QSPI_SR_PFFUL (0x00004000UL) +#define QSPI_SR_PFAN_POS (15U) +#define QSPI_SR_PFAN (0x00008000UL) + +/* Bit definition for QSPI_DCOM register */ +#define QSPI_DCOM_DCOM (0x000000FFUL) + +/* Bit definition for QSPI_CCMD register */ +#define QSPI_CCMD_RIC (0x000000FFUL) + +/* Bit definition for QSPI_XCMD register */ +#define QSPI_XCMD_XIPMC (0x000000FFUL) + +/* Bit definition for QSPI_SR2 register */ +#define QSPI_SR2_RAERCLR_POS (7U) +#define QSPI_SR2_RAERCLR (0x00000080UL) + +/* Bit definition for QSPI_EXAR register */ +#define QSPI_EXAR_EXADR_POS (26U) +#define QSPI_EXAR_EXADR (0xFC000000UL) + +/******************************************************************************* + Bit definition for Peripheral RMU +*******************************************************************************/ +/* Bit definition for RMU_PRSTCR0 register */ +#define RMU_PRSTCR0_LKUPREN_POS (5U) +#define RMU_PRSTCR0_LKUPREN (0x20U) + +/* Bit definition for RMU_RSTF0 register */ +#define RMU_RSTF0_PORF_POS (0U) +#define RMU_RSTF0_PORF (0x00000001UL) +#define RMU_RSTF0_PINRF_POS (1U) +#define RMU_RSTF0_PINRF (0x00000002UL) +#define RMU_RSTF0_BORF_POS (2U) +#define RMU_RSTF0_BORF (0x00000004UL) +#define RMU_RSTF0_PVD1RF_POS (3U) +#define RMU_RSTF0_PVD1RF (0x00000008UL) +#define RMU_RSTF0_PVD2RF_POS (4U) +#define RMU_RSTF0_PVD2RF (0x00000010UL) +#define RMU_RSTF0_WDRF_POS (5U) +#define RMU_RSTF0_WDRF (0x00000020UL) +#define RMU_RSTF0_SWDRF_POS (6U) +#define RMU_RSTF0_SWDRF (0x00000040UL) +#define RMU_RSTF0_PDRF_POS (7U) +#define RMU_RSTF0_PDRF (0x00000080UL) +#define RMU_RSTF0_SWRF_POS (8U) +#define RMU_RSTF0_SWRF (0x00000100UL) +#define RMU_RSTF0_MPUERF_POS (9U) +#define RMU_RSTF0_MPUERF (0x00000200UL) +#define RMU_RSTF0_RAPERF_POS (10U) +#define RMU_RSTF0_RAPERF (0x00000400UL) +#define RMU_RSTF0_RAECRF_POS (11U) +#define RMU_RSTF0_RAECRF (0x00000800UL) +#define RMU_RSTF0_CKFERF_POS (12U) +#define RMU_RSTF0_CKFERF (0x00001000UL) +#define RMU_RSTF0_XTALERF_POS (13U) +#define RMU_RSTF0_XTALERF (0x00002000UL) +#define RMU_RSTF0_LKUPRF_POS (14U) +#define RMU_RSTF0_LKUPRF (0x00004000UL) +#define RMU_RSTF0_MULTIRF_POS (30U) +#define RMU_RSTF0_MULTIRF (0x40000000UL) +#define RMU_RSTF0_CLRF_POS (31U) +#define RMU_RSTF0_CLRF (0x80000000UL) + +/******************************************************************************* + Bit definition for Peripheral RTC +*******************************************************************************/ +/* Bit definition for RTC_CR0 register */ +#define RTC_CR0_RESET (0x01U) + +/* Bit definition for RTC_CR1 register */ +#define RTC_CR1_PRDS_POS (0U) +#define RTC_CR1_PRDS (0x07U) +#define RTC_CR1_PRDS_0 (0x01U) +#define RTC_CR1_PRDS_1 (0x02U) +#define RTC_CR1_PRDS_2 (0x04U) +#define RTC_CR1_AMPM_POS (3U) +#define RTC_CR1_AMPM (0x08U) +#define RTC_CR1_ONEHZOE_POS (5U) +#define RTC_CR1_ONEHZOE (0x20U) +#define RTC_CR1_ONEHZSEL_POS (6U) +#define RTC_CR1_ONEHZSEL (0x40U) +#define RTC_CR1_START_POS (7U) +#define RTC_CR1_START (0x80U) + +/* Bit definition for RTC_CR2 register */ +#define RTC_CR2_RWREQ_POS (0U) +#define RTC_CR2_RWREQ (0x01U) +#define RTC_CR2_RWEN_POS (1U) +#define RTC_CR2_RWEN (0x02U) +#define RTC_CR2_PRDF_POS (2U) +#define RTC_CR2_PRDF (0x04U) +#define RTC_CR2_ALMF_POS (3U) +#define RTC_CR2_ALMF (0x08U) +#define RTC_CR2_PRDIE_POS (5U) +#define RTC_CR2_PRDIE (0x20U) +#define RTC_CR2_ALMIE_POS (6U) +#define RTC_CR2_ALMIE (0x40U) +#define RTC_CR2_ALME_POS (7U) +#define RTC_CR2_ALME (0x80U) + +/* Bit definition for RTC_CR3 register */ +#define RTC_CR3_LRCEN_POS (4U) +#define RTC_CR3_LRCEN (0x10U) +#define RTC_CR3_RCKSEL_POS (7U) +#define RTC_CR3_RCKSEL (0x80U) + +/* Bit definition for RTC_SEC register */ +#define RTC_SEC_SECU_POS (0U) +#define RTC_SEC_SECU (0x0FU) +#define RTC_SEC_SECD_POS (4U) +#define RTC_SEC_SECD (0x70U) + +/* Bit definition for RTC_MIN register */ +#define RTC_MIN_MINU_POS (0U) +#define RTC_MIN_MINU (0x0FU) +#define RTC_MIN_MIND_POS (4U) +#define RTC_MIN_MIND (0x70U) + +/* Bit definition for RTC_HOUR register */ +#define RTC_HOUR_HOURU_POS (0U) +#define RTC_HOUR_HOURU (0x0FU) +#define RTC_HOUR_HOURU_0 (0x01U) +#define RTC_HOUR_HOURU_1 (0x02U) +#define RTC_HOUR_HOURU_2 (0x04U) +#define RTC_HOUR_HOURU_3 (0x08U) +#define RTC_HOUR_HOURD_POS (4U) +#define RTC_HOUR_HOURD (0x30U) +#define RTC_HOUR_HOURD_0 (0x10U) +#define RTC_HOUR_HOURD_1 (0x20U) + +/* Bit definition for RTC_WEEK register */ +#define RTC_WEEK_WEEK (0x07U) + +/* Bit definition for RTC_DAY register */ +#define RTC_DAY_DAYU_POS (0U) +#define RTC_DAY_DAYU (0x0FU) +#define RTC_DAY_DAYD_POS (4U) +#define RTC_DAY_DAYD (0x30U) + +/* Bit definition for RTC_MON register */ +#define RTC_MON_MON (0x1FU) + +/* Bit definition for RTC_YEAR register */ +#define RTC_YEAR_YEARU_POS (0U) +#define RTC_YEAR_YEARU (0x0FU) +#define RTC_YEAR_YEARD_POS (4U) +#define RTC_YEAR_YEARD (0xF0U) + +/* Bit definition for RTC_ALMMIN register */ +#define RTC_ALMMIN_ALMMINU_POS (0U) +#define RTC_ALMMIN_ALMMINU (0x0FU) +#define RTC_ALMMIN_ALMMIND_POS (4U) +#define RTC_ALMMIN_ALMMIND (0x70U) + +/* Bit definition for RTC_ALMHOUR register */ +#define RTC_ALMHOUR_ALMHOURU_POS (0U) +#define RTC_ALMHOUR_ALMHOURU (0x0FU) +#define RTC_ALMHOUR_ALMHOURU_0 (0x01U) +#define RTC_ALMHOUR_ALMHOURU_1 (0x02U) +#define RTC_ALMHOUR_ALMHOURU_2 (0x04U) +#define RTC_ALMHOUR_ALMHOURU_3 (0x08U) +#define RTC_ALMHOUR_ALMHOURD_POS (4U) +#define RTC_ALMHOUR_ALMHOURD (0x30U) +#define RTC_ALMHOUR_ALMHOURD_0 (0x10U) +#define RTC_ALMHOUR_ALMHOURD_1 (0x20U) + +/* Bit definition for RTC_ALMWEEK register */ +#define RTC_ALMWEEK_ALMWEEK (0x7FU) +#define RTC_ALMWEEK_ALMWEEK_0 (0x01U) +#define RTC_ALMWEEK_ALMWEEK_1 (0x02U) +#define RTC_ALMWEEK_ALMWEEK_2 (0x04U) +#define RTC_ALMWEEK_ALMWEEK_3 (0x08U) +#define RTC_ALMWEEK_ALMWEEK_4 (0x10U) +#define RTC_ALMWEEK_ALMWEEK_5 (0x20U) +#define RTC_ALMWEEK_ALMWEEK_6 (0x40U) + +/* Bit definition for RTC_ERRCRH register */ +#define RTC_ERRCRH_COMP8_POS (0U) +#define RTC_ERRCRH_COMP8 (0x01U) +#define RTC_ERRCRH_COMPEN_POS (7U) +#define RTC_ERRCRH_COMPEN (0x80U) + +/* Bit definition for RTC_ERRCRL register */ +#define RTC_ERRCRL_COMP (0xFFU) + +/* Bit definition for RTC_TPCR0 register */ +#define RTC_TPCR0_TPCT0_POS (0U) +#define RTC_TPCR0_TPCT0 (0x03U) +#define RTC_TPCR0_TPCT0_0 (0x01U) +#define RTC_TPCR0_TPCT0_1 (0x02U) +#define RTC_TPCR0_TPNF0_POS (2U) +#define RTC_TPCR0_TPNF0 (0x0CU) +#define RTC_TPCR0_TPNF0_0 (0x04U) +#define RTC_TPCR0_TPNF0_1 (0x08U) +#define RTC_TPCR0_TPRSTE0_POS (4U) +#define RTC_TPCR0_TPRSTE0 (0x10U) +#define RTC_TPCR0_TPIE0_POS (5U) +#define RTC_TPCR0_TPIE0 (0x20U) +#define RTC_TPCR0_TSTPE0_POS (6U) +#define RTC_TPCR0_TSTPE0 (0x40U) +#define RTC_TPCR0_TPEN0_POS (7U) +#define RTC_TPCR0_TPEN0 (0x80U) + +/* Bit definition for RTC_TPCR1 register */ +#define RTC_TPCR1_TPCT1_POS (0U) +#define RTC_TPCR1_TPCT1 (0x03U) +#define RTC_TPCR1_TPCT1_0 (0x01U) +#define RTC_TPCR1_TPCT1_1 (0x02U) +#define RTC_TPCR1_TPNF1_POS (2U) +#define RTC_TPCR1_TPNF1 (0x0CU) +#define RTC_TPCR1_TPNF1_0 (0x04U) +#define RTC_TPCR1_TPNF1_1 (0x08U) +#define RTC_TPCR1_TPRSTE1_POS (4U) +#define RTC_TPCR1_TPRSTE1 (0x10U) +#define RTC_TPCR1_TPIE1_POS (5U) +#define RTC_TPCR1_TPIE1 (0x20U) +#define RTC_TPCR1_TSTPE1_POS (6U) +#define RTC_TPCR1_TSTPE1 (0x40U) +#define RTC_TPCR1_TPEN1_POS (7U) +#define RTC_TPCR1_TPEN1 (0x80U) + +/* Bit definition for RTC_TPSR register */ +#define RTC_TPSR_TPF0_POS (0U) +#define RTC_TPSR_TPF0 (0x01U) +#define RTC_TPSR_TPF1_POS (1U) +#define RTC_TPSR_TPF1 (0x02U) +#define RTC_TPSR_TPOVF_POS (2U) +#define RTC_TPSR_TPOVF (0x04U) + +/* Bit definition for RTC_SECTP register */ +#define RTC_SECTP_SECTPU_POS (0U) +#define RTC_SECTP_SECTPU (0x0FU) +#define RTC_SECTP_SECTPD_POS (4U) +#define RTC_SECTP_SECTPD (0x70U) + +/* Bit definition for RTC_MINTP register */ +#define RTC_MINTP_MINTPU_POS (0U) +#define RTC_MINTP_MINTPU (0x0FU) +#define RTC_MINTP_MINTPD_POS (4U) +#define RTC_MINTP_MINTPD (0x70U) + +/* Bit definition for RTC_HOURTP register */ +#define RTC_HOURTP_HOURTPU_POS (0U) +#define RTC_HOURTP_HOURTPU (0x0FU) +#define RTC_HOURTP_HOURTPU_0 (0x01U) +#define RTC_HOURTP_HOURTPU_1 (0x02U) +#define RTC_HOURTP_HOURTPU_2 (0x04U) +#define RTC_HOURTP_HOURTPU_3 (0x08U) +#define RTC_HOURTP_HOURTPD_POS (4U) +#define RTC_HOURTP_HOURTPD (0x30U) +#define RTC_HOURTP_HOURTPD_0 (0x10U) +#define RTC_HOURTP_HOURTPD_1 (0x20U) + +/* Bit definition for RTC_DAYTP register */ +#define RTC_DAYTP_DAYTPU_POS (0U) +#define RTC_DAYTP_DAYTPU (0x0FU) +#define RTC_DAYTP_DAYTPD_POS (4U) +#define RTC_DAYTP_DAYTPD (0x30U) + +/* Bit definition for RTC_MONTP register */ +#define RTC_MONTP_MONTP (0x1FU) + +/******************************************************************************* + Bit definition for Peripheral SDIOC +*******************************************************************************/ +/* Bit definition for SDIOC_BLKSIZE register */ +#define SDIOC_BLKSIZE_TBS (0x0FFFU) + +/* Bit definition for SDIOC_BLKCNT register */ +#define SDIOC_BLKCNT (0xFFFFU) + +/* Bit definition for SDIOC_ARG0 register */ +#define SDIOC_ARG0 (0xFFFFU) + +/* Bit definition for SDIOC_ARG1 register */ +#define SDIOC_ARG1 (0xFFFFU) + +/* Bit definition for SDIOC_TRANSMODE register */ +#define SDIOC_TRANSMODE_BCE_POS (1U) +#define SDIOC_TRANSMODE_BCE (0x0002U) +#define SDIOC_TRANSMODE_ATCEN_POS (2U) +#define SDIOC_TRANSMODE_ATCEN (0x000CU) +#define SDIOC_TRANSMODE_ATCEN_0 (0x0004U) +#define SDIOC_TRANSMODE_ATCEN_1 (0x0008U) +#define SDIOC_TRANSMODE_DDIR_POS (4U) +#define SDIOC_TRANSMODE_DDIR (0x0010U) +#define SDIOC_TRANSMODE_MULB_POS (5U) +#define SDIOC_TRANSMODE_MULB (0x0020U) + +/* Bit definition for SDIOC_CMD register */ +#define SDIOC_CMD_RESTYP_POS (0U) +#define SDIOC_CMD_RESTYP (0x0003U) +#define SDIOC_CMD_RESTYP_0 (0x0001U) +#define SDIOC_CMD_RESTYP_1 (0x0002U) +#define SDIOC_CMD_CCE_POS (3U) +#define SDIOC_CMD_CCE (0x0008U) +#define SDIOC_CMD_ICE_POS (4U) +#define SDIOC_CMD_ICE (0x0010U) +#define SDIOC_CMD_DAT_POS (5U) +#define SDIOC_CMD_DAT (0x0020U) +#define SDIOC_CMD_TYP_POS (6U) +#define SDIOC_CMD_TYP (0x00C0U) +#define SDIOC_CMD_TYP_0 (0x0040U) +#define SDIOC_CMD_TYP_1 (0x0080U) +#define SDIOC_CMD_IDX_POS (8U) +#define SDIOC_CMD_IDX (0x3F00U) +#define SDIOC_CMD_IDX_0 (0x0100U) +#define SDIOC_CMD_IDX_1 (0x0200U) +#define SDIOC_CMD_IDX_2 (0x0400U) +#define SDIOC_CMD_IDX_3 (0x0800U) +#define SDIOC_CMD_IDX_4 (0x1000U) +#define SDIOC_CMD_IDX_5 (0x2000U) + +/* Bit definition for SDIOC_RESP0 register */ +#define SDIOC_RESP0 (0xFFFFU) + +/* Bit definition for SDIOC_RESP1 register */ +#define SDIOC_RESP1 (0xFFFFU) + +/* Bit definition for SDIOC_RESP2 register */ +#define SDIOC_RESP2 (0xFFFFU) + +/* Bit definition for SDIOC_RESP3 register */ +#define SDIOC_RESP3 (0xFFFFU) + +/* Bit definition for SDIOC_RESP4 register */ +#define SDIOC_RESP4 (0xFFFFU) + +/* Bit definition for SDIOC_RESP5 register */ +#define SDIOC_RESP5 (0xFFFFU) + +/* Bit definition for SDIOC_RESP6 register */ +#define SDIOC_RESP6 (0xFFFFU) + +/* Bit definition for SDIOC_RESP7 register */ +#define SDIOC_RESP7 (0xFFFFU) + +/* Bit definition for SDIOC_BUF0 register */ +#define SDIOC_BUF0 (0xFFFFU) + +/* Bit definition for SDIOC_BUF1 register */ +#define SDIOC_BUF1 (0xFFFFU) + +/* Bit definition for SDIOC_PSTAT register */ +#define SDIOC_PSTAT_CIC_POS (0U) +#define SDIOC_PSTAT_CIC (0x00000001UL) +#define SDIOC_PSTAT_CID_POS (1U) +#define SDIOC_PSTAT_CID (0x00000002UL) +#define SDIOC_PSTAT_DA_POS (2U) +#define SDIOC_PSTAT_DA (0x00000004UL) +#define SDIOC_PSTAT_WTA_POS (8U) +#define SDIOC_PSTAT_WTA (0x00000100UL) +#define SDIOC_PSTAT_RTA_POS (9U) +#define SDIOC_PSTAT_RTA (0x00000200UL) +#define SDIOC_PSTAT_BWE_POS (10U) +#define SDIOC_PSTAT_BWE (0x00000400UL) +#define SDIOC_PSTAT_BRE_POS (11U) +#define SDIOC_PSTAT_BRE (0x00000800UL) +#define SDIOC_PSTAT_CIN_POS (16U) +#define SDIOC_PSTAT_CIN (0x00010000UL) +#define SDIOC_PSTAT_CSS_POS (17U) +#define SDIOC_PSTAT_CSS (0x00020000UL) +#define SDIOC_PSTAT_CDL_POS (18U) +#define SDIOC_PSTAT_CDL (0x00040000UL) +#define SDIOC_PSTAT_WPL_POS (19U) +#define SDIOC_PSTAT_WPL (0x00080000UL) +#define SDIOC_PSTAT_DATL_POS (20U) +#define SDIOC_PSTAT_DATL (0x00F00000UL) +#define SDIOC_PSTAT_DATL_0 (0x00100000UL) +#define SDIOC_PSTAT_DATL_1 (0x00200000UL) +#define SDIOC_PSTAT_DATL_2 (0x00400000UL) +#define SDIOC_PSTAT_DATL_3 (0x00800000UL) +#define SDIOC_PSTAT_CMDL_POS (24U) +#define SDIOC_PSTAT_CMDL (0x01000000UL) + +/* Bit definition for SDIOC_HOSTCON register */ +#define SDIOC_HOSTCON_DW_POS (1U) +#define SDIOC_HOSTCON_DW (0x02U) +#define SDIOC_HOSTCON_HSEN_POS (2U) +#define SDIOC_HOSTCON_HSEN (0x04U) +#define SDIOC_HOSTCON_EXDW_POS (5U) +#define SDIOC_HOSTCON_EXDW (0x20U) +#define SDIOC_HOSTCON_CDTL_POS (6U) +#define SDIOC_HOSTCON_CDTL (0x40U) +#define SDIOC_HOSTCON_CDSS_POS (7U) +#define SDIOC_HOSTCON_CDSS (0x80U) + +/* Bit definition for SDIOC_PWRCON register */ +#define SDIOC_PWRCON_PWON (0x01U) + +/* Bit definition for SDIOC_BLKGPCON register */ +#define SDIOC_BLKGPCON_SABGR_POS (0U) +#define SDIOC_BLKGPCON_SABGR (0x01U) +#define SDIOC_BLKGPCON_CR_POS (1U) +#define SDIOC_BLKGPCON_CR (0x02U) +#define SDIOC_BLKGPCON_RWC_POS (2U) +#define SDIOC_BLKGPCON_RWC (0x04U) +#define SDIOC_BLKGPCON_IABG_POS (3U) +#define SDIOC_BLKGPCON_IABG (0x08U) + +/* Bit definition for SDIOC_CLKCON register */ +#define SDIOC_CLKCON_ICE_POS (0U) +#define SDIOC_CLKCON_ICE (0x0001U) +#define SDIOC_CLKCON_CE_POS (2U) +#define SDIOC_CLKCON_CE (0x0004U) +#define SDIOC_CLKCON_FS_POS (8U) +#define SDIOC_CLKCON_FS (0xFF00U) +#define SDIOC_CLKCON_FS_0 (0x0100U) +#define SDIOC_CLKCON_FS_1 (0x0200U) +#define SDIOC_CLKCON_FS_2 (0x0400U) +#define SDIOC_CLKCON_FS_3 (0x0800U) +#define SDIOC_CLKCON_FS_4 (0x1000U) +#define SDIOC_CLKCON_FS_5 (0x2000U) +#define SDIOC_CLKCON_FS_6 (0x4000U) +#define SDIOC_CLKCON_FS_7 (0x8000U) + +/* Bit definition for SDIOC_TOUTCON register */ +#define SDIOC_TOUTCON_DTO (0x0FU) + +/* Bit definition for SDIOC_SFTRST register */ +#define SDIOC_SFTRST_RSTA_POS (0U) +#define SDIOC_SFTRST_RSTA (0x01U) +#define SDIOC_SFTRST_RSTC_POS (1U) +#define SDIOC_SFTRST_RSTC (0x02U) +#define SDIOC_SFTRST_RSTD_POS (2U) +#define SDIOC_SFTRST_RSTD (0x04U) + +/* Bit definition for SDIOC_NORINTST register */ +#define SDIOC_NORINTST_CC_POS (0U) +#define SDIOC_NORINTST_CC (0x0001U) +#define SDIOC_NORINTST_TC_POS (1U) +#define SDIOC_NORINTST_TC (0x0002U) +#define SDIOC_NORINTST_BGE_POS (2U) +#define SDIOC_NORINTST_BGE (0x0004U) +#define SDIOC_NORINTST_BWR_POS (4U) +#define SDIOC_NORINTST_BWR (0x0010U) +#define SDIOC_NORINTST_BRR_POS (5U) +#define SDIOC_NORINTST_BRR (0x0020U) +#define SDIOC_NORINTST_CIST_POS (6U) +#define SDIOC_NORINTST_CIST (0x0040U) +#define SDIOC_NORINTST_CRM_POS (7U) +#define SDIOC_NORINTST_CRM (0x0080U) +#define SDIOC_NORINTST_CINT_POS (8U) +#define SDIOC_NORINTST_CINT (0x0100U) +#define SDIOC_NORINTST_EI_POS (15U) +#define SDIOC_NORINTST_EI (0x8000U) + +/* Bit definition for SDIOC_ERRINTST register */ +#define SDIOC_ERRINTST_CTOE_POS (0U) +#define SDIOC_ERRINTST_CTOE (0x0001U) +#define SDIOC_ERRINTST_CCE_POS (1U) +#define SDIOC_ERRINTST_CCE (0x0002U) +#define SDIOC_ERRINTST_CEBE_POS (2U) +#define SDIOC_ERRINTST_CEBE (0x0004U) +#define SDIOC_ERRINTST_CIE_POS (3U) +#define SDIOC_ERRINTST_CIE (0x0008U) +#define SDIOC_ERRINTST_DTOE_POS (4U) +#define SDIOC_ERRINTST_DTOE (0x0010U) +#define SDIOC_ERRINTST_DCE_POS (5U) +#define SDIOC_ERRINTST_DCE (0x0020U) +#define SDIOC_ERRINTST_DEBE_POS (6U) +#define SDIOC_ERRINTST_DEBE (0x0040U) +#define SDIOC_ERRINTST_ACE_POS (8U) +#define SDIOC_ERRINTST_ACE (0x0100U) + +/* Bit definition for SDIOC_NORINTSTEN register */ +#define SDIOC_NORINTSTEN_CCEN_POS (0U) +#define SDIOC_NORINTSTEN_CCEN (0x0001U) +#define SDIOC_NORINTSTEN_TCEN_POS (1U) +#define SDIOC_NORINTSTEN_TCEN (0x0002U) +#define SDIOC_NORINTSTEN_BGEEN_POS (2U) +#define SDIOC_NORINTSTEN_BGEEN (0x0004U) +#define SDIOC_NORINTSTEN_BWREN_POS (4U) +#define SDIOC_NORINTSTEN_BWREN (0x0010U) +#define SDIOC_NORINTSTEN_BRREN_POS (5U) +#define SDIOC_NORINTSTEN_BRREN (0x0020U) +#define SDIOC_NORINTSTEN_CISTEN_POS (6U) +#define SDIOC_NORINTSTEN_CISTEN (0x0040U) +#define SDIOC_NORINTSTEN_CRMEN_POS (7U) +#define SDIOC_NORINTSTEN_CRMEN (0x0080U) +#define SDIOC_NORINTSTEN_CINTEN_POS (8U) +#define SDIOC_NORINTSTEN_CINTEN (0x0100U) + +/* Bit definition for SDIOC_ERRINTSTEN register */ +#define SDIOC_ERRINTSTEN_CTOEEN_POS (0U) +#define SDIOC_ERRINTSTEN_CTOEEN (0x0001U) +#define SDIOC_ERRINTSTEN_CCEEN_POS (1U) +#define SDIOC_ERRINTSTEN_CCEEN (0x0002U) +#define SDIOC_ERRINTSTEN_CEBEEN_POS (2U) +#define SDIOC_ERRINTSTEN_CEBEEN (0x0004U) +#define SDIOC_ERRINTSTEN_CIEEN_POS (3U) +#define SDIOC_ERRINTSTEN_CIEEN (0x0008U) +#define SDIOC_ERRINTSTEN_DTOEEN_POS (4U) +#define SDIOC_ERRINTSTEN_DTOEEN (0x0010U) +#define SDIOC_ERRINTSTEN_DCEEN_POS (5U) +#define SDIOC_ERRINTSTEN_DCEEN (0x0020U) +#define SDIOC_ERRINTSTEN_DEBEEN_POS (6U) +#define SDIOC_ERRINTSTEN_DEBEEN (0x0040U) +#define SDIOC_ERRINTSTEN_ACEEN_POS (8U) +#define SDIOC_ERRINTSTEN_ACEEN (0x0100U) + +/* Bit definition for SDIOC_NORINTSGEN register */ +#define SDIOC_NORINTSGEN_CCSEN_POS (0U) +#define SDIOC_NORINTSGEN_CCSEN (0x0001U) +#define SDIOC_NORINTSGEN_TCSEN_POS (1U) +#define SDIOC_NORINTSGEN_TCSEN (0x0002U) +#define SDIOC_NORINTSGEN_BGESEN_POS (2U) +#define SDIOC_NORINTSGEN_BGESEN (0x0004U) +#define SDIOC_NORINTSGEN_BWRSEN_POS (4U) +#define SDIOC_NORINTSGEN_BWRSEN (0x0010U) +#define SDIOC_NORINTSGEN_BRRSEN_POS (5U) +#define SDIOC_NORINTSGEN_BRRSEN (0x0020U) +#define SDIOC_NORINTSGEN_CISTSEN_POS (6U) +#define SDIOC_NORINTSGEN_CISTSEN (0x0040U) +#define SDIOC_NORINTSGEN_CRMSEN_POS (7U) +#define SDIOC_NORINTSGEN_CRMSEN (0x0080U) +#define SDIOC_NORINTSGEN_CINTSEN_POS (8U) +#define SDIOC_NORINTSGEN_CINTSEN (0x0100U) + +/* Bit definition for SDIOC_ERRINTSGEN register */ +#define SDIOC_ERRINTSGEN_CTOESEN_POS (0U) +#define SDIOC_ERRINTSGEN_CTOESEN (0x0001U) +#define SDIOC_ERRINTSGEN_CCESEN_POS (1U) +#define SDIOC_ERRINTSGEN_CCESEN (0x0002U) +#define SDIOC_ERRINTSGEN_CEBESEN_POS (2U) +#define SDIOC_ERRINTSGEN_CEBESEN (0x0004U) +#define SDIOC_ERRINTSGEN_CIESEN_POS (3U) +#define SDIOC_ERRINTSGEN_CIESEN (0x0008U) +#define SDIOC_ERRINTSGEN_DTOESEN_POS (4U) +#define SDIOC_ERRINTSGEN_DTOESEN (0x0010U) +#define SDIOC_ERRINTSGEN_DCESEN_POS (5U) +#define SDIOC_ERRINTSGEN_DCESEN (0x0020U) +#define SDIOC_ERRINTSGEN_DEBESEN_POS (6U) +#define SDIOC_ERRINTSGEN_DEBESEN (0x0040U) +#define SDIOC_ERRINTSGEN_ACESEN_POS (8U) +#define SDIOC_ERRINTSGEN_ACESEN (0x0100U) + +/* Bit definition for SDIOC_ATCERRST register */ +#define SDIOC_ATCERRST_NE_POS (0U) +#define SDIOC_ATCERRST_NE (0x0001U) +#define SDIOC_ATCERRST_TOE_POS (1U) +#define SDIOC_ATCERRST_TOE (0x0002U) +#define SDIOC_ATCERRST_CE_POS (2U) +#define SDIOC_ATCERRST_CE (0x0004U) +#define SDIOC_ATCERRST_EBE_POS (3U) +#define SDIOC_ATCERRST_EBE (0x0008U) +#define SDIOC_ATCERRST_IE_POS (4U) +#define SDIOC_ATCERRST_IE (0x0010U) +#define SDIOC_ATCERRST_CMDE_POS (7U) +#define SDIOC_ATCERRST_CMDE (0x0080U) + +/* Bit definition for SDIOC_FEA register */ +#define SDIOC_FEA_FNE_POS (0U) +#define SDIOC_FEA_FNE (0x0001U) +#define SDIOC_FEA_FTOE_POS (1U) +#define SDIOC_FEA_FTOE (0x0002U) +#define SDIOC_FEA_FCE_POS (2U) +#define SDIOC_FEA_FCE (0x0004U) +#define SDIOC_FEA_FEBE_POS (3U) +#define SDIOC_FEA_FEBE (0x0008U) +#define SDIOC_FEA_FIE_POS (4U) +#define SDIOC_FEA_FIE (0x0010U) +#define SDIOC_FEA_FCMDE_POS (7U) +#define SDIOC_FEA_FCMDE (0x0080U) + +/* Bit definition for SDIOC_FEE register */ +#define SDIOC_FEE_FCTOE_POS (0U) +#define SDIOC_FEE_FCTOE (0x0001U) +#define SDIOC_FEE_FCCE_POS (1U) +#define SDIOC_FEE_FCCE (0x0002U) +#define SDIOC_FEE_FCEBE_POS (2U) +#define SDIOC_FEE_FCEBE (0x0004U) +#define SDIOC_FEE_FCIE_POS (3U) +#define SDIOC_FEE_FCIE (0x0008U) +#define SDIOC_FEE_FDTOE_POS (4U) +#define SDIOC_FEE_FDTOE (0x0010U) +#define SDIOC_FEE_FDCE_POS (5U) +#define SDIOC_FEE_FDCE (0x0020U) +#define SDIOC_FEE_FDEBE_POS (6U) +#define SDIOC_FEE_FDEBE (0x0040U) +#define SDIOC_FEE_FACE_POS (8U) +#define SDIOC_FEE_FACE (0x0100U) + +/******************************************************************************* + Bit definition for Peripheral SMC +*******************************************************************************/ +/* Bit definition for SMC_STSR register */ +#define SMC_STSR_STATUS (0x00000001UL) + +/* Bit definition for SMC_STCR0 register */ +#define SMC_STCR0_LPWIR_POS (2U) +#define SMC_STCR0_LPWIR (0x00000004UL) + +/* Bit definition for SMC_STCR1 register */ +#define SMC_STCR1_LPWOR_POS (2U) +#define SMC_STCR1_LPWOR (0x00000004UL) + +/* Bit definition for SMC_CMDR register */ +#define SMC_CMDR_CMDADD_POS (0U) +#define SMC_CMDR_CMDADD (0x000FFFFFUL) +#define SMC_CMDR_CRES_POS (20U) +#define SMC_CMDR_CRES (0x00100000UL) +#define SMC_CMDR_CMD_POS (21U) +#define SMC_CMDR_CMD (0x00600000UL) +#define SMC_CMDR_CMD_0 (0x00200000UL) +#define SMC_CMDR_CMD_1 (0x00400000UL) +#define SMC_CMDR_CMDCHIP_POS (23U) +#define SMC_CMDR_CMDCHIP (0x03800000UL) + +/* Bit definition for SMC_TMCR register */ +#define SMC_TMCR_T_RC_POS (0U) +#define SMC_TMCR_T_RC (0x0000000FUL) +#define SMC_TMCR_T_WC_POS (4U) +#define SMC_TMCR_T_WC (0x000000F0UL) +#define SMC_TMCR_T_CEOE_POS (8U) +#define SMC_TMCR_T_CEOE (0x00000700UL) +#define SMC_TMCR_T_WP_POS (12U) +#define SMC_TMCR_T_WP (0x00007000UL) +#define SMC_TMCR_T_PC_POS (16U) +#define SMC_TMCR_T_PC (0x00070000UL) +#define SMC_TMCR_T_TR_POS (20U) +#define SMC_TMCR_T_TR (0x00700000UL) + +/* Bit definition for SMC_CPCR register */ +#define SMC_CPCR_RSYN_POS (0U) +#define SMC_CPCR_RSYN (0x00000001UL) +#define SMC_CPCR_RBL_POS (1U) +#define SMC_CPCR_RBL (0x0000000EUL) +#define SMC_CPCR_RBL_0 (0x00000002UL) +#define SMC_CPCR_RBL_1 (0x00000004UL) +#define SMC_CPCR_RBL_2 (0x00000008UL) +#define SMC_CPCR_WSYN_POS (4U) +#define SMC_CPCR_WSYN (0x00000010UL) +#define SMC_CPCR_WBL_POS (5U) +#define SMC_CPCR_WBL (0x000000E0UL) +#define SMC_CPCR_MW_POS (8U) +#define SMC_CPCR_MW (0x00000300UL) +#define SMC_CPCR_MW_0 (0x00000100UL) +#define SMC_CPCR_MW_1 (0x00000200UL) +#define SMC_CPCR_BAAS_POS (10U) +#define SMC_CPCR_BAAS (0x00000400UL) +#define SMC_CPCR_ADVS_POS (11U) +#define SMC_CPCR_ADVS (0x00000800UL) +#define SMC_CPCR_BLSS_POS (12U) +#define SMC_CPCR_BLSS (0x00001000UL) + +/* Bit definition for SMC_RFTR register */ +#define SMC_RFTR_REFPRD (0x0000000FUL) + +/* Bit definition for SMC_TMSR register */ +#define SMC_TMSR_T_RC_POS (0U) +#define SMC_TMSR_T_RC (0x0000000FUL) +#define SMC_TMSR_T_WC_POS (4U) +#define SMC_TMSR_T_WC (0x000000F0UL) +#define SMC_TMSR_T_CEOE_POS (8U) +#define SMC_TMSR_T_CEOE (0x00000700UL) +#define SMC_TMSR_T_WP_POS (12U) +#define SMC_TMSR_T_WP (0x00007000UL) +#define SMC_TMSR_T_PC_POS (16U) +#define SMC_TMSR_T_PC (0x00070000UL) +#define SMC_TMSR_T_TR_POS (20U) +#define SMC_TMSR_T_TR (0x00700000UL) + +/* Bit definition for SMC_CPSR register */ +#define SMC_CPSR_RSYN_POS (0U) +#define SMC_CPSR_RSYN (0x00000001UL) +#define SMC_CPSR_RBL_POS (1U) +#define SMC_CPSR_RBL (0x0000000EUL) +#define SMC_CPSR_WSYN_POS (4U) +#define SMC_CPSR_WSYN (0x00000010UL) +#define SMC_CPSR_WBL_POS (5U) +#define SMC_CPSR_WBL (0x000000E0UL) +#define SMC_CPSR_MW_POS (8U) +#define SMC_CPSR_MW (0x00000300UL) +#define SMC_CPSR_BAAS_POS (10U) +#define SMC_CPSR_BAAS (0x00000400UL) +#define SMC_CPSR_ADVS_POS (11U) +#define SMC_CPSR_ADVS (0x00000800UL) +#define SMC_CPSR_BLSS_POS (12U) +#define SMC_CPSR_BLSS (0x00001000UL) +#define SMC_CPSR_ADDMSK_POS (16U) +#define SMC_CPSR_ADDMSK (0x00FF0000UL) +#define SMC_CPSR_ADDMAT_POS (24U) +#define SMC_CPSR_ADDMAT (0xFF000000UL) + +/* Bit definition for SMC_BACR register */ +#define SMC_BACR_MUXMD_POS (4U) +#define SMC_BACR_MUXMD (0x00000010UL) +#define SMC_BACR_CKSEL_POS (14U) +#define SMC_BACR_CKSEL (0x0000C000UL) +#define SMC_BACR_CKSEL_0 (0x00004000UL) +#define SMC_BACR_CKSEL_1 (0x00008000UL) + +/* Bit definition for SMC_CSCR0 register */ +#define SMC_CSCR0_ADDMSK0_POS (0U) +#define SMC_CSCR0_ADDMSK0 (0x000000FFUL) +#define SMC_CSCR0_ADDMSK1_POS (8U) +#define SMC_CSCR0_ADDMSK1 (0x0000FF00UL) +#define SMC_CSCR0_ADDMSK2_POS (16U) +#define SMC_CSCR0_ADDMSK2 (0x00FF0000UL) +#define SMC_CSCR0_ADDMSK3_POS (24U) +#define SMC_CSCR0_ADDMSK3 (0xFF000000UL) + +/* Bit definition for SMC_CSCR1 register */ +#define SMC_CSCR1_ADDMAT0_POS (0U) +#define SMC_CSCR1_ADDMAT0 (0x000000FFUL) +#define SMC_CSCR1_ADDMAT1_POS (8U) +#define SMC_CSCR1_ADDMAT1 (0x0000FF00UL) +#define SMC_CSCR1_ADDMAT2_POS (16U) +#define SMC_CSCR1_ADDMAT2 (0x00FF0000UL) +#define SMC_CSCR1_ADDMAT3_POS (24U) +#define SMC_CSCR1_ADDMAT3 (0xFF000000UL) + +/******************************************************************************* + Bit definition for Peripheral SPI +*******************************************************************************/ +/* Bit definition for SPI_DR register */ +#define SPI_DR (0xFFFFFFFFUL) + +/* Bit definition for SPI_CR1 register */ +#define SPI_CR1_SPIMDS_POS (0U) +#define SPI_CR1_SPIMDS (0x00000001UL) +#define SPI_CR1_TXMDS_POS (1U) +#define SPI_CR1_TXMDS (0x00000002UL) +#define SPI_CR1_MSTR_POS (3U) +#define SPI_CR1_MSTR (0x00000008UL) +#define SPI_CR1_SPLPBK_POS (4U) +#define SPI_CR1_SPLPBK (0x00000010UL) +#define SPI_CR1_SPLPBK2_POS (5U) +#define SPI_CR1_SPLPBK2 (0x00000020UL) +#define SPI_CR1_SPE_POS (6U) +#define SPI_CR1_SPE (0x00000040UL) +#define SPI_CR1_CSUSPE_POS (7U) +#define SPI_CR1_CSUSPE (0x00000080UL) +#define SPI_CR1_EIE_POS (8U) +#define SPI_CR1_EIE (0x00000100UL) +#define SPI_CR1_TXIE_POS (9U) +#define SPI_CR1_TXIE (0x00000200UL) +#define SPI_CR1_RXIE_POS (10U) +#define SPI_CR1_RXIE (0x00000400UL) +#define SPI_CR1_IDIE_POS (11U) +#define SPI_CR1_IDIE (0x00000800UL) +#define SPI_CR1_MODFE_POS (12U) +#define SPI_CR1_MODFE (0x00001000UL) +#define SPI_CR1_PATE_POS (13U) +#define SPI_CR1_PATE (0x00002000UL) +#define SPI_CR1_PAOE_POS (14U) +#define SPI_CR1_PAOE (0x00004000UL) +#define SPI_CR1_PAE_POS (15U) +#define SPI_CR1_PAE (0x00008000UL) + +/* Bit definition for SPI_CFG1 register */ +#define SPI_CFG1_FTHLV_POS (0U) +#define SPI_CFG1_FTHLV (0x00000003UL) +#define SPI_CFG1_FTHLV_0 (0x00000001UL) +#define SPI_CFG1_FTHLV_1 (0x00000002UL) +#define SPI_CFG1_SPRDTD_POS (6U) +#define SPI_CFG1_SPRDTD (0x00000040UL) +#define SPI_CFG1_SS0PV_POS (8U) +#define SPI_CFG1_SS0PV (0x00000100UL) +#define SPI_CFG1_SS1PV_POS (9U) +#define SPI_CFG1_SS1PV (0x00000200UL) +#define SPI_CFG1_SS2PV_POS (10U) +#define SPI_CFG1_SS2PV (0x00000400UL) +#define SPI_CFG1_SS3PV_POS (11U) +#define SPI_CFG1_SS3PV (0x00000800UL) +#define SPI_CFG1_MSSI_POS (20U) +#define SPI_CFG1_MSSI (0x00700000UL) +#define SPI_CFG1_MSSI_0 (0x00100000UL) +#define SPI_CFG1_MSSI_1 (0x00200000UL) +#define SPI_CFG1_MSSI_2 (0x00400000UL) +#define SPI_CFG1_MSSDL_POS (24U) +#define SPI_CFG1_MSSDL (0x07000000UL) +#define SPI_CFG1_MSSDL_0 (0x01000000UL) +#define SPI_CFG1_MSSDL_1 (0x02000000UL) +#define SPI_CFG1_MSSDL_2 (0x04000000UL) +#define SPI_CFG1_MIDI_POS (28U) +#define SPI_CFG1_MIDI (0x70000000UL) +#define SPI_CFG1_MIDI_0 (0x10000000UL) +#define SPI_CFG1_MIDI_1 (0x20000000UL) +#define SPI_CFG1_MIDI_2 (0x40000000UL) + +/* Bit definition for SPI_SR register */ +#define SPI_SR_OVRERF_POS (0U) +#define SPI_SR_OVRERF (0x00000001UL) +#define SPI_SR_IDLNF_POS (1U) +#define SPI_SR_IDLNF (0x00000002UL) +#define SPI_SR_MODFERF_POS (2U) +#define SPI_SR_MODFERF (0x00000004UL) +#define SPI_SR_PERF_POS (3U) +#define SPI_SR_PERF (0x00000008UL) +#define SPI_SR_UDRERF_POS (4U) +#define SPI_SR_UDRERF (0x00000010UL) +#define SPI_SR_TDEF_POS (5U) +#define SPI_SR_TDEF (0x00000020UL) +#define SPI_SR_RDFF_POS (7U) +#define SPI_SR_RDFF (0x00000080UL) + +/* Bit definition for SPI_CFG2 register */ +#define SPI_CFG2_CPHA_POS (0U) +#define SPI_CFG2_CPHA (0x00000001UL) +#define SPI_CFG2_CPOL_POS (1U) +#define SPI_CFG2_CPOL (0x00000002UL) +#define SPI_CFG2_MBR_POS (2U) +#define SPI_CFG2_MBR (0x0000001CUL) +#define SPI_CFG2_MBR_0 (0x00000004UL) +#define SPI_CFG2_MBR_1 (0x00000008UL) +#define SPI_CFG2_MBR_2 (0x00000010UL) +#define SPI_CFG2_SSA_POS (5U) +#define SPI_CFG2_SSA (0x000000E0UL) +#define SPI_CFG2_SSA_0 (0x00000020UL) +#define SPI_CFG2_SSA_1 (0x00000040UL) +#define SPI_CFG2_SSA_2 (0x00000080UL) +#define SPI_CFG2_DSIZE_POS (8U) +#define SPI_CFG2_DSIZE (0x00000F00UL) +#define SPI_CFG2_DSIZE_0 (0x00000100UL) +#define SPI_CFG2_DSIZE_1 (0x00000200UL) +#define SPI_CFG2_DSIZE_2 (0x00000400UL) +#define SPI_CFG2_DSIZE_3 (0x00000800UL) +#define SPI_CFG2_LSBF_POS (12U) +#define SPI_CFG2_LSBF (0x00001000UL) +#define SPI_CFG2_MIDIE_POS (13U) +#define SPI_CFG2_MIDIE (0x00002000UL) +#define SPI_CFG2_MSSDLE_POS (14U) +#define SPI_CFG2_MSSDLE (0x00004000UL) +#define SPI_CFG2_MSSIE_POS (15U) +#define SPI_CFG2_MSSIE (0x00008000UL) + +/******************************************************************************* + Bit definition for Peripheral SRAMC +*******************************************************************************/ +/* Bit definition for SRAMC_WTCR register */ +#define SRAMC_WTCR_SRAM123RWT_POS (0U) +#define SRAMC_WTCR_SRAM123RWT (0x00000007UL) +#define SRAMC_WTCR_SRAM123WWT_POS (4U) +#define SRAMC_WTCR_SRAM123WWT (0x00000070UL) +#define SRAMC_WTCR_SRAM4RWT_POS (8U) +#define SRAMC_WTCR_SRAM4RWT (0x00000700UL) +#define SRAMC_WTCR_SRAM4WWT_POS (12U) +#define SRAMC_WTCR_SRAM4WWT (0x00007000UL) +#define SRAMC_WTCR_SRAMHRWT_POS (16U) +#define SRAMC_WTCR_SRAMHRWT (0x00070000UL) +#define SRAMC_WTCR_SRAMHWWT_POS (20U) +#define SRAMC_WTCR_SRAMHWWT (0x00700000UL) +#define SRAMC_WTCR_SRAMBRWT_POS (24U) +#define SRAMC_WTCR_SRAMBRWT (0x07000000UL) +#define SRAMC_WTCR_SRAMBWWT_POS (28U) +#define SRAMC_WTCR_SRAMBWWT (0x70000000UL) + +/* Bit definition for SRAMC_WTPR register */ +#define SRAMC_WTPR_WTPRC_POS (0U) +#define SRAMC_WTPR_WTPRC (0x00000001UL) +#define SRAMC_WTPR_WTPRKW_POS (1U) +#define SRAMC_WTPR_WTPRKW (0x000000FEUL) + +/* Bit definition for SRAMC_CKCR register */ +#define SRAMC_CKCR_PYOAD_POS (0U) +#define SRAMC_CKCR_PYOAD (0x00000001UL) +#define SRAMC_CKCR_ECCOAD_POS (16U) +#define SRAMC_CKCR_ECCOAD (0x00010000UL) +#define SRAMC_CKCR_BECCOAD_POS (17U) +#define SRAMC_CKCR_BECCOAD (0x00020000UL) +#define SRAMC_CKCR_ECCMOD_POS (24U) +#define SRAMC_CKCR_ECCMOD (0x03000000UL) +#define SRAMC_CKCR_ECCMOD_0 (0x01000000UL) +#define SRAMC_CKCR_ECCMOD_1 (0x02000000UL) +#define SRAMC_CKCR_BECCMOD_POS (26U) +#define SRAMC_CKCR_BECCMOD (0x0C000000UL) +#define SRAMC_CKCR_BECCMOD_0 (0x04000000UL) +#define SRAMC_CKCR_BECCMOD_1 (0x08000000UL) + +/* Bit definition for SRAMC_CKPR register */ +#define SRAMC_CKPR_CKPRC_POS (0U) +#define SRAMC_CKPR_CKPRC (0x00000001UL) +#define SRAMC_CKPR_CKPRKW_POS (1U) +#define SRAMC_CKPR_CKPRKW (0x000000FEUL) + +/* Bit definition for SRAMC_CKSR register */ +#define SRAMC_CKSR_SRAM1_PYERR_POS (0U) +#define SRAMC_CKSR_SRAM1_PYERR (0x00000001UL) +#define SRAMC_CKSR_SRAM2_PYERR_POS (1U) +#define SRAMC_CKSR_SRAM2_PYERR (0x00000002UL) +#define SRAMC_CKSR_SRAM3_PYERR_POS (2U) +#define SRAMC_CKSR_SRAM3_PYERR (0x00000004UL) +#define SRAMC_CKSR_SRAMH_PYERR_POS (3U) +#define SRAMC_CKSR_SRAMH_PYERR (0x00000008UL) +#define SRAMC_CKSR_SRAM4_1ERR_POS (4U) +#define SRAMC_CKSR_SRAM4_1ERR (0x00000010UL) +#define SRAMC_CKSR_SRAM4_2ERR_POS (5U) +#define SRAMC_CKSR_SRAM4_2ERR (0x00000020UL) +#define SRAMC_CKSR_SRAMB_1ERR_POS (6U) +#define SRAMC_CKSR_SRAMB_1ERR (0x00000040UL) +#define SRAMC_CKSR_SRAMB_2ERR_POS (7U) +#define SRAMC_CKSR_SRAMB_2ERR (0x00000080UL) +#define SRAMC_CKSR_CACHE_PYERR_POS (8U) +#define SRAMC_CKSR_CACHE_PYERR (0x00000100UL) + +/******************************************************************************* + Bit definition for Peripheral SWDT +*******************************************************************************/ +/* Bit definition for SWDT_CR register */ +#define SWDT_CR_PERI_POS (0U) +#define SWDT_CR_PERI (0x00000003UL) +#define SWDT_CR_PERI_0 (0x00000001UL) +#define SWDT_CR_PERI_1 (0x00000002UL) +#define SWDT_CR_CKS_POS (4U) +#define SWDT_CR_CKS (0x000000F0UL) +#define SWDT_CR_CKS_0 (0x00000010UL) +#define SWDT_CR_CKS_1 (0x00000020UL) +#define SWDT_CR_CKS_2 (0x00000040UL) +#define SWDT_CR_CKS_3 (0x00000080UL) +#define SWDT_CR_WDPT_POS (8U) +#define SWDT_CR_WDPT (0x00000F00UL) +#define SWDT_CR_WDPT_0 (0x00000100UL) +#define SWDT_CR_WDPT_1 (0x00000200UL) +#define SWDT_CR_WDPT_2 (0x00000400UL) +#define SWDT_CR_WDPT_3 (0x00000800UL) +#define SWDT_CR_SLPOFF_POS (16U) +#define SWDT_CR_SLPOFF (0x00010000UL) +#define SWDT_CR_ITS_POS (31U) +#define SWDT_CR_ITS (0x80000000UL) + +/* Bit definition for SWDT_SR register */ +#define SWDT_SR_CNT_POS (0U) +#define SWDT_SR_CNT (0x0000FFFFUL) +#define SWDT_SR_UDF_POS (16U) +#define SWDT_SR_UDF (0x00010000UL) +#define SWDT_SR_REF_POS (17U) +#define SWDT_SR_REF (0x00020000UL) + +/* Bit definition for SWDT_RR register */ +#define SWDT_RR_RF (0x0000FFFFUL) + +/******************************************************************************* + Bit definition for Peripheral TMR0 +*******************************************************************************/ +/* Bit definition for TMR0_CNTAR register */ +#define TMR0_CNTAR_CNTA (0x0000FFFFUL) + +/* Bit definition for TMR0_CNTBR register */ +#define TMR0_CNTBR_CNTB (0x0000FFFFUL) + +/* Bit definition for TMR0_CMPAR register */ +#define TMR0_CMPAR_CMPA (0x0000FFFFUL) + +/* Bit definition for TMR0_CMPBR register */ +#define TMR0_CMPBR_CMPB (0x0000FFFFUL) + +/* Bit definition for TMR0_BCONR register */ +#define TMR0_BCONR_CSTA_POS (0U) +#define TMR0_BCONR_CSTA (0x00000001UL) +#define TMR0_BCONR_CAPMDA_POS (1U) +#define TMR0_BCONR_CAPMDA (0x00000002UL) +#define TMR0_BCONR_INTENA_POS (2U) +#define TMR0_BCONR_INTENA (0x00000004UL) +#define TMR0_BCONR_CKDIVA_POS (4U) +#define TMR0_BCONR_CKDIVA (0x000000F0UL) +#define TMR0_BCONR_SYNSA_POS (8U) +#define TMR0_BCONR_SYNSA (0x00000100UL) +#define TMR0_BCONR_SYNCLKA_POS (9U) +#define TMR0_BCONR_SYNCLKA (0x00000200UL) +#define TMR0_BCONR_ASYNCLKA_POS (10U) +#define TMR0_BCONR_ASYNCLKA (0x00000400UL) +#define TMR0_BCONR_HSTAA_POS (12U) +#define TMR0_BCONR_HSTAA (0x00001000UL) +#define TMR0_BCONR_HSTPA_POS (13U) +#define TMR0_BCONR_HSTPA (0x00002000UL) +#define TMR0_BCONR_HCLEA_POS (14U) +#define TMR0_BCONR_HCLEA (0x00004000UL) +#define TMR0_BCONR_HICPA_POS (15U) +#define TMR0_BCONR_HICPA (0x00008000UL) +#define TMR0_BCONR_CSTB_POS (16U) +#define TMR0_BCONR_CSTB (0x00010000UL) +#define TMR0_BCONR_CAPMDB_POS (17U) +#define TMR0_BCONR_CAPMDB (0x00020000UL) +#define TMR0_BCONR_INTENB_POS (18U) +#define TMR0_BCONR_INTENB (0x00040000UL) +#define TMR0_BCONR_CKDIVB_POS (20U) +#define TMR0_BCONR_CKDIVB (0x00F00000UL) +#define TMR0_BCONR_SYNSB_POS (24U) +#define TMR0_BCONR_SYNSB (0x01000000UL) +#define TMR0_BCONR_SYNCLKB_POS (25U) +#define TMR0_BCONR_SYNCLKB (0x02000000UL) +#define TMR0_BCONR_ASYNCLKB_POS (26U) +#define TMR0_BCONR_ASYNCLKB (0x04000000UL) +#define TMR0_BCONR_HSTAB_POS (28U) +#define TMR0_BCONR_HSTAB (0x10000000UL) +#define TMR0_BCONR_HSTPB_POS (29U) +#define TMR0_BCONR_HSTPB (0x20000000UL) +#define TMR0_BCONR_HCLEB_POS (30U) +#define TMR0_BCONR_HCLEB (0x40000000UL) +#define TMR0_BCONR_HICPB_POS (31U) +#define TMR0_BCONR_HICPB (0x80000000UL) + +/* Bit definition for TMR0_STFLR register */ +#define TMR0_STFLR_CMFA_POS (0U) +#define TMR0_STFLR_CMFA (0x00000001UL) +#define TMR0_STFLR_CMFB_POS (16U) +#define TMR0_STFLR_CMFB (0x00010000UL) + +/******************************************************************************* + Bit definition for Peripheral TMR2 +*******************************************************************************/ +/* Bit definition for TMR2_CNTAR register */ +#define TMR2_CNTAR_CNTA (0x0000FFFFUL) + +/* Bit definition for TMR2_CNTBR register */ +#define TMR2_CNTBR_CNTB (0x0000FFFFUL) + +/* Bit definition for TMR2_CMPAR register */ +#define TMR2_CMPAR_CMPA (0x0000FFFFUL) + +/* Bit definition for TMR2_CMPBR register */ +#define TMR2_CMPBR_CMPB (0x0000FFFFUL) + +/* Bit definition for TMR2_BCONR register */ +#define TMR2_BCONR_CSTA_POS (0U) +#define TMR2_BCONR_CSTA (0x00000001UL) +#define TMR2_BCONR_CAPMDA_POS (1U) +#define TMR2_BCONR_CAPMDA (0x00000002UL) +#define TMR2_BCONR_SYNSA_POS (3U) +#define TMR2_BCONR_SYNSA (0x00000008UL) +#define TMR2_BCONR_CKDIVA_POS (4U) +#define TMR2_BCONR_CKDIVA (0x000000F0UL) +#define TMR2_BCONR_SYNCLKA_POS (8U) +#define TMR2_BCONR_SYNCLKA (0x00000300UL) +#define TMR2_BCONR_SYNCLKA_0 (0x00000100UL) +#define TMR2_BCONR_SYNCLKA_1 (0x00000200UL) +#define TMR2_BCONR_ASYNCLKA_POS (10U) +#define TMR2_BCONR_ASYNCLKA (0x00000C00UL) +#define TMR2_BCONR_ASYNCLKA_0 (0x00000400UL) +#define TMR2_BCONR_ASYNCLKA_1 (0x00000800UL) +#define TMR2_BCONR_SYNCLKAT_POS (12U) +#define TMR2_BCONR_SYNCLKAT (0x00003000UL) +#define TMR2_BCONR_SYNCLKAT_0 (0x00001000UL) +#define TMR2_BCONR_SYNCLKAT_1 (0x00002000UL) +#define TMR2_BCONR_CSTB_POS (16U) +#define TMR2_BCONR_CSTB (0x00010000UL) +#define TMR2_BCONR_CAPMDB_POS (17U) +#define TMR2_BCONR_CAPMDB (0x00020000UL) +#define TMR2_BCONR_SYNSB_POS (19U) +#define TMR2_BCONR_SYNSB (0x00080000UL) +#define TMR2_BCONR_CKDIVB_POS (20U) +#define TMR2_BCONR_CKDIVB (0x00F00000UL) +#define TMR2_BCONR_SYNCLKB_POS (24U) +#define TMR2_BCONR_SYNCLKB (0x03000000UL) +#define TMR2_BCONR_SYNCLKB_0 (0x01000000UL) +#define TMR2_BCONR_SYNCLKB_1 (0x02000000UL) +#define TMR2_BCONR_ASYNCLKB_POS (26U) +#define TMR2_BCONR_ASYNCLKB (0x0C000000UL) +#define TMR2_BCONR_ASYNCLKB_0 (0x04000000UL) +#define TMR2_BCONR_ASYNCLKB_1 (0x08000000UL) +#define TMR2_BCONR_SYNCLKBT_POS (28U) +#define TMR2_BCONR_SYNCLKBT (0x30000000UL) +#define TMR2_BCONR_SYNCLKBT_0 (0x10000000UL) +#define TMR2_BCONR_SYNCLKBT_1 (0x20000000UL) + +/* Bit definition for TMR2_ICONR register */ +#define TMR2_ICONR_CMENA_POS (0U) +#define TMR2_ICONR_CMENA (0x00000001UL) +#define TMR2_ICONR_OVENA_POS (1U) +#define TMR2_ICONR_OVENA (0x00000002UL) +#define TMR2_ICONR_CMENB_POS (16U) +#define TMR2_ICONR_CMENB (0x00010000UL) +#define TMR2_ICONR_OVENB_POS (17U) +#define TMR2_ICONR_OVENB (0x00020000UL) + +/* Bit definition for TMR2_PCONR register */ +#define TMR2_PCONR_STACA_POS (0U) +#define TMR2_PCONR_STACA (0x00000003UL) +#define TMR2_PCONR_STACA_0 (0x00000001UL) +#define TMR2_PCONR_STACA_1 (0x00000002UL) +#define TMR2_PCONR_STPCA_POS (2U) +#define TMR2_PCONR_STPCA (0x0000000CUL) +#define TMR2_PCONR_STPCA_0 (0x00000004UL) +#define TMR2_PCONR_STPCA_1 (0x00000008UL) +#define TMR2_PCONR_CMPCA_POS (4U) +#define TMR2_PCONR_CMPCA (0x00000030UL) +#define TMR2_PCONR_CMPCA_0 (0x00000010UL) +#define TMR2_PCONR_CMPCA_1 (0x00000020UL) +#define TMR2_PCONR_OUTENA_POS (8U) +#define TMR2_PCONR_OUTENA (0x00000100UL) +#define TMR2_PCONR_NOFIENA_POS (12U) +#define TMR2_PCONR_NOFIENA (0x00001000UL) +#define TMR2_PCONR_NOFICKA_POS (13U) +#define TMR2_PCONR_NOFICKA (0x00006000UL) +#define TMR2_PCONR_NOFICKA_0 (0x00002000UL) +#define TMR2_PCONR_NOFICKA_1 (0x00004000UL) +#define TMR2_PCONR_STACB_POS (16U) +#define TMR2_PCONR_STACB (0x00030000UL) +#define TMR2_PCONR_STACB_0 (0x00010000UL) +#define TMR2_PCONR_STACB_1 (0x00020000UL) +#define TMR2_PCONR_STPCB_POS (18U) +#define TMR2_PCONR_STPCB (0x000C0000UL) +#define TMR2_PCONR_STPCB_0 (0x00040000UL) +#define TMR2_PCONR_STPCB_1 (0x00080000UL) +#define TMR2_PCONR_CMPCB_POS (20U) +#define TMR2_PCONR_CMPCB (0x00300000UL) +#define TMR2_PCONR_CMPCB_0 (0x00100000UL) +#define TMR2_PCONR_CMPCB_1 (0x00200000UL) +#define TMR2_PCONR_OUTENB_POS (24U) +#define TMR2_PCONR_OUTENB (0x01000000UL) +#define TMR2_PCONR_NOFIENB_POS (28U) +#define TMR2_PCONR_NOFIENB (0x10000000UL) +#define TMR2_PCONR_NOFICKB_POS (29U) +#define TMR2_PCONR_NOFICKB (0x60000000UL) +#define TMR2_PCONR_NOFICKB_0 (0x20000000UL) +#define TMR2_PCONR_NOFICKB_1 (0x40000000UL) + +/* Bit definition for TMR2_HCONR register */ +#define TMR2_HCONR_HSTAA0_POS (0U) +#define TMR2_HCONR_HSTAA0 (0x00000001UL) +#define TMR2_HCONR_HSTAA1_POS (1U) +#define TMR2_HCONR_HSTAA1 (0x00000002UL) +#define TMR2_HCONR_HSTAA2_POS (2U) +#define TMR2_HCONR_HSTAA2 (0x00000004UL) +#define TMR2_HCONR_HSTPA0_POS (4U) +#define TMR2_HCONR_HSTPA0 (0x00000010UL) +#define TMR2_HCONR_HSTPA1_POS (5U) +#define TMR2_HCONR_HSTPA1 (0x00000020UL) +#define TMR2_HCONR_HSTPA2_POS (6U) +#define TMR2_HCONR_HSTPA2 (0x00000040UL) +#define TMR2_HCONR_HCLEA0_POS (8U) +#define TMR2_HCONR_HCLEA0 (0x00000100UL) +#define TMR2_HCONR_HCLEA1_POS (9U) +#define TMR2_HCONR_HCLEA1 (0x00000200UL) +#define TMR2_HCONR_HCLEA2_POS (10U) +#define TMR2_HCONR_HCLEA2 (0x00000400UL) +#define TMR2_HCONR_HICPA0_POS (12U) +#define TMR2_HCONR_HICPA0 (0x00001000UL) +#define TMR2_HCONR_HICPA1_POS (13U) +#define TMR2_HCONR_HICPA1 (0x00002000UL) +#define TMR2_HCONR_HICPA2_POS (14U) +#define TMR2_HCONR_HICPA2 (0x00004000UL) +#define TMR2_HCONR_HSTAB0_POS (16U) +#define TMR2_HCONR_HSTAB0 (0x00010000UL) +#define TMR2_HCONR_HSTAB1_POS (17U) +#define TMR2_HCONR_HSTAB1 (0x00020000UL) +#define TMR2_HCONR_HSTAB2_POS (18U) +#define TMR2_HCONR_HSTAB2 (0x00040000UL) +#define TMR2_HCONR_HSTPB0_POS (20U) +#define TMR2_HCONR_HSTPB0 (0x00100000UL) +#define TMR2_HCONR_HSTPB1_POS (21U) +#define TMR2_HCONR_HSTPB1 (0x00200000UL) +#define TMR2_HCONR_HSTPB2_POS (22U) +#define TMR2_HCONR_HSTPB2 (0x00400000UL) +#define TMR2_HCONR_HCLEB0_POS (24U) +#define TMR2_HCONR_HCLEB0 (0x01000000UL) +#define TMR2_HCONR_HCLEB1_POS (25U) +#define TMR2_HCONR_HCLEB1 (0x02000000UL) +#define TMR2_HCONR_HCLEB2_POS (26U) +#define TMR2_HCONR_HCLEB2 (0x04000000UL) +#define TMR2_HCONR_HICPB0_POS (28U) +#define TMR2_HCONR_HICPB0 (0x10000000UL) +#define TMR2_HCONR_HICPB1_POS (29U) +#define TMR2_HCONR_HICPB1 (0x20000000UL) +#define TMR2_HCONR_HICPB2_POS (30U) +#define TMR2_HCONR_HICPB2 (0x40000000UL) + +/* Bit definition for TMR2_STFLR register */ +#define TMR2_STFLR_CMFA_POS (0U) +#define TMR2_STFLR_CMFA (0x00000001UL) +#define TMR2_STFLR_OVFA_POS (1U) +#define TMR2_STFLR_OVFA (0x00000002UL) +#define TMR2_STFLR_CMFB_POS (16U) +#define TMR2_STFLR_CMFB (0x00010000UL) +#define TMR2_STFLR_OVFB_POS (17U) +#define TMR2_STFLR_OVFB (0x00020000UL) + +/******************************************************************************* + Bit definition for Peripheral TMR4 +*******************************************************************************/ +/* Bit definition for TMR4_OCCRUH register */ +#define TMR4_OCCRUH (0xFFFFU) + +/* Bit definition for TMR4_OCCRUL register */ +#define TMR4_OCCRUL (0xFFFFU) + +/* Bit definition for TMR4_OCCRVH register */ +#define TMR4_OCCRVH (0xFFFFU) + +/* Bit definition for TMR4_OCCRVL register */ +#define TMR4_OCCRVL (0xFFFFU) + +/* Bit definition for TMR4_OCCRWH register */ +#define TMR4_OCCRWH (0xFFFFU) + +/* Bit definition for TMR4_OCCRWL register */ +#define TMR4_OCCRWL (0xFFFFU) + +/* Bit definition for TMR4_OCSR register */ +#define TMR4_OCSR_OCEH_POS (0U) +#define TMR4_OCSR_OCEH (0x0001U) +#define TMR4_OCSR_OCEL_POS (1U) +#define TMR4_OCSR_OCEL (0x0002U) +#define TMR4_OCSR_OCPH_POS (2U) +#define TMR4_OCSR_OCPH (0x0004U) +#define TMR4_OCSR_OCPL_POS (3U) +#define TMR4_OCSR_OCPL (0x0008U) +#define TMR4_OCSR_OCIEH_POS (4U) +#define TMR4_OCSR_OCIEH (0x0010U) +#define TMR4_OCSR_OCIEL_POS (5U) +#define TMR4_OCSR_OCIEL (0x0020U) +#define TMR4_OCSR_OCFH_POS (6U) +#define TMR4_OCSR_OCFH (0x0040U) +#define TMR4_OCSR_OCFL_POS (7U) +#define TMR4_OCSR_OCFL (0x0080U) + +/* Bit definition for TMR4_OCER register */ +#define TMR4_OCER_CHBUFEN_POS (0U) +#define TMR4_OCER_CHBUFEN (0x0003U) +#define TMR4_OCER_CHBUFEN_0 (0x0001U) +#define TMR4_OCER_CHBUFEN_1 (0x0002U) +#define TMR4_OCER_CLBUFEN_POS (2U) +#define TMR4_OCER_CLBUFEN (0x000CU) +#define TMR4_OCER_CLBUFEN_0 (0x0004U) +#define TMR4_OCER_CLBUFEN_1 (0x0008U) +#define TMR4_OCER_MHBUFEN_POS (4U) +#define TMR4_OCER_MHBUFEN (0x0030U) +#define TMR4_OCER_MHBUFEN_0 (0x0010U) +#define TMR4_OCER_MHBUFEN_1 (0x0020U) +#define TMR4_OCER_MLBUFEN_POS (6U) +#define TMR4_OCER_MLBUFEN (0x00C0U) +#define TMR4_OCER_MLBUFEN_0 (0x0040U) +#define TMR4_OCER_MLBUFEN_1 (0x0080U) +#define TMR4_OCER_LMCH_POS (8U) +#define TMR4_OCER_LMCH (0x0100U) +#define TMR4_OCER_LMCL_POS (9U) +#define TMR4_OCER_LMCL (0x0200U) +#define TMR4_OCER_LMMH_POS (10U) +#define TMR4_OCER_LMMH (0x0400U) +#define TMR4_OCER_LMML_POS (11U) +#define TMR4_OCER_LMML (0x0800U) +#define TMR4_OCER_MCECH_POS (12U) +#define TMR4_OCER_MCECH (0x1000U) +#define TMR4_OCER_MCECL_POS (13U) +#define TMR4_OCER_MCECL (0x2000U) + +/* Bit definition for TMR4_OCMRH register */ +#define TMR4_OCMRH_OCFDCH_POS (0U) +#define TMR4_OCMRH_OCFDCH (0x0001U) +#define TMR4_OCMRH_OCFPKH_POS (1U) +#define TMR4_OCMRH_OCFPKH (0x0002U) +#define TMR4_OCMRH_OCFUCH_POS (2U) +#define TMR4_OCMRH_OCFUCH (0x0004U) +#define TMR4_OCMRH_OCFZRH_POS (3U) +#define TMR4_OCMRH_OCFZRH (0x0008U) +#define TMR4_OCMRH_OPDCH_POS (4U) +#define TMR4_OCMRH_OPDCH (0x0030U) +#define TMR4_OCMRH_OPDCH_0 (0x0010U) +#define TMR4_OCMRH_OPDCH_1 (0x0020U) +#define TMR4_OCMRH_OPPKH_POS (6U) +#define TMR4_OCMRH_OPPKH (0x00C0U) +#define TMR4_OCMRH_OPPKH_0 (0x0040U) +#define TMR4_OCMRH_OPPKH_1 (0x0080U) +#define TMR4_OCMRH_OPUCH_POS (8U) +#define TMR4_OCMRH_OPUCH (0x0300U) +#define TMR4_OCMRH_OPUCH_0 (0x0100U) +#define TMR4_OCMRH_OPUCH_1 (0x0200U) +#define TMR4_OCMRH_OPZRH_POS (10U) +#define TMR4_OCMRH_OPZRH (0x0C00U) +#define TMR4_OCMRH_OPZRH_0 (0x0400U) +#define TMR4_OCMRH_OPZRH_1 (0x0800U) +#define TMR4_OCMRH_OPNPKH_POS (12U) +#define TMR4_OCMRH_OPNPKH (0x3000U) +#define TMR4_OCMRH_OPNPKH_0 (0x1000U) +#define TMR4_OCMRH_OPNPKH_1 (0x2000U) +#define TMR4_OCMRH_OPNZRH_POS (14U) +#define TMR4_OCMRH_OPNZRH (0xC000U) +#define TMR4_OCMRH_OPNZRH_0 (0x4000U) +#define TMR4_OCMRH_OPNZRH_1 (0x8000U) + +/* Bit definition for TMR4_OCMRL register */ +#define TMR4_OCMRL_OCFDCL_POS (0U) +#define TMR4_OCMRL_OCFDCL (0x00000001UL) +#define TMR4_OCMRL_OCFPKL_POS (1U) +#define TMR4_OCMRL_OCFPKL (0x00000002UL) +#define TMR4_OCMRL_OCFUCL_POS (2U) +#define TMR4_OCMRL_OCFUCL (0x00000004UL) +#define TMR4_OCMRL_OCFZRL_POS (3U) +#define TMR4_OCMRL_OCFZRL (0x00000008UL) +#define TMR4_OCMRL_OPDCL_POS (4U) +#define TMR4_OCMRL_OPDCL (0x00000030UL) +#define TMR4_OCMRL_OPDCL_0 (0x00000010UL) +#define TMR4_OCMRL_OPDCL_1 (0x00000020UL) +#define TMR4_OCMRL_OPPKL_POS (6U) +#define TMR4_OCMRL_OPPKL (0x000000C0UL) +#define TMR4_OCMRL_OPPKL_0 (0x00000040UL) +#define TMR4_OCMRL_OPPKL_1 (0x00000080UL) +#define TMR4_OCMRL_OPUCL_POS (8U) +#define TMR4_OCMRL_OPUCL (0x00000300UL) +#define TMR4_OCMRL_OPUCL_0 (0x00000100UL) +#define TMR4_OCMRL_OPUCL_1 (0x00000200UL) +#define TMR4_OCMRL_OPZRL_POS (10U) +#define TMR4_OCMRL_OPZRL (0x00000C00UL) +#define TMR4_OCMRL_OPZRL_0 (0x00000400UL) +#define TMR4_OCMRL_OPZRL_1 (0x00000800UL) +#define TMR4_OCMRL_OPNPKL_POS (12U) +#define TMR4_OCMRL_OPNPKL (0x00003000UL) +#define TMR4_OCMRL_OPNPKL_0 (0x00001000UL) +#define TMR4_OCMRL_OPNPKL_1 (0x00002000UL) +#define TMR4_OCMRL_OPNZRL_POS (14U) +#define TMR4_OCMRL_OPNZRL (0x0000C000UL) +#define TMR4_OCMRL_OPNZRL_0 (0x00004000UL) +#define TMR4_OCMRL_OPNZRL_1 (0x00008000UL) +#define TMR4_OCMRL_EOPNDCL_POS (16U) +#define TMR4_OCMRL_EOPNDCL (0x00030000UL) +#define TMR4_OCMRL_EOPNDCL_0 (0x00010000UL) +#define TMR4_OCMRL_EOPNDCL_1 (0x00020000UL) +#define TMR4_OCMRL_EOPNUCL_POS (18U) +#define TMR4_OCMRL_EOPNUCL (0x000C0000UL) +#define TMR4_OCMRL_EOPNUCL_0 (0x00040000UL) +#define TMR4_OCMRL_EOPNUCL_1 (0x00080000UL) +#define TMR4_OCMRL_EOPDCL_POS (20U) +#define TMR4_OCMRL_EOPDCL (0x00300000UL) +#define TMR4_OCMRL_EOPDCL_0 (0x00100000UL) +#define TMR4_OCMRL_EOPDCL_1 (0x00200000UL) +#define TMR4_OCMRL_EOPPKL_POS (22U) +#define TMR4_OCMRL_EOPPKL (0x00C00000UL) +#define TMR4_OCMRL_EOPPKL_0 (0x00400000UL) +#define TMR4_OCMRL_EOPPKL_1 (0x00800000UL) +#define TMR4_OCMRL_EOPUCL_POS (24U) +#define TMR4_OCMRL_EOPUCL (0x03000000UL) +#define TMR4_OCMRL_EOPUCL_0 (0x01000000UL) +#define TMR4_OCMRL_EOPUCL_1 (0x02000000UL) +#define TMR4_OCMRL_EOPZRL_POS (26U) +#define TMR4_OCMRL_EOPZRL (0x0C000000UL) +#define TMR4_OCMRL_EOPZRL_0 (0x04000000UL) +#define TMR4_OCMRL_EOPZRL_1 (0x08000000UL) +#define TMR4_OCMRL_EOPNPKL_POS (28U) +#define TMR4_OCMRL_EOPNPKL (0x30000000UL) +#define TMR4_OCMRL_EOPNPKL_0 (0x10000000UL) +#define TMR4_OCMRL_EOPNPKL_1 (0x20000000UL) +#define TMR4_OCMRL_EOPNZRL_POS (30U) +#define TMR4_OCMRL_EOPNZRL (0xC0000000UL) +#define TMR4_OCMRL_EOPNZRL_0 (0x40000000UL) +#define TMR4_OCMRL_EOPNZRL_1 (0x80000000UL) + +/* Bit definition for TMR4_CPSR register */ +#define TMR4_CPSR (0xFFFFU) + +/* Bit definition for TMR4_CNTR register */ +#define TMR4_CNTR (0xFFFFU) + +/* Bit definition for TMR4_CCSR register */ +#define TMR4_CCSR_CKDIV_POS (0U) +#define TMR4_CCSR_CKDIV (0x000FU) +#define TMR4_CCSR_CKDIV_0 (0x0001U) +#define TMR4_CCSR_CKDIV_1 (0x0002U) +#define TMR4_CCSR_CKDIV_2 (0x0004U) +#define TMR4_CCSR_CKDIV_3 (0x0008U) +#define TMR4_CCSR_CLEAR_POS (4U) +#define TMR4_CCSR_CLEAR (0x0010U) +#define TMR4_CCSR_MODE_POS (5U) +#define TMR4_CCSR_MODE (0x0020U) +#define TMR4_CCSR_STOP_POS (6U) +#define TMR4_CCSR_STOP (0x0040U) +#define TMR4_CCSR_BUFEN_POS (7U) +#define TMR4_CCSR_BUFEN (0x0080U) +#define TMR4_CCSR_IRQPEN_POS (8U) +#define TMR4_CCSR_IRQPEN (0x0100U) +#define TMR4_CCSR_IRQPF_POS (9U) +#define TMR4_CCSR_IRQPF (0x0200U) +#define TMR4_CCSR_IRQZEN_POS (13U) +#define TMR4_CCSR_IRQZEN (0x2000U) +#define TMR4_CCSR_IRQZF_POS (14U) +#define TMR4_CCSR_IRQZF (0x4000U) +#define TMR4_CCSR_ECKEN_POS (15U) +#define TMR4_CCSR_ECKEN (0x8000U) + +/* Bit definition for TMR4_CVPR register */ +#define TMR4_CVPR_ZIM_POS (0U) +#define TMR4_CVPR_ZIM (0x000FU) +#define TMR4_CVPR_PIM_POS (4U) +#define TMR4_CVPR_PIM (0x00F0U) +#define TMR4_CVPR_ZIC_POS (8U) +#define TMR4_CVPR_ZIC (0x0F00U) +#define TMR4_CVPR_PIC_POS (12U) +#define TMR4_CVPR_PIC (0xF000U) + +/* Bit definition for TMR4_PFSRU register */ +#define TMR4_PFSRU (0xFFFFU) + +/* Bit definition for TMR4_PDARU register */ +#define TMR4_PDARU (0xFFFFU) + +/* Bit definition for TMR4_PDBRU register */ +#define TMR4_PDBRU (0xFFFFU) + +/* Bit definition for TMR4_PFSRV register */ +#define TMR4_PFSRV (0xFFFFU) + +/* Bit definition for TMR4_PDARV register */ +#define TMR4_PDARV (0xFFFFU) + +/* Bit definition for TMR4_PDBRV register */ +#define TMR4_PDBRV (0xFFFFU) + +/* Bit definition for TMR4_PFSRW register */ +#define TMR4_PFSRW (0xFFFFU) + +/* Bit definition for TMR4_PDARW register */ +#define TMR4_PDARW (0xFFFFU) + +/* Bit definition for TMR4_PDBRW register */ +#define TMR4_PDBRW (0xFFFFU) + +/* Bit definition for TMR4_POCR register */ +#define TMR4_POCR_DIVCK_POS (0U) +#define TMR4_POCR_DIVCK (0x0007U) +#define TMR4_POCR_DIVCK_0 (0x0001U) +#define TMR4_POCR_DIVCK_1 (0x0002U) +#define TMR4_POCR_DIVCK_2 (0x0004U) +#define TMR4_POCR_PWMMD_POS (4U) +#define TMR4_POCR_PWMMD (0x0030U) +#define TMR4_POCR_PWMMD_0 (0x0010U) +#define TMR4_POCR_PWMMD_1 (0x0020U) +#define TMR4_POCR_LVLS_POS (6U) +#define TMR4_POCR_LVLS (0x00C0U) +#define TMR4_POCR_LVLS_0 (0x0040U) +#define TMR4_POCR_LVLS_1 (0x0080U) + +/* Bit definition for TMR4_RCSR register */ +#define TMR4_RCSR_RTIDU_POS (0U) +#define TMR4_RCSR_RTIDU (0x0001U) +#define TMR4_RCSR_RTIDV_POS (1U) +#define TMR4_RCSR_RTIDV (0x0002U) +#define TMR4_RCSR_RTIDW_POS (2U) +#define TMR4_RCSR_RTIDW (0x0004U) +#define TMR4_RCSR_RTIFU_POS (4U) +#define TMR4_RCSR_RTIFU (0x0010U) +#define TMR4_RCSR_RTICU_POS (5U) +#define TMR4_RCSR_RTICU (0x0020U) +#define TMR4_RCSR_RTEU_POS (6U) +#define TMR4_RCSR_RTEU (0x0040U) +#define TMR4_RCSR_RTSU_POS (7U) +#define TMR4_RCSR_RTSU (0x0080U) +#define TMR4_RCSR_RTIFV_POS (8U) +#define TMR4_RCSR_RTIFV (0x0100U) +#define TMR4_RCSR_RTICV_POS (9U) +#define TMR4_RCSR_RTICV (0x0200U) +#define TMR4_RCSR_RTEV_POS (10U) +#define TMR4_RCSR_RTEV (0x0400U) +#define TMR4_RCSR_RTSV_POS (11U) +#define TMR4_RCSR_RTSV (0x0800U) +#define TMR4_RCSR_RTIFW_POS (12U) +#define TMR4_RCSR_RTIFW (0x1000U) +#define TMR4_RCSR_RTICW_POS (13U) +#define TMR4_RCSR_RTICW (0x2000U) +#define TMR4_RCSR_RTEW_POS (14U) +#define TMR4_RCSR_RTEW (0x4000U) +#define TMR4_RCSR_RTSW_POS (15U) +#define TMR4_RCSR_RTSW (0x8000U) + +/* Bit definition for TMR4_SCCRUH register */ +#define TMR4_SCCRUH (0xFFFFU) + +/* Bit definition for TMR4_SCCRUL register */ +#define TMR4_SCCRUL (0xFFFFU) + +/* Bit definition for TMR4_SCCRVH register */ +#define TMR4_SCCRVH (0xFFFFU) + +/* Bit definition for TMR4_SCCRVL register */ +#define TMR4_SCCRVL (0xFFFFU) + +/* Bit definition for TMR4_SCCRWH register */ +#define TMR4_SCCRWH (0xFFFFU) + +/* Bit definition for TMR4_SCCRWL register */ +#define TMR4_SCCRWL (0xFFFFU) + +/* Bit definition for TMR4_SCSR register */ +#define TMR4_SCSR_BUFEN_POS (0U) +#define TMR4_SCSR_BUFEN (0x0003U) +#define TMR4_SCSR_BUFEN_0 (0x0001U) +#define TMR4_SCSR_BUFEN_1 (0x0002U) +#define TMR4_SCSR_EVTOS_POS (2U) +#define TMR4_SCSR_EVTOS (0x001CU) +#define TMR4_SCSR_EVTOS_0 (0x0004U) +#define TMR4_SCSR_EVTOS_1 (0x0008U) +#define TMR4_SCSR_EVTOS_2 (0x0010U) +#define TMR4_SCSR_LMC_POS (5U) +#define TMR4_SCSR_LMC (0x0020U) +#define TMR4_SCSR_EVTMS_POS (8U) +#define TMR4_SCSR_EVTMS (0x0100U) +#define TMR4_SCSR_EVTDS_POS (9U) +#define TMR4_SCSR_EVTDS (0x0200U) +#define TMR4_SCSR_DEN_POS (12U) +#define TMR4_SCSR_DEN (0x1000U) +#define TMR4_SCSR_PEN_POS (13U) +#define TMR4_SCSR_PEN (0x2000U) +#define TMR4_SCSR_UEN_POS (14U) +#define TMR4_SCSR_UEN (0x4000U) +#define TMR4_SCSR_ZEN_POS (15U) +#define TMR4_SCSR_ZEN (0x8000U) + +/* Bit definition for TMR4_SCMR register */ +#define TMR4_SCMR_AMC_POS (0U) +#define TMR4_SCMR_AMC (0x000FU) +#define TMR4_SCMR_MZCE_POS (6U) +#define TMR4_SCMR_MZCE (0x0040U) +#define TMR4_SCMR_MPCE_POS (7U) +#define TMR4_SCMR_MPCE (0x0080U) + +/* Bit definition for TMR4_PSCR register */ +#define TMR4_PSCR_OEUH_POS (0U) +#define TMR4_PSCR_OEUH (0x00000001UL) +#define TMR4_PSCR_OEUL_POS (1U) +#define TMR4_PSCR_OEUL (0x00000002UL) +#define TMR4_PSCR_OEVH_POS (2U) +#define TMR4_PSCR_OEVH (0x00000004UL) +#define TMR4_PSCR_OEVL_POS (3U) +#define TMR4_PSCR_OEVL (0x00000008UL) +#define TMR4_PSCR_OEWH_POS (4U) +#define TMR4_PSCR_OEWH (0x00000010UL) +#define TMR4_PSCR_OEWL_POS (5U) +#define TMR4_PSCR_OEWL (0x00000020UL) +#define TMR4_PSCR_ODT_POS (6U) +#define TMR4_PSCR_ODT (0x000000C0UL) +#define TMR4_PSCR_ODT_0 (0x00000040UL) +#define TMR4_PSCR_ODT_1 (0x00000080UL) +#define TMR4_PSCR_MOE_POS (8U) +#define TMR4_PSCR_MOE (0x00000100UL) +#define TMR4_PSCR_AOE_POS (9U) +#define TMR4_PSCR_AOE (0x00000200UL) +#define TMR4_PSCR_OSUH_POS (16U) +#define TMR4_PSCR_OSUH (0x00030000UL) +#define TMR4_PSCR_OSUH_0 (0x00010000UL) +#define TMR4_PSCR_OSUH_1 (0x00020000UL) +#define TMR4_PSCR_OSUL_POS (18U) +#define TMR4_PSCR_OSUL (0x000C0000UL) +#define TMR4_PSCR_OSUL_0 (0x00040000UL) +#define TMR4_PSCR_OSUL_1 (0x00080000UL) +#define TMR4_PSCR_OSVH_POS (20U) +#define TMR4_PSCR_OSVH (0x00300000UL) +#define TMR4_PSCR_OSVH_0 (0x00100000UL) +#define TMR4_PSCR_OSVH_1 (0x00200000UL) +#define TMR4_PSCR_OSVL_POS (22U) +#define TMR4_PSCR_OSVL (0x00C00000UL) +#define TMR4_PSCR_OSVL_0 (0x00400000UL) +#define TMR4_PSCR_OSVL_1 (0x00800000UL) +#define TMR4_PSCR_OSWH_POS (24U) +#define TMR4_PSCR_OSWH (0x03000000UL) +#define TMR4_PSCR_OSWH_0 (0x01000000UL) +#define TMR4_PSCR_OSWH_1 (0x02000000UL) +#define TMR4_PSCR_OSWL_POS (26U) +#define TMR4_PSCR_OSWL (0x0C000000UL) +#define TMR4_PSCR_OSWL_0 (0x04000000UL) +#define TMR4_PSCR_OSWL_1 (0x08000000UL) + +/* Bit definition for TMR4_SCER register */ +#define TMR4_SCER_EVTRS_POS (0U) +#define TMR4_SCER_EVTRS (0x0007U) +#define TMR4_SCER_EVTRS_0 (0x0001U) +#define TMR4_SCER_EVTRS_1 (0x0002U) +#define TMR4_SCER_EVTRS_2 (0x0004U) +#define TMR4_SCER_PCTS_POS (3U) +#define TMR4_SCER_PCTS (0x0008U) + +/******************************************************************************* + Bit definition for Peripheral TMR6 +*******************************************************************************/ +/* Bit definition for TMR6_CNTER register */ +#define TMR6_CNTER (0xFFFFFFFFUL) + +/* Bit definition for TMR6_UPDAR register */ +#define TMR6_UPDAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_PERAR register */ +#define TMR6_PERAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_PERBR register */ +#define TMR6_PERBR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_PERCR register */ +#define TMR6_PERCR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMAR register */ +#define TMR6_GCMAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMBR register */ +#define TMR6_GCMBR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMCR register */ +#define TMR6_GCMCR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMDR register */ +#define TMR6_GCMDR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMER register */ +#define TMR6_GCMER (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCMFR register */ +#define TMR6_GCMFR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMAR register */ +#define TMR6_SCMAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMBR register */ +#define TMR6_SCMBR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMCR register */ +#define TMR6_SCMCR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMDR register */ +#define TMR6_SCMDR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMER register */ +#define TMR6_SCMER (0xFFFFFFFFUL) + +/* Bit definition for TMR6_SCMFR register */ +#define TMR6_SCMFR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_DTUAR register */ +#define TMR6_DTUAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_DTDAR register */ +#define TMR6_DTDAR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_DTUBR register */ +#define TMR6_DTUBR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_DTDBR register */ +#define TMR6_DTDBR (0xFFFFFFFFUL) + +/* Bit definition for TMR6_GCONR register */ +#define TMR6_GCONR_START_POS (0U) +#define TMR6_GCONR_START (0x00000001UL) +#define TMR6_GCONR_DIR_POS (1U) +#define TMR6_GCONR_DIR (0x00000002UL) +#define TMR6_GCONR_MODE_POS (2U) +#define TMR6_GCONR_MODE (0x00000004UL) +#define TMR6_GCONR_CKDIV_POS (4U) +#define TMR6_GCONR_CKDIV (0x000000F0UL) +#define TMR6_GCONR_CKDIV_0 (0x00000010UL) +#define TMR6_GCONR_CKDIV_1 (0x00000020UL) +#define TMR6_GCONR_CKDIV_2 (0x00000040UL) +#define TMR6_GCONR_CKDIV_3 (0x00000080UL) +#define TMR6_GCONR_OVSTP_POS (8U) +#define TMR6_GCONR_OVSTP (0x00000100UL) +#define TMR6_GCONR_ZMSKREV_POS (16U) +#define TMR6_GCONR_ZMSKREV (0x00010000UL) +#define TMR6_GCONR_ZMSKPOS_POS (17U) +#define TMR6_GCONR_ZMSKPOS (0x00020000UL) +#define TMR6_GCONR_ZMSKVAL_POS (18U) +#define TMR6_GCONR_ZMSKVAL (0x000C0000UL) +#define TMR6_GCONR_ZMSKVAL_0 (0x00040000UL) +#define TMR6_GCONR_ZMSKVAL_1 (0x00080000UL) + +/* Bit definition for TMR6_ICONR register */ +#define TMR6_ICONR_INTENA_POS (0U) +#define TMR6_ICONR_INTENA (0x00000001UL) +#define TMR6_ICONR_INTENB_POS (1U) +#define TMR6_ICONR_INTENB (0x00000002UL) +#define TMR6_ICONR_INTENC_POS (2U) +#define TMR6_ICONR_INTENC (0x00000004UL) +#define TMR6_ICONR_INTEND_POS (3U) +#define TMR6_ICONR_INTEND (0x00000008UL) +#define TMR6_ICONR_INTENE_POS (4U) +#define TMR6_ICONR_INTENE (0x00000010UL) +#define TMR6_ICONR_INTENF_POS (5U) +#define TMR6_ICONR_INTENF (0x00000020UL) +#define TMR6_ICONR_INTENOVF_POS (6U) +#define TMR6_ICONR_INTENOVF (0x00000040UL) +#define TMR6_ICONR_INTENUDF_POS (7U) +#define TMR6_ICONR_INTENUDF (0x00000080UL) +#define TMR6_ICONR_INTENDTE_POS (8U) +#define TMR6_ICONR_INTENDTE (0x00000100UL) +#define TMR6_ICONR_INTENSAU_POS (16U) +#define TMR6_ICONR_INTENSAU (0x00010000UL) +#define TMR6_ICONR_INTENSAD_POS (17U) +#define TMR6_ICONR_INTENSAD (0x00020000UL) +#define TMR6_ICONR_INTENSBU_POS (18U) +#define TMR6_ICONR_INTENSBU (0x00040000UL) +#define TMR6_ICONR_INTENSBD_POS (19U) +#define TMR6_ICONR_INTENSBD (0x00080000UL) + +/* Bit definition for TMR6_BCONR register */ +#define TMR6_BCONR_BENA_POS (0U) +#define TMR6_BCONR_BENA (0x00000001UL) +#define TMR6_BCONR_BSEA_POS (1U) +#define TMR6_BCONR_BSEA (0x00000002UL) +#define TMR6_BCONR_BTRUA_POS (2U) +#define TMR6_BCONR_BTRUA (0x00000004UL) +#define TMR6_BCONR_BTRDA_POS (3U) +#define TMR6_BCONR_BTRDA (0x00000008UL) +#define TMR6_BCONR_BENB_POS (4U) +#define TMR6_BCONR_BENB (0x00000010UL) +#define TMR6_BCONR_BSEB_POS (5U) +#define TMR6_BCONR_BSEB (0x00000020UL) +#define TMR6_BCONR_BTRUB_POS (6U) +#define TMR6_BCONR_BTRUB (0x00000040UL) +#define TMR6_BCONR_BTRDB_POS (7U) +#define TMR6_BCONR_BTRDB (0x00000080UL) +#define TMR6_BCONR_BENP_POS (8U) +#define TMR6_BCONR_BENP (0x00000100UL) +#define TMR6_BCONR_BSEP_POS (9U) +#define TMR6_BCONR_BSEP (0x00000200UL) +#define TMR6_BCONR_BTRUP_POS (10U) +#define TMR6_BCONR_BTRUP (0x00000400UL) +#define TMR6_BCONR_BTRDP_POS (11U) +#define TMR6_BCONR_BTRDP (0x00000800UL) +#define TMR6_BCONR_BENSPA_POS (16U) +#define TMR6_BCONR_BENSPA (0x00010000UL) +#define TMR6_BCONR_BSESPA_POS (17U) +#define TMR6_BCONR_BSESPA (0x00020000UL) +#define TMR6_BCONR_BTRUSPA_POS (18U) +#define TMR6_BCONR_BTRUSPA (0x00040000UL) +#define TMR6_BCONR_BTRDSPA_POS (19U) +#define TMR6_BCONR_BTRDSPA (0x00080000UL) +#define TMR6_BCONR_BENSPB_POS (20U) +#define TMR6_BCONR_BENSPB (0x00100000UL) +#define TMR6_BCONR_BSESPB_POS (21U) +#define TMR6_BCONR_BSESPB (0x00200000UL) +#define TMR6_BCONR_BTRUSPB_POS (22U) +#define TMR6_BCONR_BTRUSPB (0x00400000UL) +#define TMR6_BCONR_BTRDSPB_POS (23U) +#define TMR6_BCONR_BTRDSPB (0x00800000UL) + +/* Bit definition for TMR6_DCONR register */ +#define TMR6_DCONR_DTCEN_POS (0U) +#define TMR6_DCONR_DTCEN (0x00000001UL) +#define TMR6_DCONR_SEPA_POS (1U) +#define TMR6_DCONR_SEPA (0x00000002UL) +#define TMR6_DCONR_DTBENU_POS (4U) +#define TMR6_DCONR_DTBENU (0x00000010UL) +#define TMR6_DCONR_DTBEND_POS (5U) +#define TMR6_DCONR_DTBEND (0x00000020UL) +#define TMR6_DCONR_DTBTRU_POS (6U) +#define TMR6_DCONR_DTBTRU (0x00000040UL) +#define TMR6_DCONR_DTBTRD_POS (7U) +#define TMR6_DCONR_DTBTRD (0x00000080UL) + +/* Bit definition for TMR6_PCNAR register */ +#define TMR6_PCNAR_STACA_POS (0U) +#define TMR6_PCNAR_STACA (0x00000003UL) +#define TMR6_PCNAR_STACA_0 (0x00000001UL) +#define TMR6_PCNAR_STACA_1 (0x00000002UL) +#define TMR6_PCNAR_STPCA_POS (2U) +#define TMR6_PCNAR_STPCA (0x0000000CUL) +#define TMR6_PCNAR_STPCA_0 (0x00000004UL) +#define TMR6_PCNAR_STPCA_1 (0x00000008UL) +#define TMR6_PCNAR_OVFCA_POS (4U) +#define TMR6_PCNAR_OVFCA (0x00000030UL) +#define TMR6_PCNAR_OVFCA_0 (0x00000010UL) +#define TMR6_PCNAR_OVFCA_1 (0x00000020UL) +#define TMR6_PCNAR_UDFCA_POS (6U) +#define TMR6_PCNAR_UDFCA (0x000000C0UL) +#define TMR6_PCNAR_UDFCA_0 (0x00000040UL) +#define TMR6_PCNAR_UDFCA_1 (0x00000080UL) +#define TMR6_PCNAR_CMAUCA_POS (8U) +#define TMR6_PCNAR_CMAUCA (0x00000300UL) +#define TMR6_PCNAR_CMAUCA_0 (0x00000100UL) +#define TMR6_PCNAR_CMAUCA_1 (0x00000200UL) +#define TMR6_PCNAR_CMADCA_POS (10U) +#define TMR6_PCNAR_CMADCA (0x00000C00UL) +#define TMR6_PCNAR_CMADCA_0 (0x00000400UL) +#define TMR6_PCNAR_CMADCA_1 (0x00000800UL) +#define TMR6_PCNAR_CMBUCA_POS (12U) +#define TMR6_PCNAR_CMBUCA (0x00003000UL) +#define TMR6_PCNAR_CMBUCA_0 (0x00001000UL) +#define TMR6_PCNAR_CMBUCA_1 (0x00002000UL) +#define TMR6_PCNAR_CMBDCA_POS (14U) +#define TMR6_PCNAR_CMBDCA (0x0000C000UL) +#define TMR6_PCNAR_CMBDCA_0 (0x00004000UL) +#define TMR6_PCNAR_CMBDCA_1 (0x00008000UL) +#define TMR6_PCNAR_FORCA_POS (16U) +#define TMR6_PCNAR_FORCA (0x00030000UL) +#define TMR6_PCNAR_FORCA_0 (0x00010000UL) +#define TMR6_PCNAR_FORCA_1 (0x00020000UL) +#define TMR6_PCNAR_EMBCA_POS (20U) +#define TMR6_PCNAR_EMBCA (0x00300000UL) +#define TMR6_PCNAR_EMBCA_0 (0x00100000UL) +#define TMR6_PCNAR_EMBCA_1 (0x00200000UL) +#define TMR6_PCNAR_EMBRA_POS (22U) +#define TMR6_PCNAR_EMBRA (0x00C00000UL) +#define TMR6_PCNAR_EMBRA_0 (0x00400000UL) +#define TMR6_PCNAR_EMBRA_1 (0x00800000UL) +#define TMR6_PCNAR_EMBSA_POS (24U) +#define TMR6_PCNAR_EMBSA (0x03000000UL) +#define TMR6_PCNAR_EMBSA_0 (0x01000000UL) +#define TMR6_PCNAR_EMBSA_1 (0x02000000UL) +#define TMR6_PCNAR_OUTENA_POS (28U) +#define TMR6_PCNAR_OUTENA (0x10000000UL) +#define TMR6_PCNAR_CAPMDA_POS (31U) +#define TMR6_PCNAR_CAPMDA (0x80000000UL) + +/* Bit definition for TMR6_PCNBR register */ +#define TMR6_PCNBR_STACB_POS (0U) +#define TMR6_PCNBR_STACB (0x00000003UL) +#define TMR6_PCNBR_STACB_0 (0x00000001UL) +#define TMR6_PCNBR_STACB_1 (0x00000002UL) +#define TMR6_PCNBR_STPCB_POS (2U) +#define TMR6_PCNBR_STPCB (0x0000000CUL) +#define TMR6_PCNBR_STPCB_0 (0x00000004UL) +#define TMR6_PCNBR_STPCB_1 (0x00000008UL) +#define TMR6_PCNBR_OVFCB_POS (4U) +#define TMR6_PCNBR_OVFCB (0x00000030UL) +#define TMR6_PCNBR_OVFCB_0 (0x00000010UL) +#define TMR6_PCNBR_OVFCB_1 (0x00000020UL) +#define TMR6_PCNBR_UDFCB_POS (6U) +#define TMR6_PCNBR_UDFCB (0x000000C0UL) +#define TMR6_PCNBR_UDFCB_0 (0x00000040UL) +#define TMR6_PCNBR_UDFCB_1 (0x00000080UL) +#define TMR6_PCNBR_CMAUCB_POS (8U) +#define TMR6_PCNBR_CMAUCB (0x00000300UL) +#define TMR6_PCNBR_CMAUCB_0 (0x00000100UL) +#define TMR6_PCNBR_CMAUCB_1 (0x00000200UL) +#define TMR6_PCNBR_CMADCB_POS (10U) +#define TMR6_PCNBR_CMADCB (0x00000C00UL) +#define TMR6_PCNBR_CMADCB_0 (0x00000400UL) +#define TMR6_PCNBR_CMADCB_1 (0x00000800UL) +#define TMR6_PCNBR_CMBUCB_POS (12U) +#define TMR6_PCNBR_CMBUCB (0x00003000UL) +#define TMR6_PCNBR_CMBUCB_0 (0x00001000UL) +#define TMR6_PCNBR_CMBUCB_1 (0x00002000UL) +#define TMR6_PCNBR_CMBDCB_POS (14U) +#define TMR6_PCNBR_CMBDCB (0x0000C000UL) +#define TMR6_PCNBR_CMBDCB_0 (0x00004000UL) +#define TMR6_PCNBR_CMBDCB_1 (0x00008000UL) +#define TMR6_PCNBR_FORCB_POS (16U) +#define TMR6_PCNBR_FORCB (0x00030000UL) +#define TMR6_PCNBR_FORCB_0 (0x00010000UL) +#define TMR6_PCNBR_FORCB_1 (0x00020000UL) +#define TMR6_PCNBR_EMBCB_POS (20U) +#define TMR6_PCNBR_EMBCB (0x00300000UL) +#define TMR6_PCNBR_EMBCB_0 (0x00100000UL) +#define TMR6_PCNBR_EMBCB_1 (0x00200000UL) +#define TMR6_PCNBR_EMBRB_POS (22U) +#define TMR6_PCNBR_EMBRB (0x00C00000UL) +#define TMR6_PCNBR_EMBRB_0 (0x00400000UL) +#define TMR6_PCNBR_EMBRB_1 (0x00800000UL) +#define TMR6_PCNBR_EMBSB_POS (24U) +#define TMR6_PCNBR_EMBSB (0x03000000UL) +#define TMR6_PCNBR_EMBSB_0 (0x01000000UL) +#define TMR6_PCNBR_EMBSB_1 (0x02000000UL) +#define TMR6_PCNBR_OUTENB_POS (28U) +#define TMR6_PCNBR_OUTENB (0x10000000UL) +#define TMR6_PCNBR_CAPMDB_POS (31U) +#define TMR6_PCNBR_CAPMDB (0x80000000UL) + +/* Bit definition for TMR6_FCNGR register */ +#define TMR6_FCNGR_NOFIENGA_POS (0U) +#define TMR6_FCNGR_NOFIENGA (0x00000001UL) +#define TMR6_FCNGR_NOFICKGA_POS (1U) +#define TMR6_FCNGR_NOFICKGA (0x00000006UL) +#define TMR6_FCNGR_NOFICKGA_0 (0x00000002UL) +#define TMR6_FCNGR_NOFICKGA_1 (0x00000004UL) +#define TMR6_FCNGR_NOFIENGB_POS (4U) +#define TMR6_FCNGR_NOFIENGB (0x00000010UL) +#define TMR6_FCNGR_NOFICKGB_POS (5U) +#define TMR6_FCNGR_NOFICKGB (0x00000060UL) +#define TMR6_FCNGR_NOFICKGB_0 (0x00000020UL) +#define TMR6_FCNGR_NOFICKGB_1 (0x00000040UL) + +/* Bit definition for TMR6_VPERR register */ +#define TMR6_VPERR_SPPERIA_POS (8U) +#define TMR6_VPERR_SPPERIA (0x00000100UL) +#define TMR6_VPERR_SPPERIB_POS (9U) +#define TMR6_VPERR_SPPERIB (0x00000200UL) +#define TMR6_VPERR_PCNTE_POS (16U) +#define TMR6_VPERR_PCNTE (0x00030000UL) +#define TMR6_VPERR_PCNTE_0 (0x00010000UL) +#define TMR6_VPERR_PCNTE_1 (0x00020000UL) +#define TMR6_VPERR_PCNTS_POS (18U) +#define TMR6_VPERR_PCNTS (0x001C0000UL) +#define TMR6_VPERR_PCNTS_0 (0x00040000UL) +#define TMR6_VPERR_PCNTS_1 (0x00080000UL) +#define TMR6_VPERR_PCNTS_2 (0x00100000UL) + +/* Bit definition for TMR6_STFLR register */ +#define TMR6_STFLR_CMAF_POS (0U) +#define TMR6_STFLR_CMAF (0x00000001UL) +#define TMR6_STFLR_CMBF_POS (1U) +#define TMR6_STFLR_CMBF (0x00000002UL) +#define TMR6_STFLR_CMCF_POS (2U) +#define TMR6_STFLR_CMCF (0x00000004UL) +#define TMR6_STFLR_CMDF_POS (3U) +#define TMR6_STFLR_CMDF (0x00000008UL) +#define TMR6_STFLR_CMEF_POS (4U) +#define TMR6_STFLR_CMEF (0x00000010UL) +#define TMR6_STFLR_CMFF_POS (5U) +#define TMR6_STFLR_CMFF (0x00000020UL) +#define TMR6_STFLR_OVFF_POS (6U) +#define TMR6_STFLR_OVFF (0x00000040UL) +#define TMR6_STFLR_UDFF_POS (7U) +#define TMR6_STFLR_UDFF (0x00000080UL) +#define TMR6_STFLR_DTEF_POS (8U) +#define TMR6_STFLR_DTEF (0x00000100UL) +#define TMR6_STFLR_CMSAUF_POS (9U) +#define TMR6_STFLR_CMSAUF (0x00000200UL) +#define TMR6_STFLR_CMSADF_POS (10U) +#define TMR6_STFLR_CMSADF (0x00000400UL) +#define TMR6_STFLR_CMSBUF_POS (11U) +#define TMR6_STFLR_CMSBUF (0x00000800UL) +#define TMR6_STFLR_CMSBDF_POS (12U) +#define TMR6_STFLR_CMSBDF (0x00001000UL) +#define TMR6_STFLR_VPERNUM_POS (21U) +#define TMR6_STFLR_VPERNUM (0x00E00000UL) +#define TMR6_STFLR_VPERNUM_0 (0x00200000UL) +#define TMR6_STFLR_VPERNUM_1 (0x00400000UL) +#define TMR6_STFLR_VPERNUM_2 (0x00800000UL) +#define TMR6_STFLR_DIRF_POS (31U) +#define TMR6_STFLR_DIRF (0x80000000UL) + +/* Bit definition for TMR6_HSTAR register */ +#define TMR6_HSTAR_HSTA0_POS (0U) +#define TMR6_HSTAR_HSTA0 (0x00000001UL) +#define TMR6_HSTAR_HSTA1_POS (1U) +#define TMR6_HSTAR_HSTA1 (0x00000002UL) +#define TMR6_HSTAR_HSTA2_POS (2U) +#define TMR6_HSTAR_HSTA2 (0x00000004UL) +#define TMR6_HSTAR_HSTA3_POS (3U) +#define TMR6_HSTAR_HSTA3 (0x00000008UL) +#define TMR6_HSTAR_STAS_POS (7U) +#define TMR6_HSTAR_STAS (0x00000080UL) +#define TMR6_HSTAR_HSTA8_POS (8U) +#define TMR6_HSTAR_HSTA8 (0x00000100UL) +#define TMR6_HSTAR_HSTA9_POS (9U) +#define TMR6_HSTAR_HSTA9 (0x00000200UL) +#define TMR6_HSTAR_HSTA10_POS (10U) +#define TMR6_HSTAR_HSTA10 (0x00000400UL) +#define TMR6_HSTAR_HSTA11_POS (11U) +#define TMR6_HSTAR_HSTA11 (0x00000800UL) +#define TMR6_HSTAR_HSTA16_POS (16U) +#define TMR6_HSTAR_HSTA16 (0x00010000UL) +#define TMR6_HSTAR_HSTA17_POS (17U) +#define TMR6_HSTAR_HSTA17 (0x00020000UL) +#define TMR6_HSTAR_HSTA18_POS (18U) +#define TMR6_HSTAR_HSTA18 (0x00040000UL) +#define TMR6_HSTAR_HSTA19_POS (19U) +#define TMR6_HSTAR_HSTA19 (0x00080000UL) +#define TMR6_HSTAR_HSTA20_POS (20U) +#define TMR6_HSTAR_HSTA20 (0x00100000UL) +#define TMR6_HSTAR_HSTA21_POS (21U) +#define TMR6_HSTAR_HSTA21 (0x00200000UL) +#define TMR6_HSTAR_HSTA22_POS (22U) +#define TMR6_HSTAR_HSTA22 (0x00400000UL) +#define TMR6_HSTAR_HSTA23_POS (23U) +#define TMR6_HSTAR_HSTA23 (0x00800000UL) + +/* Bit definition for TMR6_HSTPR register */ +#define TMR6_HSTPR_HSTP0_POS (0U) +#define TMR6_HSTPR_HSTP0 (0x00000001UL) +#define TMR6_HSTPR_HSTP1_POS (1U) +#define TMR6_HSTPR_HSTP1 (0x00000002UL) +#define TMR6_HSTPR_HSTP2_POS (2U) +#define TMR6_HSTPR_HSTP2 (0x00000004UL) +#define TMR6_HSTPR_HSTP3_POS (3U) +#define TMR6_HSTPR_HSTP3 (0x00000008UL) +#define TMR6_HSTPR_STPS_POS (7U) +#define TMR6_HSTPR_STPS (0x00000080UL) +#define TMR6_HSTPR_HSTP8_POS (8U) +#define TMR6_HSTPR_HSTP8 (0x00000100UL) +#define TMR6_HSTPR_HSTP9_POS (9U) +#define TMR6_HSTPR_HSTP9 (0x00000200UL) +#define TMR6_HSTPR_HSTP10_POS (10U) +#define TMR6_HSTPR_HSTP10 (0x00000400UL) +#define TMR6_HSTPR_HSTP11_POS (11U) +#define TMR6_HSTPR_HSTP11 (0x00000800UL) +#define TMR6_HSTPR_HSTP16_POS (16U) +#define TMR6_HSTPR_HSTP16 (0x00010000UL) +#define TMR6_HSTPR_HSTP17_POS (17U) +#define TMR6_HSTPR_HSTP17 (0x00020000UL) +#define TMR6_HSTPR_HSTP18_POS (18U) +#define TMR6_HSTPR_HSTP18 (0x00040000UL) +#define TMR6_HSTPR_HSTP19_POS (19U) +#define TMR6_HSTPR_HSTP19 (0x00080000UL) +#define TMR6_HSTPR_HSTP20_POS (20U) +#define TMR6_HSTPR_HSTP20 (0x00100000UL) +#define TMR6_HSTPR_HSTP21_POS (21U) +#define TMR6_HSTPR_HSTP21 (0x00200000UL) +#define TMR6_HSTPR_HSTP22_POS (22U) +#define TMR6_HSTPR_HSTP22 (0x00400000UL) +#define TMR6_HSTPR_HSTP23_POS (23U) +#define TMR6_HSTPR_HSTP23 (0x00800000UL) + +/* Bit definition for TMR6_HCLRR register */ +#define TMR6_HCLRR_HCLE0_POS (0U) +#define TMR6_HCLRR_HCLE0 (0x00000001UL) +#define TMR6_HCLRR_HCLE1_POS (1U) +#define TMR6_HCLRR_HCLE1 (0x00000002UL) +#define TMR6_HCLRR_HCLE2_POS (2U) +#define TMR6_HCLRR_HCLE2 (0x00000004UL) +#define TMR6_HCLRR_HCLE3_POS (3U) +#define TMR6_HCLRR_HCLE3 (0x00000008UL) +#define TMR6_HCLRR_CLES_POS (7U) +#define TMR6_HCLRR_CLES (0x00000080UL) +#define TMR6_HCLRR_HCLE8_POS (8U) +#define TMR6_HCLRR_HCLE8 (0x00000100UL) +#define TMR6_HCLRR_HCLE9_POS (9U) +#define TMR6_HCLRR_HCLE9 (0x00000200UL) +#define TMR6_HCLRR_HCLE10_POS (10U) +#define TMR6_HCLRR_HCLE10 (0x00000400UL) +#define TMR6_HCLRR_HCLE11_POS (11U) +#define TMR6_HCLRR_HCLE11 (0x00000800UL) +#define TMR6_HCLRR_HCLE16_POS (16U) +#define TMR6_HCLRR_HCLE16 (0x00010000UL) +#define TMR6_HCLRR_HCLE17_POS (17U) +#define TMR6_HCLRR_HCLE17 (0x00020000UL) +#define TMR6_HCLRR_HCLE18_POS (18U) +#define TMR6_HCLRR_HCLE18 (0x00040000UL) +#define TMR6_HCLRR_HCLE19_POS (19U) +#define TMR6_HCLRR_HCLE19 (0x00080000UL) +#define TMR6_HCLRR_HCLE20_POS (20U) +#define TMR6_HCLRR_HCLE20 (0x00100000UL) +#define TMR6_HCLRR_HCLE21_POS (21U) +#define TMR6_HCLRR_HCLE21 (0x00200000UL) +#define TMR6_HCLRR_HCLE22_POS (22U) +#define TMR6_HCLRR_HCLE22 (0x00400000UL) +#define TMR6_HCLRR_HCLE23_POS (23U) +#define TMR6_HCLRR_HCLE23 (0x00800000UL) + +/* Bit definition for TMR6_HUPDR register */ +#define TMR6_HUPDR_HUPD0_POS (0U) +#define TMR6_HUPDR_HUPD0 (0x00000001UL) +#define TMR6_HUPDR_HUPD1_POS (1U) +#define TMR6_HUPDR_HUPD1 (0x00000002UL) +#define TMR6_HUPDR_HUPD2_POS (2U) +#define TMR6_HUPDR_HUPD2 (0x00000004UL) +#define TMR6_HUPDR_HUPD3_POS (3U) +#define TMR6_HUPDR_HUPD3 (0x00000008UL) +#define TMR6_HUPDR_UPDS_POS (7U) +#define TMR6_HUPDR_UPDS (0x00000080UL) +#define TMR6_HUPDR_HUPD8_POS (8U) +#define TMR6_HUPDR_HUPD8 (0x00000100UL) +#define TMR6_HUPDR_HUPD9_POS (9U) +#define TMR6_HUPDR_HUPD9 (0x00000200UL) +#define TMR6_HUPDR_HUPD10_POS (10U) +#define TMR6_HUPDR_HUPD10 (0x00000400UL) +#define TMR6_HUPDR_HUPD11_POS (11U) +#define TMR6_HUPDR_HUPD11 (0x00000800UL) +#define TMR6_HUPDR_HUPD16_POS (16U) +#define TMR6_HUPDR_HUPD16 (0x00010000UL) +#define TMR6_HUPDR_HUPD17_POS (17U) +#define TMR6_HUPDR_HUPD17 (0x00020000UL) +#define TMR6_HUPDR_HUPD18_POS (18U) +#define TMR6_HUPDR_HUPD18 (0x00040000UL) +#define TMR6_HUPDR_HUPD19_POS (19U) +#define TMR6_HUPDR_HUPD19 (0x00080000UL) +#define TMR6_HUPDR_HUPD20_POS (20U) +#define TMR6_HUPDR_HUPD20 (0x00100000UL) +#define TMR6_HUPDR_HUPD21_POS (21U) +#define TMR6_HUPDR_HUPD21 (0x00200000UL) +#define TMR6_HUPDR_HUPD22_POS (22U) +#define TMR6_HUPDR_HUPD22 (0x00400000UL) +#define TMR6_HUPDR_HUPD23_POS (23U) +#define TMR6_HUPDR_HUPD23 (0x00800000UL) + +/* Bit definition for TMR6_HCPAR register */ +#define TMR6_HCPAR_HCPA0_POS (0U) +#define TMR6_HCPAR_HCPA0 (0x00000001UL) +#define TMR6_HCPAR_HCPA1_POS (1U) +#define TMR6_HCPAR_HCPA1 (0x00000002UL) +#define TMR6_HCPAR_HCPA2_POS (2U) +#define TMR6_HCPAR_HCPA2 (0x00000004UL) +#define TMR6_HCPAR_HCPA3_POS (3U) +#define TMR6_HCPAR_HCPA3 (0x00000008UL) +#define TMR6_HCPAR_HCPA8_POS (8U) +#define TMR6_HCPAR_HCPA8 (0x00000100UL) +#define TMR6_HCPAR_HCPA9_POS (9U) +#define TMR6_HCPAR_HCPA9 (0x00000200UL) +#define TMR6_HCPAR_HCPA10_POS (10U) +#define TMR6_HCPAR_HCPA10 (0x00000400UL) +#define TMR6_HCPAR_HCPA11_POS (11U) +#define TMR6_HCPAR_HCPA11 (0x00000800UL) +#define TMR6_HCPAR_HCPA16_POS (16U) +#define TMR6_HCPAR_HCPA16 (0x00010000UL) +#define TMR6_HCPAR_HCPA17_POS (17U) +#define TMR6_HCPAR_HCPA17 (0x00020000UL) +#define TMR6_HCPAR_HCPA18_POS (18U) +#define TMR6_HCPAR_HCPA18 (0x00040000UL) +#define TMR6_HCPAR_HCPA19_POS (19U) +#define TMR6_HCPAR_HCPA19 (0x00080000UL) +#define TMR6_HCPAR_HCPA20_POS (20U) +#define TMR6_HCPAR_HCPA20 (0x00100000UL) +#define TMR6_HCPAR_HCPA21_POS (21U) +#define TMR6_HCPAR_HCPA21 (0x00200000UL) +#define TMR6_HCPAR_HCPA22_POS (22U) +#define TMR6_HCPAR_HCPA22 (0x00400000UL) +#define TMR6_HCPAR_HCPA23_POS (23U) +#define TMR6_HCPAR_HCPA23 (0x00800000UL) + +/* Bit definition for TMR6_HCPBR register */ +#define TMR6_HCPBR_HCPB0_POS (0U) +#define TMR6_HCPBR_HCPB0 (0x00000001UL) +#define TMR6_HCPBR_HCPB1_POS (1U) +#define TMR6_HCPBR_HCPB1 (0x00000002UL) +#define TMR6_HCPBR_HCPB2_POS (2U) +#define TMR6_HCPBR_HCPB2 (0x00000004UL) +#define TMR6_HCPBR_HCPB3_POS (3U) +#define TMR6_HCPBR_HCPB3 (0x00000008UL) +#define TMR6_HCPBR_HCPB8_POS (8U) +#define TMR6_HCPBR_HCPB8 (0x00000100UL) +#define TMR6_HCPBR_HCPB9_POS (9U) +#define TMR6_HCPBR_HCPB9 (0x00000200UL) +#define TMR6_HCPBR_HCPB10_POS (10U) +#define TMR6_HCPBR_HCPB10 (0x00000400UL) +#define TMR6_HCPBR_HCPB11_POS (11U) +#define TMR6_HCPBR_HCPB11 (0x00000800UL) +#define TMR6_HCPBR_HCPB16_POS (16U) +#define TMR6_HCPBR_HCPB16 (0x00010000UL) +#define TMR6_HCPBR_HCPB17_POS (17U) +#define TMR6_HCPBR_HCPB17 (0x00020000UL) +#define TMR6_HCPBR_HCPB18_POS (18U) +#define TMR6_HCPBR_HCPB18 (0x00040000UL) +#define TMR6_HCPBR_HCPB19_POS (19U) +#define TMR6_HCPBR_HCPB19 (0x00080000UL) +#define TMR6_HCPBR_HCPB20_POS (20U) +#define TMR6_HCPBR_HCPB20 (0x00100000UL) +#define TMR6_HCPBR_HCPB21_POS (21U) +#define TMR6_HCPBR_HCPB21 (0x00200000UL) +#define TMR6_HCPBR_HCPB22_POS (22U) +#define TMR6_HCPBR_HCPB22 (0x00400000UL) +#define TMR6_HCPBR_HCPB23_POS (23U) +#define TMR6_HCPBR_HCPB23 (0x00800000UL) + +/* Bit definition for TMR6_HCUPR register */ +#define TMR6_HCUPR_HCUP0_POS (0U) +#define TMR6_HCUPR_HCUP0 (0x00000001UL) +#define TMR6_HCUPR_HCUP1_POS (1U) +#define TMR6_HCUPR_HCUP1 (0x00000002UL) +#define TMR6_HCUPR_HCUP2_POS (2U) +#define TMR6_HCUPR_HCUP2 (0x00000004UL) +#define TMR6_HCUPR_HCUP3_POS (3U) +#define TMR6_HCUPR_HCUP3 (0x00000008UL) +#define TMR6_HCUPR_HCUP4_POS (4U) +#define TMR6_HCUPR_HCUP4 (0x00000010UL) +#define TMR6_HCUPR_HCUP5_POS (5U) +#define TMR6_HCUPR_HCUP5 (0x00000020UL) +#define TMR6_HCUPR_HCUP6_POS (6U) +#define TMR6_HCUPR_HCUP6 (0x00000040UL) +#define TMR6_HCUPR_HCUP7_POS (7U) +#define TMR6_HCUPR_HCUP7 (0x00000080UL) +#define TMR6_HCUPR_HCUP8_POS (8U) +#define TMR6_HCUPR_HCUP8 (0x00000100UL) +#define TMR6_HCUPR_HCUP9_POS (9U) +#define TMR6_HCUPR_HCUP9 (0x00000200UL) +#define TMR6_HCUPR_HCUP10_POS (10U) +#define TMR6_HCUPR_HCUP10 (0x00000400UL) +#define TMR6_HCUPR_HCUP11_POS (11U) +#define TMR6_HCUPR_HCUP11 (0x00000800UL) +#define TMR6_HCUPR_HCUP16_POS (16U) +#define TMR6_HCUPR_HCUP16 (0x00010000UL) +#define TMR6_HCUPR_HCUP17_POS (17U) +#define TMR6_HCUPR_HCUP17 (0x00020000UL) +#define TMR6_HCUPR_HCUP18_POS (18U) +#define TMR6_HCUPR_HCUP18 (0x00040000UL) +#define TMR6_HCUPR_HCUP19_POS (19U) +#define TMR6_HCUPR_HCUP19 (0x00080000UL) +#define TMR6_HCUPR_HCUP20_POS (20U) +#define TMR6_HCUPR_HCUP20 (0x00100000UL) +#define TMR6_HCUPR_HCUP21_POS (21U) +#define TMR6_HCUPR_HCUP21 (0x00200000UL) +#define TMR6_HCUPR_HCUP22_POS (22U) +#define TMR6_HCUPR_HCUP22 (0x00400000UL) +#define TMR6_HCUPR_HCUP23_POS (23U) +#define TMR6_HCUPR_HCUP23 (0x00800000UL) + +/* Bit definition for TMR6_HCDOR register */ +#define TMR6_HCDOR_HCDO0_POS (0U) +#define TMR6_HCDOR_HCDO0 (0x00000001UL) +#define TMR6_HCDOR_HCDO1_POS (1U) +#define TMR6_HCDOR_HCDO1 (0x00000002UL) +#define TMR6_HCDOR_HCDO2_POS (2U) +#define TMR6_HCDOR_HCDO2 (0x00000004UL) +#define TMR6_HCDOR_HCDO3_POS (3U) +#define TMR6_HCDOR_HCDO3 (0x00000008UL) +#define TMR6_HCDOR_HCDO4_POS (4U) +#define TMR6_HCDOR_HCDO4 (0x00000010UL) +#define TMR6_HCDOR_HCDO5_POS (5U) +#define TMR6_HCDOR_HCDO5 (0x00000020UL) +#define TMR6_HCDOR_HCDO6_POS (6U) +#define TMR6_HCDOR_HCDO6 (0x00000040UL) +#define TMR6_HCDOR_HCDO7_POS (7U) +#define TMR6_HCDOR_HCDO7 (0x00000080UL) +#define TMR6_HCDOR_HCDO8_POS (8U) +#define TMR6_HCDOR_HCDO8 (0x00000100UL) +#define TMR6_HCDOR_HCDO9_POS (9U) +#define TMR6_HCDOR_HCDO9 (0x00000200UL) +#define TMR6_HCDOR_HCDO10_POS (10U) +#define TMR6_HCDOR_HCDO10 (0x00000400UL) +#define TMR6_HCDOR_HCDO11_POS (11U) +#define TMR6_HCDOR_HCDO11 (0x00000800UL) +#define TMR6_HCDOR_HCDO16_POS (16U) +#define TMR6_HCDOR_HCDO16 (0x00010000UL) +#define TMR6_HCDOR_HCDO17_POS (17U) +#define TMR6_HCDOR_HCDO17 (0x00020000UL) +#define TMR6_HCDOR_HCDO18_POS (18U) +#define TMR6_HCDOR_HCDO18 (0x00040000UL) +#define TMR6_HCDOR_HCDO19_POS (19U) +#define TMR6_HCDOR_HCDO19 (0x00080000UL) +#define TMR6_HCDOR_HCDO20_POS (20U) +#define TMR6_HCDOR_HCDO20 (0x00100000UL) +#define TMR6_HCDOR_HCDO21_POS (21U) +#define TMR6_HCDOR_HCDO21 (0x00200000UL) +#define TMR6_HCDOR_HCDO22_POS (22U) +#define TMR6_HCDOR_HCDO22 (0x00400000UL) +#define TMR6_HCDOR_HCDO23_POS (23U) +#define TMR6_HCDOR_HCDO23 (0x00800000UL) + +/******************************************************************************* + Bit definition for Peripheral TMR6CR +*******************************************************************************/ +/* Bit definition for TMR6CR_FCNTR register */ +#define TMR6CR_FCNTR_NOFIENTA_POS (0U) +#define TMR6CR_FCNTR_NOFIENTA (0x00000001UL) +#define TMR6CR_FCNTR_NOFICKTA_POS (1U) +#define TMR6CR_FCNTR_NOFICKTA (0x00000006UL) +#define TMR6CR_FCNTR_NOFICKTA_0 (0x00000002UL) +#define TMR6CR_FCNTR_NOFICKTA_1 (0x00000004UL) +#define TMR6CR_FCNTR_NOFIENTB_POS (4U) +#define TMR6CR_FCNTR_NOFIENTB (0x00000010UL) +#define TMR6CR_FCNTR_NOFICKTB_POS (5U) +#define TMR6CR_FCNTR_NOFICKTB (0x00000060UL) +#define TMR6CR_FCNTR_NOFICKTB_0 (0x00000020UL) +#define TMR6CR_FCNTR_NOFICKTB_1 (0x00000040UL) +#define TMR6CR_FCNTR_NOFIENTC_POS (8U) +#define TMR6CR_FCNTR_NOFIENTC (0x00000100UL) +#define TMR6CR_FCNTR_NOFICKTC_POS (9U) +#define TMR6CR_FCNTR_NOFICKTC (0x00000600UL) +#define TMR6CR_FCNTR_NOFICKTC_0 (0x00000200UL) +#define TMR6CR_FCNTR_NOFICKTC_1 (0x00000400UL) +#define TMR6CR_FCNTR_NOFIENTD_POS (12U) +#define TMR6CR_FCNTR_NOFIENTD (0x00001000UL) +#define TMR6CR_FCNTR_NOFICKTD_POS (13U) +#define TMR6CR_FCNTR_NOFICKTD (0x00006000UL) +#define TMR6CR_FCNTR_NOFICKTD_0 (0x00002000UL) +#define TMR6CR_FCNTR_NOFICKTD_1 (0x00004000UL) + +/* Bit definition for TMR6CR_SSTAR register */ +#define TMR6CR_SSTAR_SSTA1_POS (0U) +#define TMR6CR_SSTAR_SSTA1 (0x00000001UL) +#define TMR6CR_SSTAR_SSTA2_POS (1U) +#define TMR6CR_SSTAR_SSTA2 (0x00000002UL) +#define TMR6CR_SSTAR_SSTA3_POS (2U) +#define TMR6CR_SSTAR_SSTA3 (0x00000004UL) +#define TMR6CR_SSTAR_SSTA4_POS (3U) +#define TMR6CR_SSTAR_SSTA4 (0x00000008UL) +#define TMR6CR_SSTAR_SSTA5_POS (4U) +#define TMR6CR_SSTAR_SSTA5 (0x00000010UL) +#define TMR6CR_SSTAR_SSTA6_POS (5U) +#define TMR6CR_SSTAR_SSTA6 (0x00000020UL) +#define TMR6CR_SSTAR_SSTA7_POS (6U) +#define TMR6CR_SSTAR_SSTA7 (0x00000040UL) +#define TMR6CR_SSTAR_SSTA8_POS (7U) +#define TMR6CR_SSTAR_SSTA8 (0x00000080UL) + +/* Bit definition for TMR6CR_SSTPR register */ +#define TMR6CR_SSTPR_SSTP1_POS (0U) +#define TMR6CR_SSTPR_SSTP1 (0x00000001UL) +#define TMR6CR_SSTPR_SSTP2_POS (1U) +#define TMR6CR_SSTPR_SSTP2 (0x00000002UL) +#define TMR6CR_SSTPR_SSTP3_POS (2U) +#define TMR6CR_SSTPR_SSTP3 (0x00000004UL) +#define TMR6CR_SSTPR_SSTP4_POS (3U) +#define TMR6CR_SSTPR_SSTP4 (0x00000008UL) +#define TMR6CR_SSTPR_SSTP5_POS (4U) +#define TMR6CR_SSTPR_SSTP5 (0x00000010UL) +#define TMR6CR_SSTPR_SSTP6_POS (5U) +#define TMR6CR_SSTPR_SSTP6 (0x00000020UL) +#define TMR6CR_SSTPR_SSTP7_POS (6U) +#define TMR6CR_SSTPR_SSTP7 (0x00000040UL) +#define TMR6CR_SSTPR_SSTP8_POS (7U) +#define TMR6CR_SSTPR_SSTP8 (0x00000080UL) + +/* Bit definition for TMR6CR_SCLRR register */ +#define TMR6CR_SCLRR_SCLE1_POS (0U) +#define TMR6CR_SCLRR_SCLE1 (0x00000001UL) +#define TMR6CR_SCLRR_SCLE2_POS (1U) +#define TMR6CR_SCLRR_SCLE2 (0x00000002UL) +#define TMR6CR_SCLRR_SCLE3_POS (2U) +#define TMR6CR_SCLRR_SCLE3 (0x00000004UL) +#define TMR6CR_SCLRR_SCLE4_POS (3U) +#define TMR6CR_SCLRR_SCLE4 (0x00000008UL) +#define TMR6CR_SCLRR_SCLE5_POS (4U) +#define TMR6CR_SCLRR_SCLE5 (0x00000010UL) +#define TMR6CR_SCLRR_SCLE6_POS (5U) +#define TMR6CR_SCLRR_SCLE6 (0x00000020UL) +#define TMR6CR_SCLRR_SCLE7_POS (6U) +#define TMR6CR_SCLRR_SCLE7 (0x00000040UL) +#define TMR6CR_SCLRR_SCLE8_POS (7U) +#define TMR6CR_SCLRR_SCLE8 (0x00000080UL) + +/* Bit definition for TMR6CR_SUPDR register */ +#define TMR6CR_SUPDR_SUPD1_POS (0U) +#define TMR6CR_SUPDR_SUPD1 (0x00000001UL) +#define TMR6CR_SUPDR_SUPD2_POS (1U) +#define TMR6CR_SUPDR_SUPD2 (0x00000002UL) +#define TMR6CR_SUPDR_SUPD3_POS (2U) +#define TMR6CR_SUPDR_SUPD3 (0x00000004UL) +#define TMR6CR_SUPDR_SUPD4_POS (3U) +#define TMR6CR_SUPDR_SUPD4 (0x00000008UL) +#define TMR6CR_SUPDR_SUPD5_POS (4U) +#define TMR6CR_SUPDR_SUPD5 (0x00000010UL) +#define TMR6CR_SUPDR_SUPD6_POS (5U) +#define TMR6CR_SUPDR_SUPD6 (0x00000020UL) +#define TMR6CR_SUPDR_SUPD7_POS (6U) +#define TMR6CR_SUPDR_SUPD7 (0x00000040UL) +#define TMR6CR_SUPDR_SUPD8_POS (7U) +#define TMR6CR_SUPDR_SUPD8 (0x00000080UL) + +/******************************************************************************* + Bit definition for Peripheral TMRA +*******************************************************************************/ +/* Bit definition for TMRA_CNTER register */ +#define TMRA_CNTER_CNT (0xFFFFU) + +/* Bit definition for TMRA_PERAR register */ +#define TMRA_PERAR_PER (0xFFFFU) + +/* Bit definition for TMRA_CMPAR register */ +#define TMRA_CMPAR_CMP (0xFFFFU) + +/* Bit definition for TMRA_BCSTR register */ +#define TMRA_BCSTR_START_POS (0U) +#define TMRA_BCSTR_START (0x0001U) +#define TMRA_BCSTR_DIR_POS (1U) +#define TMRA_BCSTR_DIR (0x0002U) +#define TMRA_BCSTR_MODE_POS (2U) +#define TMRA_BCSTR_MODE (0x0004U) +#define TMRA_BCSTR_SYNST_POS (3U) +#define TMRA_BCSTR_SYNST (0x0008U) +#define TMRA_BCSTR_CKDIV_POS (4U) +#define TMRA_BCSTR_CKDIV (0x00F0U) +#define TMRA_BCSTR_OVSTP_POS (8U) +#define TMRA_BCSTR_OVSTP (0x0100U) +#define TMRA_BCSTR_ITENOVF_POS (12U) +#define TMRA_BCSTR_ITENOVF (0x1000U) +#define TMRA_BCSTR_ITENUDF_POS (13U) +#define TMRA_BCSTR_ITENUDF (0x2000U) +#define TMRA_BCSTR_OVFF_POS (14U) +#define TMRA_BCSTR_OVFF (0x4000U) +#define TMRA_BCSTR_UDFF_POS (15U) +#define TMRA_BCSTR_UDFF (0x8000U) + +/* Bit definition for TMRA_HCONR register */ +#define TMRA_HCONR_HSTA0_POS (0U) +#define TMRA_HCONR_HSTA0 (0x0001U) +#define TMRA_HCONR_HSTA1_POS (1U) +#define TMRA_HCONR_HSTA1 (0x0002U) +#define TMRA_HCONR_HSTA2_POS (2U) +#define TMRA_HCONR_HSTA2 (0x0004U) +#define TMRA_HCONR_HSTP0_POS (4U) +#define TMRA_HCONR_HSTP0 (0x0010U) +#define TMRA_HCONR_HSTP1_POS (5U) +#define TMRA_HCONR_HSTP1 (0x0020U) +#define TMRA_HCONR_HSTP2_POS (6U) +#define TMRA_HCONR_HSTP2 (0x0040U) +#define TMRA_HCONR_HCLE0_POS (8U) +#define TMRA_HCONR_HCLE0 (0x0100U) +#define TMRA_HCONR_HCLE1_POS (9U) +#define TMRA_HCONR_HCLE1 (0x0200U) +#define TMRA_HCONR_HCLE2_POS (10U) +#define TMRA_HCONR_HCLE2 (0x0400U) +#define TMRA_HCONR_HCLE3_POS (12U) +#define TMRA_HCONR_HCLE3 (0x1000U) +#define TMRA_HCONR_HCLE4_POS (13U) +#define TMRA_HCONR_HCLE4 (0x2000U) +#define TMRA_HCONR_HCLE5_POS (14U) +#define TMRA_HCONR_HCLE5 (0x4000U) +#define TMRA_HCONR_HCLE6_POS (15U) +#define TMRA_HCONR_HCLE6 (0x8000U) + +/* Bit definition for TMRA_HCUPR register */ +#define TMRA_HCUPR_HCUP0_POS (0U) +#define TMRA_HCUPR_HCUP0 (0x0001U) +#define TMRA_HCUPR_HCUP1_POS (1U) +#define TMRA_HCUPR_HCUP1 (0x0002U) +#define TMRA_HCUPR_HCUP2_POS (2U) +#define TMRA_HCUPR_HCUP2 (0x0004U) +#define TMRA_HCUPR_HCUP3_POS (3U) +#define TMRA_HCUPR_HCUP3 (0x0008U) +#define TMRA_HCUPR_HCUP4_POS (4U) +#define TMRA_HCUPR_HCUP4 (0x0010U) +#define TMRA_HCUPR_HCUP5_POS (5U) +#define TMRA_HCUPR_HCUP5 (0x0020U) +#define TMRA_HCUPR_HCUP6_POS (6U) +#define TMRA_HCUPR_HCUP6 (0x0040U) +#define TMRA_HCUPR_HCUP7_POS (7U) +#define TMRA_HCUPR_HCUP7 (0x0080U) +#define TMRA_HCUPR_HCUP8_POS (8U) +#define TMRA_HCUPR_HCUP8 (0x0100U) +#define TMRA_HCUPR_HCUP9_POS (9U) +#define TMRA_HCUPR_HCUP9 (0x0200U) +#define TMRA_HCUPR_HCUP10_POS (10U) +#define TMRA_HCUPR_HCUP10 (0x0400U) +#define TMRA_HCUPR_HCUP11_POS (11U) +#define TMRA_HCUPR_HCUP11 (0x0800U) +#define TMRA_HCUPR_HCUP12_POS (12U) +#define TMRA_HCUPR_HCUP12 (0x1000U) + +/* Bit definition for TMRA_HCDOR register */ +#define TMRA_HCDOR_HCDO0_POS (0U) +#define TMRA_HCDOR_HCDO0 (0x0001U) +#define TMRA_HCDOR_HCDO1_POS (1U) +#define TMRA_HCDOR_HCDO1 (0x0002U) +#define TMRA_HCDOR_HCDO2_POS (2U) +#define TMRA_HCDOR_HCDO2 (0x0004U) +#define TMRA_HCDOR_HCDO3_POS (3U) +#define TMRA_HCDOR_HCDO3 (0x0008U) +#define TMRA_HCDOR_HCDO4_POS (4U) +#define TMRA_HCDOR_HCDO4 (0x0010U) +#define TMRA_HCDOR_HCDO5_POS (5U) +#define TMRA_HCDOR_HCDO5 (0x0020U) +#define TMRA_HCDOR_HCDO6_POS (6U) +#define TMRA_HCDOR_HCDO6 (0x0040U) +#define TMRA_HCDOR_HCDO7_POS (7U) +#define TMRA_HCDOR_HCDO7 (0x0080U) +#define TMRA_HCDOR_HCDO8_POS (8U) +#define TMRA_HCDOR_HCDO8 (0x0100U) +#define TMRA_HCDOR_HCDO9_POS (9U) +#define TMRA_HCDOR_HCDO9 (0x0200U) +#define TMRA_HCDOR_HCDO10_POS (10U) +#define TMRA_HCDOR_HCDO10 (0x0400U) +#define TMRA_HCDOR_HCDO11_POS (11U) +#define TMRA_HCDOR_HCDO11 (0x0800U) +#define TMRA_HCDOR_HCDO12_POS (12U) +#define TMRA_HCDOR_HCDO12 (0x1000U) + +/* Bit definition for TMRA_ICONR register */ +#define TMRA_ICONR_ITEN1_POS (0U) +#define TMRA_ICONR_ITEN1 (0x0001U) +#define TMRA_ICONR_ITEN2_POS (1U) +#define TMRA_ICONR_ITEN2 (0x0002U) +#define TMRA_ICONR_ITEN3_POS (2U) +#define TMRA_ICONR_ITEN3 (0x0004U) +#define TMRA_ICONR_ITEN4_POS (3U) +#define TMRA_ICONR_ITEN4 (0x0008U) + +/* Bit definition for TMRA_ECONR register */ +#define TMRA_ECONR_ETEN1_POS (0U) +#define TMRA_ECONR_ETEN1 (0x0001U) +#define TMRA_ECONR_ETEN2_POS (1U) +#define TMRA_ECONR_ETEN2 (0x0002U) +#define TMRA_ECONR_ETEN3_POS (2U) +#define TMRA_ECONR_ETEN3 (0x0004U) +#define TMRA_ECONR_ETEN4_POS (3U) +#define TMRA_ECONR_ETEN4 (0x0008U) + +/* Bit definition for TMRA_FCONR register */ +#define TMRA_FCONR_NOFIENTG_POS (0U) +#define TMRA_FCONR_NOFIENTG (0x0001U) +#define TMRA_FCONR_NOFICKTG_POS (1U) +#define TMRA_FCONR_NOFICKTG (0x0006U) +#define TMRA_FCONR_NOFIENCA_POS (8U) +#define TMRA_FCONR_NOFIENCA (0x0100U) +#define TMRA_FCONR_NOFICKCA_POS (9U) +#define TMRA_FCONR_NOFICKCA (0x0600U) +#define TMRA_FCONR_NOFIENCB_POS (12U) +#define TMRA_FCONR_NOFIENCB (0x1000U) +#define TMRA_FCONR_NOFICKCB_POS (13U) +#define TMRA_FCONR_NOFICKCB (0x6000U) + +/* Bit definition for TMRA_STFLR register */ +#define TMRA_STFLR_CMPF1_POS (0U) +#define TMRA_STFLR_CMPF1 (0x0001U) +#define TMRA_STFLR_CMPF2_POS (1U) +#define TMRA_STFLR_CMPF2 (0x0002U) +#define TMRA_STFLR_CMPF3_POS (2U) +#define TMRA_STFLR_CMPF3 (0x0004U) +#define TMRA_STFLR_CMPF4_POS (3U) +#define TMRA_STFLR_CMPF4 (0x0008U) + +/* Bit definition for TMRA_BCONR register */ +#define TMRA_BCONR_BEN_POS (0U) +#define TMRA_BCONR_BEN (0x0001U) +#define TMRA_BCONR_BSE0_POS (1U) +#define TMRA_BCONR_BSE0 (0x0002U) +#define TMRA_BCONR_BSE1_POS (2U) +#define TMRA_BCONR_BSE1 (0x0004U) + +/* Bit definition for TMRA_CCONR register */ +#define TMRA_CCONR_CAPMD_POS (0U) +#define TMRA_CCONR_CAPMD (0x0001U) +#define TMRA_CCONR_HICP0_POS (4U) +#define TMRA_CCONR_HICP0 (0x0010U) +#define TMRA_CCONR_HICP1_POS (5U) +#define TMRA_CCONR_HICP1 (0x0020U) +#define TMRA_CCONR_HICP2_POS (6U) +#define TMRA_CCONR_HICP2 (0x0040U) +#define TMRA_CCONR_HICP3_POS (8U) +#define TMRA_CCONR_HICP3 (0x0100U) +#define TMRA_CCONR_HICP4_POS (9U) +#define TMRA_CCONR_HICP4 (0x0200U) +#define TMRA_CCONR_NOFIENCP_POS (12U) +#define TMRA_CCONR_NOFIENCP (0x1000U) +#define TMRA_CCONR_NOFICKCP_POS (13U) +#define TMRA_CCONR_NOFICKCP (0x6000U) + +/* Bit definition for TMRA_PCONR register */ +#define TMRA_PCONR_STAC_POS (0U) +#define TMRA_PCONR_STAC (0x0003U) +#define TMRA_PCONR_STAC_0 (0x0001U) +#define TMRA_PCONR_STAC_1 (0x0002U) +#define TMRA_PCONR_STPC_POS (2U) +#define TMRA_PCONR_STPC (0x000CU) +#define TMRA_PCONR_STPC_0 (0x0004U) +#define TMRA_PCONR_STPC_1 (0x0008U) +#define TMRA_PCONR_CMPC_POS (4U) +#define TMRA_PCONR_CMPC (0x0030U) +#define TMRA_PCONR_CMPC_0 (0x0010U) +#define TMRA_PCONR_CMPC_1 (0x0020U) +#define TMRA_PCONR_PERC_POS (6U) +#define TMRA_PCONR_PERC (0x00C0U) +#define TMRA_PCONR_PERC_0 (0x0040U) +#define TMRA_PCONR_PERC_1 (0x0080U) +#define TMRA_PCONR_FORC_POS (8U) +#define TMRA_PCONR_FORC (0x0300U) +#define TMRA_PCONR_FORC_0 (0x0100U) +#define TMRA_PCONR_FORC_1 (0x0200U) +#define TMRA_PCONR_OUTEN_POS (12U) +#define TMRA_PCONR_OUTEN (0x1000U) + +/******************************************************************************* + Bit definition for Peripheral TRNG +*******************************************************************************/ +/* Bit definition for TRNG_CR register */ +#define TRNG_CR_EN_POS (0U) +#define TRNG_CR_EN (0x00000001UL) +#define TRNG_CR_RUN_POS (1U) +#define TRNG_CR_RUN (0x00000002UL) + +/* Bit definition for TRNG_MR register */ +#define TRNG_MR_LOAD_POS (0U) +#define TRNG_MR_LOAD (0x00000001UL) +#define TRNG_MR_CNT_POS (2U) +#define TRNG_MR_CNT (0x0000001CUL) + +/* Bit definition for TRNG_DR0 register */ +#define TRNG_DR0 (0xFFFFFFFFUL) + +/* Bit definition for TRNG_DR1 register */ +#define TRNG_DR1 (0xFFFFFFFFUL) + +/******************************************************************************* + Bit definition for Peripheral USART +*******************************************************************************/ +/* Bit definition for USART_SR register */ +#define USART_SR_PE_POS (0U) +#define USART_SR_PE (0x00000001UL) +#define USART_SR_FE_POS (1U) +#define USART_SR_FE (0x00000002UL) +#define USART_SR_ORE_POS (3U) +#define USART_SR_ORE (0x00000008UL) +#define USART_SR_BE_POS (4U) +#define USART_SR_BE (0x00000010UL) +#define USART_SR_RXNE_POS (5U) +#define USART_SR_RXNE (0x00000020UL) +#define USART_SR_TC_POS (6U) +#define USART_SR_TC (0x00000040UL) +#define USART_SR_TXE_POS (7U) +#define USART_SR_TXE (0x00000080UL) +#define USART_SR_RTOF_POS (8U) +#define USART_SR_RTOF (0x00000100UL) +#define USART_SR_WKUP_POS (9U) +#define USART_SR_WKUP (0x00000200UL) +#define USART_SR_LBD_POS (10U) +#define USART_SR_LBD (0x00000400UL) +#define USART_SR_MPB_POS (16U) +#define USART_SR_MPB (0x00010000UL) + +/* Bit definition for USART_DR register */ +#define USART_DR_TDR_POS (0U) +#define USART_DR_TDR (0x000001FFUL) +#define USART_DR_MPID_POS (9U) +#define USART_DR_MPID (0x00000200UL) +#define USART_DR_RDR_POS (16U) +#define USART_DR_RDR (0x01FF0000UL) + +/* Bit definition for USART_BRR register */ +#define USART_BRR_DIV_FRACTION_POS (0U) +#define USART_BRR_DIV_FRACTION (0x0000007FUL) +#define USART_BRR_DIV_INTEGER_POS (8U) +#define USART_BRR_DIV_INTEGER (0x0000FF00UL) + +/* Bit definition for USART_CR1 register */ +#define USART_CR1_RTOE_POS (0U) +#define USART_CR1_RTOE (0x00000001UL) +#define USART_CR1_RTOIE_POS (1U) +#define USART_CR1_RTOIE (0x00000002UL) +#define USART_CR1_RE_POS (2U) +#define USART_CR1_RE (0x00000004UL) +#define USART_CR1_TE_POS (3U) +#define USART_CR1_TE (0x00000008UL) +#define USART_CR1_SLME_POS (4U) +#define USART_CR1_SLME (0x00000010UL) +#define USART_CR1_RIE_POS (5U) +#define USART_CR1_RIE (0x00000020UL) +#define USART_CR1_TCIE_POS (6U) +#define USART_CR1_TCIE (0x00000040UL) +#define USART_CR1_TXEIE_POS (7U) +#define USART_CR1_TXEIE (0x00000080UL) +#define USART_CR1_PS_POS (9U) +#define USART_CR1_PS (0x00000200UL) +#define USART_CR1_PCE_POS (10U) +#define USART_CR1_PCE (0x00000400UL) +#define USART_CR1_M_POS (12U) +#define USART_CR1_M (0x00001000UL) +#define USART_CR1_OVER8_POS (15U) +#define USART_CR1_OVER8 (0x00008000UL) +#define USART_CR1_CPE_POS (16U) +#define USART_CR1_CPE (0x00010000UL) +#define USART_CR1_CFE_POS (17U) +#define USART_CR1_CFE (0x00020000UL) +#define USART_CR1_CORE_POS (19U) +#define USART_CR1_CORE (0x00080000UL) +#define USART_CR1_CRTOF_POS (20U) +#define USART_CR1_CRTOF (0x00100000UL) +#define USART_CR1_CBE_POS (21U) +#define USART_CR1_CBE (0x00200000UL) +#define USART_CR1_CWKUP_POS (22U) +#define USART_CR1_CWKUP (0x00400000UL) +#define USART_CR1_CLBD_POS (23U) +#define USART_CR1_CLBD (0x00800000UL) +#define USART_CR1_MS_POS (24U) +#define USART_CR1_MS (0x01000000UL) +#define USART_CR1_ML_POS (28U) +#define USART_CR1_ML (0x10000000UL) +#define USART_CR1_FBME_POS (29U) +#define USART_CR1_FBME (0x20000000UL) +#define USART_CR1_NFE_POS (30U) +#define USART_CR1_NFE (0x40000000UL) +#define USART_CR1_SBS_POS (31U) +#define USART_CR1_SBS (0x80000000UL) + +/* Bit definition for USART_CR2 register */ +#define USART_CR2_MPE_POS (0U) +#define USART_CR2_MPE (0x00000001UL) +#define USART_CR2_WKUPIE_POS (1U) +#define USART_CR2_WKUPIE (0x00000002UL) +#define USART_CR2_BEIE_POS (2U) +#define USART_CR2_BEIE (0x00000004UL) +#define USART_CR2_BEE_POS (3U) +#define USART_CR2_BEE (0x00000008UL) +#define USART_CR2_LBDIE_POS (4U) +#define USART_CR2_LBDIE (0x00000010UL) +#define USART_CR2_LBDL_POS (5U) +#define USART_CR2_LBDL (0x00000020UL) +#define USART_CR2_SBKL_POS (6U) +#define USART_CR2_SBKL (0x000000C0UL) +#define USART_CR2_SBKL_0 (0x00000040UL) +#define USART_CR2_SBKL_1 (0x00000080UL) +#define USART_CR2_WKUPE_POS (8U) +#define USART_CR2_WKUPE (0x00000100UL) +#define USART_CR2_CLKC_POS (11U) +#define USART_CR2_CLKC (0x00001800UL) +#define USART_CR2_CLKC_0 (0x00000800UL) +#define USART_CR2_CLKC_1 (0x00001000UL) +#define USART_CR2_STOP_POS (13U) +#define USART_CR2_STOP (0x00002000UL) +#define USART_CR2_LINEN_POS (14U) +#define USART_CR2_LINEN (0x00004000UL) +#define USART_CR2_SBK_POS (16U) +#define USART_CR2_SBK (0x00010000UL) +#define USART_CR2_SBKM_POS (17U) +#define USART_CR2_SBKM (0x00020000UL) + +/* Bit definition for USART_CR3 register */ +#define USART_CR3_HDSEL_POS (3U) +#define USART_CR3_HDSEL (0x00000008UL) +#define USART_CR3_LOOP_POS (4U) +#define USART_CR3_LOOP (0x00000010UL) +#define USART_CR3_SCEN_POS (5U) +#define USART_CR3_SCEN (0x00000020UL) +#define USART_CR3_RTSE_POS (8U) +#define USART_CR3_RTSE (0x00000100UL) +#define USART_CR3_CTSE_POS (9U) +#define USART_CR3_CTSE (0x00000200UL) +#define USART_CR3_BCN_POS (21U) +#define USART_CR3_BCN (0x00E00000UL) +#define USART_CR3_BCN_0 (0x00200000UL) +#define USART_CR3_BCN_1 (0x00400000UL) +#define USART_CR3_BCN_2 (0x00800000UL) + +/* Bit definition for USART_PR register */ +#define USART_PR_PSC_POS (0U) +#define USART_PR_PSC (0x00000003UL) +#define USART_PR_PSC_0 (0x00000001UL) +#define USART_PR_PSC_1 (0x00000002UL) +#define USART_PR_LBMPSC_POS (2U) +#define USART_PR_LBMPSC (0x0000000CUL) +#define USART_PR_LBMPSC_0 (0x00000004UL) +#define USART_PR_LBMPSC_1 (0x00000008UL) + +/* Bit definition for USART_LBMC register */ +#define USART_LBMC_LBMC (0x0000FFFFUL) + +/******************************************************************************* + Bit definition for Peripheral USBFS +*******************************************************************************/ +/* Bit definition for USBFS_GVBUSCFG register */ +#define USBFS_GVBUSCFG_VBUSOVEN_POS (6U) +#define USBFS_GVBUSCFG_VBUSOVEN (0x00000040UL) +#define USBFS_GVBUSCFG_VBUSVAL_POS (7U) +#define USBFS_GVBUSCFG_VBUSVAL (0x00000080UL) + +/* Bit definition for USBFS_GAHBCFG register */ +#define USBFS_GAHBCFG_GINTMSK_POS (0U) +#define USBFS_GAHBCFG_GINTMSK (0x00000001UL) +#define USBFS_GAHBCFG_HBSTLEN_POS (1U) +#define USBFS_GAHBCFG_HBSTLEN (0x0000001EUL) +#define USBFS_GAHBCFG_DMAEN_POS (5U) +#define USBFS_GAHBCFG_DMAEN (0x00000020UL) +#define USBFS_GAHBCFG_TXFELVL_POS (7U) +#define USBFS_GAHBCFG_TXFELVL (0x00000080UL) +#define USBFS_GAHBCFG_PTXFELVL_POS (8U) +#define USBFS_GAHBCFG_PTXFELVL (0x00000100UL) + +/* Bit definition for USBFS_GUSBCFG register */ +#define USBFS_GUSBCFG_TOCAL_POS (0U) +#define USBFS_GUSBCFG_TOCAL (0x00000007UL) +#define USBFS_GUSBCFG_PHYSEL_POS (6U) +#define USBFS_GUSBCFG_PHYSEL (0x00000040UL) +#define USBFS_GUSBCFG_TRDT_POS (10U) +#define USBFS_GUSBCFG_TRDT (0x00003C00UL) +#define USBFS_GUSBCFG_FHMOD_POS (29U) +#define USBFS_GUSBCFG_FHMOD (0x20000000UL) +#define USBFS_GUSBCFG_FDMOD_POS (30U) +#define USBFS_GUSBCFG_FDMOD (0x40000000UL) + +/* Bit definition for USBFS_GRSTCTL register */ +#define USBFS_GRSTCTL_CSRST_POS (0U) +#define USBFS_GRSTCTL_CSRST (0x00000001UL) +#define USBFS_GRSTCTL_HSRST_POS (1U) +#define USBFS_GRSTCTL_HSRST (0x00000002UL) +#define USBFS_GRSTCTL_FCRST_POS (2U) +#define USBFS_GRSTCTL_FCRST (0x00000004UL) +#define USBFS_GRSTCTL_RXFFLSH_POS (4U) +#define USBFS_GRSTCTL_RXFFLSH (0x00000010UL) +#define USBFS_GRSTCTL_TXFFLSH_POS (5U) +#define USBFS_GRSTCTL_TXFFLSH (0x00000020UL) +#define USBFS_GRSTCTL_TXFNUM_POS (6U) +#define USBFS_GRSTCTL_TXFNUM (0x000007C0UL) +#define USBFS_GRSTCTL_DMAREQ_POS (30U) +#define USBFS_GRSTCTL_DMAREQ (0x40000000UL) +#define USBFS_GRSTCTL_AHBIDL_POS (31U) +#define USBFS_GRSTCTL_AHBIDL (0x80000000UL) + +/* Bit definition for USBFS_GINTSTS register */ +#define USBFS_GINTSTS_CMOD_POS (0U) +#define USBFS_GINTSTS_CMOD (0x00000001UL) +#define USBFS_GINTSTS_MMIS_POS (1U) +#define USBFS_GINTSTS_MMIS (0x00000002UL) +#define USBFS_GINTSTS_SOF_POS (3U) +#define USBFS_GINTSTS_SOF (0x00000008UL) +#define USBFS_GINTSTS_RXFNE_POS (4U) +#define USBFS_GINTSTS_RXFNE (0x00000010UL) +#define USBFS_GINTSTS_NPTXFE_POS (5U) +#define USBFS_GINTSTS_NPTXFE (0x00000020UL) +#define USBFS_GINTSTS_GINAKEFF_POS (6U) +#define USBFS_GINTSTS_GINAKEFF (0x00000040UL) +#define USBFS_GINTSTS_GONAKEFF_POS (7U) +#define USBFS_GINTSTS_GONAKEFF (0x00000080UL) +#define USBFS_GINTSTS_ESUSP_POS (10U) +#define USBFS_GINTSTS_ESUSP (0x00000400UL) +#define USBFS_GINTSTS_USBSUSP_POS (11U) +#define USBFS_GINTSTS_USBSUSP (0x00000800UL) +#define USBFS_GINTSTS_USBRST_POS (12U) +#define USBFS_GINTSTS_USBRST (0x00001000UL) +#define USBFS_GINTSTS_ENUMDNE_POS (13U) +#define USBFS_GINTSTS_ENUMDNE (0x00002000UL) +#define USBFS_GINTSTS_ISOODRP_POS (14U) +#define USBFS_GINTSTS_ISOODRP (0x00004000UL) +#define USBFS_GINTSTS_EOPF_POS (15U) +#define USBFS_GINTSTS_EOPF (0x00008000UL) +#define USBFS_GINTSTS_IEPINT_POS (18U) +#define USBFS_GINTSTS_IEPINT (0x00040000UL) +#define USBFS_GINTSTS_OEPINT_POS (19U) +#define USBFS_GINTSTS_OEPINT (0x00080000UL) +#define USBFS_GINTSTS_IISOIXFR_POS (20U) +#define USBFS_GINTSTS_IISOIXFR (0x00100000UL) +#define USBFS_GINTSTS_IPXFR_INCOMPISOOUT_POS (21U) +#define USBFS_GINTSTS_IPXFR_INCOMPISOOUT (0x00200000UL) +#define USBFS_GINTSTS_DATAFSUSP_POS (22U) +#define USBFS_GINTSTS_DATAFSUSP (0x00400000UL) +#define USBFS_GINTSTS_HPRTINT_POS (24U) +#define USBFS_GINTSTS_HPRTINT (0x01000000UL) +#define USBFS_GINTSTS_HCINT_POS (25U) +#define USBFS_GINTSTS_HCINT (0x02000000UL) +#define USBFS_GINTSTS_PTXFE_POS (26U) +#define USBFS_GINTSTS_PTXFE (0x04000000UL) +#define USBFS_GINTSTS_LPMINT_POS (27U) +#define USBFS_GINTSTS_LPMINT (0x08000000UL) +#define USBFS_GINTSTS_CIDSCHG_POS (28U) +#define USBFS_GINTSTS_CIDSCHG (0x10000000UL) +#define USBFS_GINTSTS_DISCINT_POS (29U) +#define USBFS_GINTSTS_DISCINT (0x20000000UL) +#define USBFS_GINTSTS_VBUSVINT_POS (30U) +#define USBFS_GINTSTS_VBUSVINT (0x40000000UL) +#define USBFS_GINTSTS_WKUINT_POS (31U) +#define USBFS_GINTSTS_WKUINT (0x80000000UL) + +/* Bit definition for USBFS_GINTMSK register */ +#define USBFS_GINTMSK_MMISM_POS (1U) +#define USBFS_GINTMSK_MMISM (0x00000002UL) +#define USBFS_GINTMSK_SOFM_POS (3U) +#define USBFS_GINTMSK_SOFM (0x00000008UL) +#define USBFS_GINTMSK_RXFNEM_POS (4U) +#define USBFS_GINTMSK_RXFNEM (0x00000010UL) +#define USBFS_GINTMSK_NPTXFEM_POS (5U) +#define USBFS_GINTMSK_NPTXFEM (0x00000020UL) +#define USBFS_GINTMSK_GINAKEFFM_POS (6U) +#define USBFS_GINTMSK_GINAKEFFM (0x00000040UL) +#define USBFS_GINTMSK_GONAKEFFM_POS (7U) +#define USBFS_GINTMSK_GONAKEFFM (0x00000080UL) +#define USBFS_GINTMSK_ESUSPM_POS (10U) +#define USBFS_GINTMSK_ESUSPM (0x00000400UL) +#define USBFS_GINTMSK_USBSUSPM_POS (11U) +#define USBFS_GINTMSK_USBSUSPM (0x00000800UL) +#define USBFS_GINTMSK_USBRSTM_POS (12U) +#define USBFS_GINTMSK_USBRSTM (0x00001000UL) +#define USBFS_GINTMSK_ENUMDNEM_POS (13U) +#define USBFS_GINTMSK_ENUMDNEM (0x00002000UL) +#define USBFS_GINTMSK_ISOODRPM_POS (14U) +#define USBFS_GINTMSK_ISOODRPM (0x00004000UL) +#define USBFS_GINTMSK_EOPFM_POS (15U) +#define USBFS_GINTMSK_EOPFM (0x00008000UL) +#define USBFS_GINTMSK_IEPIM_POS (18U) +#define USBFS_GINTMSK_IEPIM (0x00040000UL) +#define USBFS_GINTMSK_OEPIM_POS (19U) +#define USBFS_GINTMSK_OEPIM (0x00080000UL) +#define USBFS_GINTMSK_IISOIXFRM_POS (20U) +#define USBFS_GINTMSK_IISOIXFRM (0x00100000UL) +#define USBFS_GINTMSK_IPXFRM_INCOMPISOOUTM_POS (21U) +#define USBFS_GINTMSK_IPXFRM_INCOMPISOOUTM (0x00200000UL) +#define USBFS_GINTMSK_DATAFSUSPM_POS (22U) +#define USBFS_GINTMSK_DATAFSUSPM (0x00400000UL) +#define USBFS_GINTMSK_HPRTIM_POS (24U) +#define USBFS_GINTMSK_HPRTIM (0x01000000UL) +#define USBFS_GINTMSK_HCIM_POS (25U) +#define USBFS_GINTMSK_HCIM (0x02000000UL) +#define USBFS_GINTMSK_PTXFEM_POS (26U) +#define USBFS_GINTMSK_PTXFEM (0x04000000UL) +#define USBFS_GINTMSK_LPMINTM_POS (27U) +#define USBFS_GINTMSK_LPMINTM (0x08000000UL) +#define USBFS_GINTMSK_CIDSCHGM_POS (28U) +#define USBFS_GINTMSK_CIDSCHGM (0x10000000UL) +#define USBFS_GINTMSK_DISCIM_POS (29U) +#define USBFS_GINTMSK_DISCIM (0x20000000UL) +#define USBFS_GINTMSK_VBUSVIM_POS (30U) +#define USBFS_GINTMSK_VBUSVIM (0x40000000UL) +#define USBFS_GINTMSK_WKUIM_POS (31U) +#define USBFS_GINTMSK_WKUIM (0x80000000UL) + +/* Bit definition for USBFS_GRXSTSR register */ +#define USBFS_GRXSTSR_CHNUM_EPNUM_POS (0U) +#define USBFS_GRXSTSR_CHNUM_EPNUM (0x0000000FUL) +#define USBFS_GRXSTSR_BCNT_POS (4U) +#define USBFS_GRXSTSR_BCNT (0x00007FF0UL) +#define USBFS_GRXSTSR_DPID_POS (15U) +#define USBFS_GRXSTSR_DPID (0x00018000UL) +#define USBFS_GRXSTSR_PKTSTS_POS (17U) +#define USBFS_GRXSTSR_PKTSTS (0x001E0000UL) + +/* Bit definition for USBFS_GRXSTSP register */ +#define USBFS_GRXSTSP_CHNUM_EPNUM_POS (0U) +#define USBFS_GRXSTSP_CHNUM_EPNUM (0x0000000FUL) +#define USBFS_GRXSTSP_BCNT_POS (4U) +#define USBFS_GRXSTSP_BCNT (0x00007FF0UL) +#define USBFS_GRXSTSP_DPID_POS (15U) +#define USBFS_GRXSTSP_DPID (0x00018000UL) +#define USBFS_GRXSTSP_PKTSTS_POS (17U) +#define USBFS_GRXSTSP_PKTSTS (0x001E0000UL) + +/* Bit definition for USBFS_GRXFSIZ register */ +#define USBFS_GRXFSIZ_RXFD (0x000007FFUL) + +/* Bit definition for USBFS_HNPTXFSIZ register */ +#define USBFS_HNPTXFSIZ_NPTXFSA_POS (0U) +#define USBFS_HNPTXFSIZ_NPTXFSA (0x0000FFFFUL) +#define USBFS_HNPTXFSIZ_NPTXFD_POS (16U) +#define USBFS_HNPTXFSIZ_NPTXFD (0xFFFF0000UL) + +/* Bit definition for USBFS_HNPTXSTS register */ +#define USBFS_HNPTXSTS_NPTXFSAV_POS (0U) +#define USBFS_HNPTXSTS_NPTXFSAV (0x0000FFFFUL) +#define USBFS_HNPTXSTS_NPTQXSAV_POS (16U) +#define USBFS_HNPTXSTS_NPTQXSAV (0x00FF0000UL) +#define USBFS_HNPTXSTS_NPTXQTOP_POS (24U) +#define USBFS_HNPTXSTS_NPTXQTOP (0x7F000000UL) + +/* Bit definition for USBFS_CID register */ +#define USBFS_CID (0xFFFFFFFFUL) + +/* Bit definition for USBFS_GLPMCFG register */ +#define USBFS_GLPMCFG_LPMEN_POS (0U) +#define USBFS_GLPMCFG_LPMEN (0x00000001UL) +#define USBFS_GLPMCFG_LPMACK_POS (1U) +#define USBFS_GLPMCFG_LPMACK (0x00000002UL) +#define USBFS_GLPMCFG_BSEL_POS (2U) +#define USBFS_GLPMCFG_BSEL (0x0000003CUL) +#define USBFS_GLPMCFG_REMWAKE_POS (6U) +#define USBFS_GLPMCFG_REMWAKE (0x00000040UL) +#define USBFS_GLPMCFG_L1SSEN_POS (7U) +#define USBFS_GLPMCFG_L1SSEN (0x00000080UL) +#define USBFS_GLPMCFG_BESLTHRS_POS (8U) +#define USBFS_GLPMCFG_BESLTHRS (0x00000F00UL) +#define USBFS_GLPMCFG_L1DSEN_POS (12U) +#define USBFS_GLPMCFG_L1DSEN (0x00001000UL) +#define USBFS_GLPMCFG_LPMRSP_POS (13U) +#define USBFS_GLPMCFG_LPMRSP (0x00006000UL) +#define USBFS_GLPMCFG_SLPSTS_POS (15U) +#define USBFS_GLPMCFG_SLPSTS (0x00008000UL) +#define USBFS_GLPMCFG_L1RSMOK_POS (16U) +#define USBFS_GLPMCFG_L1RSMOK (0x00010000UL) +#define USBFS_GLPMCFG_LPMCHIDX_POS (17U) +#define USBFS_GLPMCFG_LPMCHIDX (0x001E0000UL) +#define USBFS_GLPMCFG_LPMRCNT_POS (21U) +#define USBFS_GLPMCFG_LPMRCNT (0x00E00000UL) +#define USBFS_GLPMCFG_SENDLPM_POS (24U) +#define USBFS_GLPMCFG_SENDLPM (0x01000000UL) +#define USBFS_GLPMCFG_LPMRCNTSTS_POS (25U) +#define USBFS_GLPMCFG_LPMRCNTSTS (0x0E000000UL) +#define USBFS_GLPMCFG_ENBSEL_POS (28U) +#define USBFS_GLPMCFG_ENBSEL (0x10000000UL) + +/* Bit definition for USBFS_HPTXFSIZ register */ +#define USBFS_HPTXFSIZ_PTXSA_POS (0U) +#define USBFS_HPTXFSIZ_PTXSA (0x0000FFFFUL) +#define USBFS_HPTXFSIZ_PTXFD_POS (16U) +#define USBFS_HPTXFSIZ_PTXFD (0xFFFF0000UL) + +/* Bit definition for USBFS_DIEPTXF register */ +#define USBFS_DIEPTXF_INEPTXSA_POS (0U) +#define USBFS_DIEPTXF_INEPTXSA (0x0000FFFFUL) +#define USBFS_DIEPTXF_INEPTXFD_POS (16U) +#define USBFS_DIEPTXF_INEPTXFD (0xFFFF0000UL) + +/* Bit definition for USBFS_HCFG register */ +#define USBFS_HCFG_FSLSPCS_POS (0U) +#define USBFS_HCFG_FSLSPCS (0x00000003UL) +#define USBFS_HCFG_FSLSS_POS (2U) +#define USBFS_HCFG_FSLSS (0x00000004UL) + +/* Bit definition for USBFS_HFIR register */ +#define USBFS_HFIR_FRIVL (0x0000FFFFUL) + +/* Bit definition for USBFS_HFNUM register */ +#define USBFS_HFNUM_FRNUM_POS (0U) +#define USBFS_HFNUM_FRNUM (0x0000FFFFUL) +#define USBFS_HFNUM_FTREM_POS (16U) +#define USBFS_HFNUM_FTREM (0xFFFF0000UL) + +/* Bit definition for USBFS_HPTXSTS register */ +#define USBFS_HPTXSTS_PTXFSAVL_POS (0U) +#define USBFS_HPTXSTS_PTXFSAVL (0x0000FFFFUL) +#define USBFS_HPTXSTS_PTXQSAV_POS (16U) +#define USBFS_HPTXSTS_PTXQSAV (0x00FF0000UL) +#define USBFS_HPTXSTS_PTXQTOP_POS (24U) +#define USBFS_HPTXSTS_PTXQTOP (0xFF000000UL) + +/* Bit definition for USBFS_HAINT register */ +#define USBFS_HAINT_HAINT (0x0000FFFFUL) + +/* Bit definition for USBFS_HAINTMSK register */ +#define USBFS_HAINTMSK_HAINTM (0x0000FFFFUL) + +/* Bit definition for USBFS_HPRT register */ +#define USBFS_HPRT_PCSTS_POS (0U) +#define USBFS_HPRT_PCSTS (0x00000001UL) +#define USBFS_HPRT_PCDET_POS (1U) +#define USBFS_HPRT_PCDET (0x00000002UL) +#define USBFS_HPRT_PENA_POS (2U) +#define USBFS_HPRT_PENA (0x00000004UL) +#define USBFS_HPRT_PENCHNG_POS (3U) +#define USBFS_HPRT_PENCHNG (0x00000008UL) +#define USBFS_HPRT_PRES_POS (6U) +#define USBFS_HPRT_PRES (0x00000040UL) +#define USBFS_HPRT_PSUSP_POS (7U) +#define USBFS_HPRT_PSUSP (0x00000080UL) +#define USBFS_HPRT_PRST_POS (8U) +#define USBFS_HPRT_PRST (0x00000100UL) +#define USBFS_HPRT_PLSTS_POS (10U) +#define USBFS_HPRT_PLSTS (0x00000C00UL) +#define USBFS_HPRT_PWPR_POS (12U) +#define USBFS_HPRT_PWPR (0x00001000UL) +#define USBFS_HPRT_PSPD_POS (17U) +#define USBFS_HPRT_PSPD (0x00060000UL) + +/* Bit definition for USBFS_HCCHAR register */ +#define USBFS_HCCHAR_MPSIZ_POS (0U) +#define USBFS_HCCHAR_MPSIZ (0x000007FFUL) +#define USBFS_HCCHAR_EPNUM_POS (11U) +#define USBFS_HCCHAR_EPNUM (0x00007800UL) +#define USBFS_HCCHAR_EPDIR_POS (15U) +#define USBFS_HCCHAR_EPDIR (0x00008000UL) +#define USBFS_HCCHAR_LSDEV_POS (17U) +#define USBFS_HCCHAR_LSDEV (0x00020000UL) +#define USBFS_HCCHAR_EPTYP_POS (18U) +#define USBFS_HCCHAR_EPTYP (0x000C0000UL) +#define USBFS_HCCHAR_DAD_POS (22U) +#define USBFS_HCCHAR_DAD (0x1FC00000UL) +#define USBFS_HCCHAR_ODDFRM_POS (29U) +#define USBFS_HCCHAR_ODDFRM (0x20000000UL) +#define USBFS_HCCHAR_CHDIS_POS (30U) +#define USBFS_HCCHAR_CHDIS (0x40000000UL) +#define USBFS_HCCHAR_CHENA_POS (31U) +#define USBFS_HCCHAR_CHENA (0x80000000UL) + +/* Bit definition for USBFS_HCINT register */ +#define USBFS_HCINT_XFRC_POS (0U) +#define USBFS_HCINT_XFRC (0x00000001UL) +#define USBFS_HCINT_CHH_POS (1U) +#define USBFS_HCINT_CHH (0x00000002UL) +#define USBFS_HCINT_AHBERR_POS (2U) +#define USBFS_HCINT_AHBERR (0x00000004UL) +#define USBFS_HCINT_STALL_POS (3U) +#define USBFS_HCINT_STALL (0x00000008UL) +#define USBFS_HCINT_NAK_POS (4U) +#define USBFS_HCINT_NAK (0x00000010UL) +#define USBFS_HCINT_ACK_POS (5U) +#define USBFS_HCINT_ACK (0x00000020UL) +#define USBFS_HCINT_TXERR_POS (7U) +#define USBFS_HCINT_TXERR (0x00000080UL) +#define USBFS_HCINT_BBERR_POS (8U) +#define USBFS_HCINT_BBERR (0x00000100UL) +#define USBFS_HCINT_FRMOR_POS (9U) +#define USBFS_HCINT_FRMOR (0x00000200UL) +#define USBFS_HCINT_DTERR_POS (10U) +#define USBFS_HCINT_DTERR (0x00000400UL) + +/* Bit definition for USBFS_HCINTMSK register */ +#define USBFS_HCINTMSK_XFRCM_POS (0U) +#define USBFS_HCINTMSK_XFRCM (0x00000001UL) +#define USBFS_HCINTMSK_CHHM_POS (1U) +#define USBFS_HCINTMSK_CHHM (0x00000002UL) +#define USBFS_HCINTMSK_AHBERRM_POS (2U) +#define USBFS_HCINTMSK_AHBERRM (0x00000004UL) +#define USBFS_HCINTMSK_STALLM_POS (3U) +#define USBFS_HCINTMSK_STALLM (0x00000008UL) +#define USBFS_HCINTMSK_NAKM_POS (4U) +#define USBFS_HCINTMSK_NAKM (0x00000010UL) +#define USBFS_HCINTMSK_ACKM_POS (5U) +#define USBFS_HCINTMSK_ACKM (0x00000020UL) +#define USBFS_HCINTMSK_TXERRM_POS (7U) +#define USBFS_HCINTMSK_TXERRM (0x00000080UL) +#define USBFS_HCINTMSK_BBERRM_POS (8U) +#define USBFS_HCINTMSK_BBERRM (0x00000100UL) +#define USBFS_HCINTMSK_FRMORM_POS (9U) +#define USBFS_HCINTMSK_FRMORM (0x00000200UL) +#define USBFS_HCINTMSK_DTERRM_POS (10U) +#define USBFS_HCINTMSK_DTERRM (0x00000400UL) + +/* Bit definition for USBFS_HCTSIZ register */ +#define USBFS_HCTSIZ_XFRSIZ_POS (0U) +#define USBFS_HCTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBFS_HCTSIZ_PKTCNT_POS (19U) +#define USBFS_HCTSIZ_PKTCNT (0x1FF80000UL) +#define USBFS_HCTSIZ_DPID_POS (29U) +#define USBFS_HCTSIZ_DPID (0x60000000UL) + +/* Bit definition for USBFS_HCDMA register */ +#define USBFS_HCDMA (0xFFFFFFFFUL) + +/* Bit definition for USBFS_DCFG register */ +#define USBFS_DCFG_DSPD_POS (0U) +#define USBFS_DCFG_DSPD (0x00000003UL) +#define USBFS_DCFG_NZLSOHSK_POS (2U) +#define USBFS_DCFG_NZLSOHSK (0x00000004UL) +#define USBFS_DCFG_DAD_POS (4U) +#define USBFS_DCFG_DAD (0x000007F0UL) +#define USBFS_DCFG_PFIVL_POS (11U) +#define USBFS_DCFG_PFIVL (0x00001800UL) + +/* Bit definition for USBFS_DCTL register */ +#define USBFS_DCTL_RWUSIG_POS (0U) +#define USBFS_DCTL_RWUSIG (0x00000001UL) +#define USBFS_DCTL_SDIS_POS (1U) +#define USBFS_DCTL_SDIS (0x00000002UL) +#define USBFS_DCTL_GINSTS_POS (2U) +#define USBFS_DCTL_GINSTS (0x00000004UL) +#define USBFS_DCTL_GONSTS_POS (3U) +#define USBFS_DCTL_GONSTS (0x00000008UL) +#define USBFS_DCTL_SGINAK_POS (7U) +#define USBFS_DCTL_SGINAK (0x00000080UL) +#define USBFS_DCTL_CGINAK_POS (8U) +#define USBFS_DCTL_CGINAK (0x00000100UL) +#define USBFS_DCTL_SGONAK_POS (9U) +#define USBFS_DCTL_SGONAK (0x00000200UL) +#define USBFS_DCTL_CGONAK_POS (10U) +#define USBFS_DCTL_CGONAK (0x00000400UL) +#define USBFS_DCTL_POPRGDNE_POS (11U) +#define USBFS_DCTL_POPRGDNE (0x00000800UL) + +/* Bit definition for USBFS_DSTS register */ +#define USBFS_DSTS_SUSPSTS_POS (0U) +#define USBFS_DSTS_SUSPSTS (0x00000001UL) +#define USBFS_DSTS_ENUMSPD_POS (1U) +#define USBFS_DSTS_ENUMSPD (0x00000006UL) +#define USBFS_DSTS_EERR_POS (3U) +#define USBFS_DSTS_EERR (0x00000008UL) +#define USBFS_DSTS_FNSOF_POS (8U) +#define USBFS_DSTS_FNSOF (0x003FFF00UL) +#define USBFS_DSTS_LNSTS_POS (22U) +#define USBFS_DSTS_LNSTS (0x00C00000UL) + +/* Bit definition for USBFS_DIEPMSK register */ +#define USBFS_DIEPMSK_XFRCM_POS (0U) +#define USBFS_DIEPMSK_XFRCM (0x00000001UL) +#define USBFS_DIEPMSK_EPDM_POS (1U) +#define USBFS_DIEPMSK_EPDM (0x00000002UL) +#define USBFS_DIEPMSK_TOM_POS (3U) +#define USBFS_DIEPMSK_TOM (0x00000008UL) +#define USBFS_DIEPMSK_ITTXFEMSK_POS (4U) +#define USBFS_DIEPMSK_ITTXFEMSK (0x00000010UL) +#define USBFS_DIEPMSK_INEPNMM_POS (5U) +#define USBFS_DIEPMSK_INEPNMM (0x00000020UL) +#define USBFS_DIEPMSK_INEPNEM_POS (6U) +#define USBFS_DIEPMSK_INEPNEM (0x00000040UL) +#define USBFS_DIEPMSK_NAKM_POS (13U) +#define USBFS_DIEPMSK_NAKM (0x00002000UL) + +/* Bit definition for USBFS_DOEPMSK register */ +#define USBFS_DOEPMSK_XFRCM_POS (0U) +#define USBFS_DOEPMSK_XFRCM (0x00000001UL) +#define USBFS_DOEPMSK_EPDM_POS (1U) +#define USBFS_DOEPMSK_EPDM (0x00000002UL) +#define USBFS_DOEPMSK_STUPM_POS (3U) +#define USBFS_DOEPMSK_STUPM (0x00000008UL) +#define USBFS_DOEPMSK_OTEPDM_POS (4U) +#define USBFS_DOEPMSK_OTEPDM (0x00000010UL) + +/* Bit definition for USBFS_DAINT register */ +#define USBFS_DAINT_IEPINT_POS (0U) +#define USBFS_DAINT_IEPINT (0x0000FFFFUL) +#define USBFS_DAINT_OEPINT_POS (16U) +#define USBFS_DAINT_OEPINT (0xFFFF0000UL) + +/* Bit definition for USBFS_DAINTMSK register */ +#define USBFS_DAINTMSK_IEPINTM_POS (0U) +#define USBFS_DAINTMSK_IEPINTM (0x0000FFFFUL) +#define USBFS_DAINTMSK_OEPINTM_POS (16U) +#define USBFS_DAINTMSK_OEPINTM (0xFFFF0000UL) + +/* Bit definition for USBFS_DIEPEMPMSK register */ +#define USBFS_DIEPEMPMSK_INEPTXFEM (0x0000FFFFUL) + +/* Bit definition for USBFS_DIEPCTL0 register */ +#define USBFS_DIEPCTL0_MPSIZ_POS (0U) +#define USBFS_DIEPCTL0_MPSIZ (0x00000003UL) +#define USBFS_DIEPCTL0_USBAEP_POS (15U) +#define USBFS_DIEPCTL0_USBAEP (0x00008000UL) +#define USBFS_DIEPCTL0_NAKSTS_POS (17U) +#define USBFS_DIEPCTL0_NAKSTS (0x00020000UL) +#define USBFS_DIEPCTL0_EPTYP_POS (18U) +#define USBFS_DIEPCTL0_EPTYP (0x000C0000UL) +#define USBFS_DIEPCTL0_STALL_POS (21U) +#define USBFS_DIEPCTL0_STALL (0x00200000UL) +#define USBFS_DIEPCTL0_TXFNUM_POS (22U) +#define USBFS_DIEPCTL0_TXFNUM (0x03C00000UL) +#define USBFS_DIEPCTL0_CNAK_POS (26U) +#define USBFS_DIEPCTL0_CNAK (0x04000000UL) +#define USBFS_DIEPCTL0_SNAK_POS (27U) +#define USBFS_DIEPCTL0_SNAK (0x08000000UL) +#define USBFS_DIEPCTL0_EPDIS_POS (30U) +#define USBFS_DIEPCTL0_EPDIS (0x40000000UL) +#define USBFS_DIEPCTL0_EPENA_POS (31U) +#define USBFS_DIEPCTL0_EPENA (0x80000000UL) + +/* Bit definition for USBFS_DIEPINT register */ +#define USBFS_DIEPINT_XFRC_POS (0U) +#define USBFS_DIEPINT_XFRC (0x00000001UL) +#define USBFS_DIEPINT_EPDISD_POS (1U) +#define USBFS_DIEPINT_EPDISD (0x00000002UL) +#define USBFS_DIEPINT_TOC_POS (3U) +#define USBFS_DIEPINT_TOC (0x00000008UL) +#define USBFS_DIEPINT_TTXFE_POS (4U) +#define USBFS_DIEPINT_TTXFE (0x00000010UL) +#define USBFS_DIEPINT_INEPNE_POS (6U) +#define USBFS_DIEPINT_INEPNE (0x00000040UL) +#define USBFS_DIEPINT_TXFE_POS (7U) +#define USBFS_DIEPINT_TXFE (0x00000080UL) + +/* Bit definition for USBFS_DIEPTSIZ0 register */ +#define USBFS_DIEPTSIZ0_XFRSIZ_POS (0U) +#define USBFS_DIEPTSIZ0_XFRSIZ (0x0000007FUL) +#define USBFS_DIEPTSIZ0_PKTCNT_POS (19U) +#define USBFS_DIEPTSIZ0_PKTCNT (0x00180000UL) + +/* Bit definition for USBFS_DIEPDMA register */ +#define USBFS_DIEPDMA (0xFFFFFFFFUL) + +/* Bit definition for USBFS_DTXFSTS register */ +#define USBFS_DTXFSTS_INEPTFSAV (0x0000FFFFUL) + +/* Bit definition for USBFS_DIEPCTL register */ +#define USBFS_DIEPCTL_MPSIZ_POS (0U) +#define USBFS_DIEPCTL_MPSIZ (0x000007FFUL) +#define USBFS_DIEPCTL_USBAEP_POS (15U) +#define USBFS_DIEPCTL_USBAEP (0x00008000UL) +#define USBFS_DIEPCTL_EONUM_DPID_POS (16U) +#define USBFS_DIEPCTL_EONUM_DPID (0x00010000UL) +#define USBFS_DIEPCTL_NAKSTS_POS (17U) +#define USBFS_DIEPCTL_NAKSTS (0x00020000UL) +#define USBFS_DIEPCTL_EPTYP_POS (18U) +#define USBFS_DIEPCTL_EPTYP (0x000C0000UL) +#define USBFS_DIEPCTL_STALL_POS (21U) +#define USBFS_DIEPCTL_STALL (0x00200000UL) +#define USBFS_DIEPCTL_TXFNUM_POS (22U) +#define USBFS_DIEPCTL_TXFNUM (0x03C00000UL) +#define USBFS_DIEPCTL_CNAK_POS (26U) +#define USBFS_DIEPCTL_CNAK (0x04000000UL) +#define USBFS_DIEPCTL_SNAK_POS (27U) +#define USBFS_DIEPCTL_SNAK (0x08000000UL) +#define USBFS_DIEPCTL_SD0PID_SEVNFRM_POS (28U) +#define USBFS_DIEPCTL_SD0PID_SEVNFRM (0x10000000UL) +#define USBFS_DIEPCTL_SODDFRM_POS (29U) +#define USBFS_DIEPCTL_SODDFRM (0x20000000UL) +#define USBFS_DIEPCTL_EPDIS_POS (30U) +#define USBFS_DIEPCTL_EPDIS (0x40000000UL) +#define USBFS_DIEPCTL_EPENA_POS (31U) +#define USBFS_DIEPCTL_EPENA (0x80000000UL) + +/* Bit definition for USBFS_DIEPTSIZ register */ +#define USBFS_DIEPTSIZ_XFRSIZ_POS (0U) +#define USBFS_DIEPTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBFS_DIEPTSIZ_PKTCNT_POS (19U) +#define USBFS_DIEPTSIZ_PKTCNT (0x1FF80000UL) +#define USBFS_DIEPTSIZ_MCNT_POS (29U) +#define USBFS_DIEPTSIZ_MCNT (0x60000000UL) + +/* Bit definition for USBFS_DOEPCTL0 register */ +#define USBFS_DOEPCTL0_MPSIZ_POS (0U) +#define USBFS_DOEPCTL0_MPSIZ (0x00000003UL) +#define USBFS_DOEPCTL0_USBAEP_POS (15U) +#define USBFS_DOEPCTL0_USBAEP (0x00008000UL) +#define USBFS_DOEPCTL0_NAKSTS_POS (17U) +#define USBFS_DOEPCTL0_NAKSTS (0x00020000UL) +#define USBFS_DOEPCTL0_EPTYP_POS (18U) +#define USBFS_DOEPCTL0_EPTYP (0x000C0000UL) +#define USBFS_DOEPCTL0_SNPM_POS (20U) +#define USBFS_DOEPCTL0_SNPM (0x00100000UL) +#define USBFS_DOEPCTL0_STALL_POS (21U) +#define USBFS_DOEPCTL0_STALL (0x00200000UL) +#define USBFS_DOEPCTL0_CNAK_POS (26U) +#define USBFS_DOEPCTL0_CNAK (0x04000000UL) +#define USBFS_DOEPCTL0_SNAK_POS (27U) +#define USBFS_DOEPCTL0_SNAK (0x08000000UL) +#define USBFS_DOEPCTL0_EPDIS_POS (30U) +#define USBFS_DOEPCTL0_EPDIS (0x40000000UL) +#define USBFS_DOEPCTL0_EPENA_POS (31U) +#define USBFS_DOEPCTL0_EPENA (0x80000000UL) + +/* Bit definition for USBFS_DOEPINT register */ +#define USBFS_DOEPINT_XFRC_POS (0U) +#define USBFS_DOEPINT_XFRC (0x00000001UL) +#define USBFS_DOEPINT_EPDISD_POS (1U) +#define USBFS_DOEPINT_EPDISD (0x00000002UL) +#define USBFS_DOEPINT_STUP_POS (3U) +#define USBFS_DOEPINT_STUP (0x00000008UL) +#define USBFS_DOEPINT_OTEPDIS_POS (4U) +#define USBFS_DOEPINT_OTEPDIS (0x00000010UL) +#define USBFS_DOEPINT_B2BSTUP_POS (6U) +#define USBFS_DOEPINT_B2BSTUP (0x00000040UL) + +/* Bit definition for USBFS_DOEPTSIZ0 register */ +#define USBFS_DOEPTSIZ0_XFRSIZ_POS (0U) +#define USBFS_DOEPTSIZ0_XFRSIZ (0x0000007FUL) +#define USBFS_DOEPTSIZ0_PKTCNT_POS (19U) +#define USBFS_DOEPTSIZ0_PKTCNT (0x00080000UL) +#define USBFS_DOEPTSIZ0_STUPCNT_POS (29U) +#define USBFS_DOEPTSIZ0_STUPCNT (0x60000000UL) + +/* Bit definition for USBFS_DOEPDMA register */ +#define USBFS_DOEPDMA (0xFFFFFFFFUL) + +/* Bit definition for USBFS_DOEPCTL register */ +#define USBFS_DOEPCTL_MPSIZ_POS (0U) +#define USBFS_DOEPCTL_MPSIZ (0x000007FFUL) +#define USBFS_DOEPCTL_USBAEP_POS (15U) +#define USBFS_DOEPCTL_USBAEP (0x00008000UL) +#define USBFS_DOEPCTL_DPID_POS (16U) +#define USBFS_DOEPCTL_DPID (0x00010000UL) +#define USBFS_DOEPCTL_NAKSTS_POS (17U) +#define USBFS_DOEPCTL_NAKSTS (0x00020000UL) +#define USBFS_DOEPCTL_EPTYP_POS (18U) +#define USBFS_DOEPCTL_EPTYP (0x000C0000UL) +#define USBFS_DOEPCTL_SNPM_POS (20U) +#define USBFS_DOEPCTL_SNPM (0x00100000UL) +#define USBFS_DOEPCTL_STALL_POS (21U) +#define USBFS_DOEPCTL_STALL (0x00200000UL) +#define USBFS_DOEPCTL_CNAK_POS (26U) +#define USBFS_DOEPCTL_CNAK (0x04000000UL) +#define USBFS_DOEPCTL_SNAK_POS (27U) +#define USBFS_DOEPCTL_SNAK (0x08000000UL) +#define USBFS_DOEPCTL_SD0PID_POS (28U) +#define USBFS_DOEPCTL_SD0PID (0x10000000UL) +#define USBFS_DOEPCTL_SD1PID_POS (29U) +#define USBFS_DOEPCTL_SD1PID (0x20000000UL) +#define USBFS_DOEPCTL_EPDIS_POS (30U) +#define USBFS_DOEPCTL_EPDIS (0x40000000UL) +#define USBFS_DOEPCTL_EPENA_POS (31U) +#define USBFS_DOEPCTL_EPENA (0x80000000UL) + +/* Bit definition for USBFS_DOEPTSIZ register */ +#define USBFS_DOEPTSIZ_XFRSIZ_POS (0U) +#define USBFS_DOEPTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBFS_DOEPTSIZ_PKTCNT_POS (19U) +#define USBFS_DOEPTSIZ_PKTCNT (0x1FF80000UL) +#define USBFS_DOEPTSIZ_RXDPID_STUPCNT_POS (29U) +#define USBFS_DOEPTSIZ_RXDPID_STUPCNT (0x60000000UL) + +/* Bit definition for USBFS_GCCTL register */ +#define USBFS_GCCTL_STPPCLK_POS (0U) +#define USBFS_GCCTL_STPPCLK (0x00000001UL) +#define USBFS_GCCTL_GATEHCLK_POS (1U) +#define USBFS_GCCTL_GATEHCLK (0x00000002UL) +#define USBFS_GCCTL_ENL1GTG_POS (5U) +#define USBFS_GCCTL_ENL1GTG (0x00000020UL) +#define USBFS_GCCTL_PHYSLEEP_POS (6U) +#define USBFS_GCCTL_PHYSLEEP (0x00000040UL) +#define USBFS_GCCTL_SUSP_POS (7U) +#define USBFS_GCCTL_SUSP (0x00000080UL) + +/******************************************************************************* + Bit definition for Peripheral USBHS +*******************************************************************************/ +/* Bit definition for USBHS_GVBUSCFG register */ +#define USBHS_GVBUSCFG_VBUSOVEN_POS (6U) +#define USBHS_GVBUSCFG_VBUSOVEN (0x00000040UL) +#define USBHS_GVBUSCFG_VBUSVAL_POS (7U) +#define USBHS_GVBUSCFG_VBUSVAL (0x00000080UL) + +/* Bit definition for USBHS_GAHBCFG register */ +#define USBHS_GAHBCFG_GINTMSK_POS (0U) +#define USBHS_GAHBCFG_GINTMSK (0x00000001UL) +#define USBHS_GAHBCFG_HBSTLEN_POS (1U) +#define USBHS_GAHBCFG_HBSTLEN (0x0000001EUL) +#define USBHS_GAHBCFG_DMAEN_POS (5U) +#define USBHS_GAHBCFG_DMAEN (0x00000020UL) +#define USBHS_GAHBCFG_TXFELVL_POS (7U) +#define USBHS_GAHBCFG_TXFELVL (0x00000080UL) +#define USBHS_GAHBCFG_PTXFELVL_POS (8U) +#define USBHS_GAHBCFG_PTXFELVL (0x00000100UL) + +/* Bit definition for USBHS_GUSBCFG register */ +#define USBHS_GUSBCFG_TOCAL_POS (0U) +#define USBHS_GUSBCFG_TOCAL (0x00000007UL) +#define USBHS_GUSBCFG_PHYSEL_POS (6U) +#define USBHS_GUSBCFG_PHYSEL (0x00000040UL) +#define USBHS_GUSBCFG_TRDT_POS (10U) +#define USBHS_GUSBCFG_TRDT (0x00003C00UL) +#define USBHS_GUSBCFG_PHYLPCS_POS (15U) +#define USBHS_GUSBCFG_PHYLPCS (0x00008000UL) +#define USBHS_GUSBCFG_ULFSLS_POS (17U) +#define USBHS_GUSBCFG_ULFSLS (0x00020000UL) +#define USBHS_GUSBCFG_ULPIAR_POS (18U) +#define USBHS_GUSBCFG_ULPIAR (0x00040000UL) +#define USBHS_GUSBCFG_ULPICSM_POS (19U) +#define USBHS_GUSBCFG_ULPICSM (0x00080000UL) +#define USBHS_GUSBCFG_ULPIEVBUSD_POS (20U) +#define USBHS_GUSBCFG_ULPIEVBUSD (0x00100000UL) +#define USBHS_GUSBCFG_ULPIEVBUSI_POS (21U) +#define USBHS_GUSBCFG_ULPIEVBUSI (0x00200000UL) +#define USBHS_GUSBCFG_PCCI_POS (23U) +#define USBHS_GUSBCFG_PCCI (0x00800000UL) +#define USBHS_GUSBCFG_PTCI_POS (24U) +#define USBHS_GUSBCFG_PTCI (0x01000000UL) +#define USBHS_GUSBCFG_ULPIPD_POS (25U) +#define USBHS_GUSBCFG_ULPIPD (0x02000000UL) +#define USBHS_GUSBCFG_FHMOD_POS (29U) +#define USBHS_GUSBCFG_FHMOD (0x20000000UL) +#define USBHS_GUSBCFG_FDMOD_POS (30U) +#define USBHS_GUSBCFG_FDMOD (0x40000000UL) + +/* Bit definition for USBHS_GRSTCTL register */ +#define USBHS_GRSTCTL_CSRST_POS (0U) +#define USBHS_GRSTCTL_CSRST (0x00000001UL) +#define USBHS_GRSTCTL_HSRST_POS (1U) +#define USBHS_GRSTCTL_HSRST (0x00000002UL) +#define USBHS_GRSTCTL_FCRST_POS (2U) +#define USBHS_GRSTCTL_FCRST (0x00000004UL) +#define USBHS_GRSTCTL_RXFFLSH_POS (4U) +#define USBHS_GRSTCTL_RXFFLSH (0x00000010UL) +#define USBHS_GRSTCTL_TXFFLSH_POS (5U) +#define USBHS_GRSTCTL_TXFFLSH (0x00000020UL) +#define USBHS_GRSTCTL_TXFNUM_POS (6U) +#define USBHS_GRSTCTL_TXFNUM (0x000007C0UL) +#define USBHS_GRSTCTL_DMAREQ_POS (30U) +#define USBHS_GRSTCTL_DMAREQ (0x40000000UL) +#define USBHS_GRSTCTL_AHBIDL_POS (31U) +#define USBHS_GRSTCTL_AHBIDL (0x80000000UL) + +/* Bit definition for USBHS_GINTSTS register */ +#define USBHS_GINTSTS_CMOD_POS (0U) +#define USBHS_GINTSTS_CMOD (0x00000001UL) +#define USBHS_GINTSTS_MMIS_POS (1U) +#define USBHS_GINTSTS_MMIS (0x00000002UL) +#define USBHS_GINTSTS_SOF_POS (3U) +#define USBHS_GINTSTS_SOF (0x00000008UL) +#define USBHS_GINTSTS_RXFNE_POS (4U) +#define USBHS_GINTSTS_RXFNE (0x00000010UL) +#define USBHS_GINTSTS_NPTXFE_POS (5U) +#define USBHS_GINTSTS_NPTXFE (0x00000020UL) +#define USBHS_GINTSTS_GINAKEFF_POS (6U) +#define USBHS_GINTSTS_GINAKEFF (0x00000040UL) +#define USBHS_GINTSTS_GONAKEFF_POS (7U) +#define USBHS_GINTSTS_GONAKEFF (0x00000080UL) +#define USBHS_GINTSTS_ESUSP_POS (10U) +#define USBHS_GINTSTS_ESUSP (0x00000400UL) +#define USBHS_GINTSTS_USBSUSP_POS (11U) +#define USBHS_GINTSTS_USBSUSP (0x00000800UL) +#define USBHS_GINTSTS_USBRST_POS (12U) +#define USBHS_GINTSTS_USBRST (0x00001000UL) +#define USBHS_GINTSTS_ENUMDNE_POS (13U) +#define USBHS_GINTSTS_ENUMDNE (0x00002000UL) +#define USBHS_GINTSTS_ISOODRP_POS (14U) +#define USBHS_GINTSTS_ISOODRP (0x00004000UL) +#define USBHS_GINTSTS_EOPF_POS (15U) +#define USBHS_GINTSTS_EOPF (0x00008000UL) +#define USBHS_GINTSTS_IEPINT_POS (18U) +#define USBHS_GINTSTS_IEPINT (0x00040000UL) +#define USBHS_GINTSTS_OEPINT_POS (19U) +#define USBHS_GINTSTS_OEPINT (0x00080000UL) +#define USBHS_GINTSTS_IISOIXFR_POS (20U) +#define USBHS_GINTSTS_IISOIXFR (0x00100000UL) +#define USBHS_GINTSTS_IPXFR_INCOMPISOOUT_POS (21U) +#define USBHS_GINTSTS_IPXFR_INCOMPISOOUT (0x00200000UL) +#define USBHS_GINTSTS_DATAFSUSP_POS (22U) +#define USBHS_GINTSTS_DATAFSUSP (0x00400000UL) +#define USBHS_GINTSTS_HPRTINT_POS (24U) +#define USBHS_GINTSTS_HPRTINT (0x01000000UL) +#define USBHS_GINTSTS_HCINT_POS (25U) +#define USBHS_GINTSTS_HCINT (0x02000000UL) +#define USBHS_GINTSTS_PTXFE_POS (26U) +#define USBHS_GINTSTS_PTXFE (0x04000000UL) +#define USBHS_GINTSTS_LPMINT_POS (27U) +#define USBHS_GINTSTS_LPMINT (0x08000000UL) +#define USBHS_GINTSTS_CIDSCHG_POS (28U) +#define USBHS_GINTSTS_CIDSCHG (0x10000000UL) +#define USBHS_GINTSTS_DISCINT_POS (29U) +#define USBHS_GINTSTS_DISCINT (0x20000000UL) +#define USBHS_GINTSTS_VBUSVINT_POS (30U) +#define USBHS_GINTSTS_VBUSVINT (0x40000000UL) +#define USBHS_GINTSTS_WKUINT_POS (31U) +#define USBHS_GINTSTS_WKUINT (0x80000000UL) + +/* Bit definition for USBHS_GINTMSK register */ +#define USBHS_GINTMSK_MMISM_POS (1U) +#define USBHS_GINTMSK_MMISM (0x00000002UL) +#define USBHS_GINTMSK_SOFM_POS (3U) +#define USBHS_GINTMSK_SOFM (0x00000008UL) +#define USBHS_GINTMSK_RXFNEM_POS (4U) +#define USBHS_GINTMSK_RXFNEM (0x00000010UL) +#define USBHS_GINTMSK_NPTXFEM_POS (5U) +#define USBHS_GINTMSK_NPTXFEM (0x00000020UL) +#define USBHS_GINTMSK_GINAKEFFM_POS (6U) +#define USBHS_GINTMSK_GINAKEFFM (0x00000040UL) +#define USBHS_GINTMSK_GONAKEFFM_POS (7U) +#define USBHS_GINTMSK_GONAKEFFM (0x00000080UL) +#define USBHS_GINTMSK_ESUSPM_POS (10U) +#define USBHS_GINTMSK_ESUSPM (0x00000400UL) +#define USBHS_GINTMSK_USBSUSPM_POS (11U) +#define USBHS_GINTMSK_USBSUSPM (0x00000800UL) +#define USBHS_GINTMSK_USBRSTM_POS (12U) +#define USBHS_GINTMSK_USBRSTM (0x00001000UL) +#define USBHS_GINTMSK_ENUMDNEM_POS (13U) +#define USBHS_GINTMSK_ENUMDNEM (0x00002000UL) +#define USBHS_GINTMSK_ISOODRPM_POS (14U) +#define USBHS_GINTMSK_ISOODRPM (0x00004000UL) +#define USBHS_GINTMSK_EOPFM_POS (15U) +#define USBHS_GINTMSK_EOPFM (0x00008000UL) +#define USBHS_GINTMSK_IEPIM_POS (18U) +#define USBHS_GINTMSK_IEPIM (0x00040000UL) +#define USBHS_GINTMSK_OEPIM_POS (19U) +#define USBHS_GINTMSK_OEPIM (0x00080000UL) +#define USBHS_GINTMSK_IISOIXFRM_POS (20U) +#define USBHS_GINTMSK_IISOIXFRM (0x00100000UL) +#define USBHS_GINTMSK_IPXFRM_INCOMPISOOUTM_POS (21U) +#define USBHS_GINTMSK_IPXFRM_INCOMPISOOUTM (0x00200000UL) +#define USBHS_GINTMSK_DATAFSUSPM_POS (22U) +#define USBHS_GINTMSK_DATAFSUSPM (0x00400000UL) +#define USBHS_GINTMSK_HPRTIM_POS (24U) +#define USBHS_GINTMSK_HPRTIM (0x01000000UL) +#define USBHS_GINTMSK_HCIM_POS (25U) +#define USBHS_GINTMSK_HCIM (0x02000000UL) +#define USBHS_GINTMSK_PTXFEM_POS (26U) +#define USBHS_GINTMSK_PTXFEM (0x04000000UL) +#define USBHS_GINTMSK_LPMINTM_POS (27U) +#define USBHS_GINTMSK_LPMINTM (0x08000000UL) +#define USBHS_GINTMSK_CIDSCHGM_POS (28U) +#define USBHS_GINTMSK_CIDSCHGM (0x10000000UL) +#define USBHS_GINTMSK_DISCIM_POS (29U) +#define USBHS_GINTMSK_DISCIM (0x20000000UL) +#define USBHS_GINTMSK_VBUSVIM_POS (30U) +#define USBHS_GINTMSK_VBUSVIM (0x40000000UL) +#define USBHS_GINTMSK_WKUIM_POS (31U) +#define USBHS_GINTMSK_WKUIM (0x80000000UL) + +/* Bit definition for USBHS_GRXSTSR register */ +#define USBHS_GRXSTSR_CHNUM_EPNUM_POS (0U) +#define USBHS_GRXSTSR_CHNUM_EPNUM (0x0000000FUL) +#define USBHS_GRXSTSR_BCNT_POS (4U) +#define USBHS_GRXSTSR_BCNT (0x00007FF0UL) +#define USBHS_GRXSTSR_DPID_POS (15U) +#define USBHS_GRXSTSR_DPID (0x00018000UL) +#define USBHS_GRXSTSR_PKTSTS_POS (17U) +#define USBHS_GRXSTSR_PKTSTS (0x001E0000UL) + +/* Bit definition for USBHS_GRXSTSP register */ +#define USBHS_GRXSTSP_CHNUM_EPNUM_POS (0U) +#define USBHS_GRXSTSP_CHNUM_EPNUM (0x0000000FUL) +#define USBHS_GRXSTSP_BCNT_POS (4U) +#define USBHS_GRXSTSP_BCNT (0x00007FF0UL) +#define USBHS_GRXSTSP_DPID_POS (15U) +#define USBHS_GRXSTSP_DPID (0x00018000UL) +#define USBHS_GRXSTSP_PKTSTS_POS (17U) +#define USBHS_GRXSTSP_PKTSTS (0x001E0000UL) + +/* Bit definition for USBHS_GRXFSIZ register */ +#define USBHS_GRXFSIZ_RXFD (0x00000FFFUL) + +/* Bit definition for USBHS_HNPTXFSIZ register */ +#define USBHS_HNPTXFSIZ_NPTXFSA_POS (0U) +#define USBHS_HNPTXFSIZ_NPTXFSA (0x0000FFFFUL) +#define USBHS_HNPTXFSIZ_NPTXFD_POS (16U) +#define USBHS_HNPTXFSIZ_NPTXFD (0xFFFF0000UL) + +/* Bit definition for USBHS_HNPTXSTS register */ +#define USBHS_HNPTXSTS_NPTXFSAV_POS (0U) +#define USBHS_HNPTXSTS_NPTXFSAV (0x0000FFFFUL) +#define USBHS_HNPTXSTS_NPTQXSAV_POS (16U) +#define USBHS_HNPTXSTS_NPTQXSAV (0x00FF0000UL) +#define USBHS_HNPTXSTS_NPTXQTOP_POS (24U) +#define USBHS_HNPTXSTS_NPTXQTOP (0x7F000000UL) + +/* Bit definition for USBHS_CID register */ +#define USBHS_CID (0xFFFFFFFFUL) + +/* Bit definition for USBHS_GLPMCFG register */ +#define USBHS_GLPMCFG_LPMEN_POS (0U) +#define USBHS_GLPMCFG_LPMEN (0x00000001UL) +#define USBHS_GLPMCFG_LPMACK_POS (1U) +#define USBHS_GLPMCFG_LPMACK (0x00000002UL) +#define USBHS_GLPMCFG_BSEL_POS (2U) +#define USBHS_GLPMCFG_BSEL (0x0000003CUL) +#define USBHS_GLPMCFG_REMWAKE_POS (6U) +#define USBHS_GLPMCFG_REMWAKE (0x00000040UL) +#define USBHS_GLPMCFG_L1SSEN_POS (7U) +#define USBHS_GLPMCFG_L1SSEN (0x00000080UL) +#define USBHS_GLPMCFG_BESLTHRS_POS (8U) +#define USBHS_GLPMCFG_BESLTHRS (0x00000F00UL) +#define USBHS_GLPMCFG_L1DSEN_POS (12U) +#define USBHS_GLPMCFG_L1DSEN (0x00001000UL) +#define USBHS_GLPMCFG_LPMRSP_POS (13U) +#define USBHS_GLPMCFG_LPMRSP (0x00006000UL) +#define USBHS_GLPMCFG_SLPSTS_POS (15U) +#define USBHS_GLPMCFG_SLPSTS (0x00008000UL) +#define USBHS_GLPMCFG_L1RSMOK_POS (16U) +#define USBHS_GLPMCFG_L1RSMOK (0x00010000UL) +#define USBHS_GLPMCFG_LPMCHIDX_POS (17U) +#define USBHS_GLPMCFG_LPMCHIDX (0x001E0000UL) +#define USBHS_GLPMCFG_LPMRCNT_POS (21U) +#define USBHS_GLPMCFG_LPMRCNT (0x00E00000UL) +#define USBHS_GLPMCFG_SENDLPM_POS (24U) +#define USBHS_GLPMCFG_SENDLPM (0x01000000UL) +#define USBHS_GLPMCFG_LPMRCNTSTS_POS (25U) +#define USBHS_GLPMCFG_LPMRCNTSTS (0x0E000000UL) +#define USBHS_GLPMCFG_ENBSEL_POS (28U) +#define USBHS_GLPMCFG_ENBSEL (0x10000000UL) + +/* Bit definition for USBHS_HPTXFSIZ register */ +#define USBHS_HPTXFSIZ_PTXSA_POS (0U) +#define USBHS_HPTXFSIZ_PTXSA (0x0000FFFFUL) +#define USBHS_HPTXFSIZ_PTXFD_POS (16U) +#define USBHS_HPTXFSIZ_PTXFD (0xFFFF0000UL) + +/* Bit definition for USBHS_DIEPTXF register */ +#define USBHS_DIEPTXF_INEPTXSA_POS (0U) +#define USBHS_DIEPTXF_INEPTXSA (0x0000FFFFUL) +#define USBHS_DIEPTXF_INEPTXFD_POS (16U) +#define USBHS_DIEPTXF_INEPTXFD (0xFFFF0000UL) + +/* Bit definition for USBHS_HCFG register */ +#define USBHS_HCFG_FSLSPCS_POS (0U) +#define USBHS_HCFG_FSLSPCS (0x00000003UL) +#define USBHS_HCFG_FSLSS_POS (2U) +#define USBHS_HCFG_FSLSS (0x00000004UL) + +/* Bit definition for USBHS_HFIR register */ +#define USBHS_HFIR_FRIVL (0x0000FFFFUL) + +/* Bit definition for USBHS_HFNUM register */ +#define USBHS_HFNUM_FRNUM_POS (0U) +#define USBHS_HFNUM_FRNUM (0x0000FFFFUL) +#define USBHS_HFNUM_FTREM_POS (16U) +#define USBHS_HFNUM_FTREM (0xFFFF0000UL) + +/* Bit definition for USBHS_HPTXSTS register */ +#define USBHS_HPTXSTS_PTXFSAVL_POS (0U) +#define USBHS_HPTXSTS_PTXFSAVL (0x0000FFFFUL) +#define USBHS_HPTXSTS_PTXQSAV_POS (16U) +#define USBHS_HPTXSTS_PTXQSAV (0x00FF0000UL) +#define USBHS_HPTXSTS_PTXQTOP_POS (24U) +#define USBHS_HPTXSTS_PTXQTOP (0xFF000000UL) + +/* Bit definition for USBHS_HAINT register */ +#define USBHS_HAINT_HAINT (0x0000FFFFUL) + +/* Bit definition for USBHS_HAINTMSK register */ +#define USBHS_HAINTMSK_HAINTM (0x0000FFFFUL) + +/* Bit definition for USBHS_HPRT register */ +#define USBHS_HPRT_PCSTS_POS (0U) +#define USBHS_HPRT_PCSTS (0x00000001UL) +#define USBHS_HPRT_PCDET_POS (1U) +#define USBHS_HPRT_PCDET (0x00000002UL) +#define USBHS_HPRT_PENA_POS (2U) +#define USBHS_HPRT_PENA (0x00000004UL) +#define USBHS_HPRT_PENCHNG_POS (3U) +#define USBHS_HPRT_PENCHNG (0x00000008UL) +#define USBHS_HPRT_POCA_POS (4U) +#define USBHS_HPRT_POCA (0x00000010UL) +#define USBHS_HPRT_POCCHNG_POS (5U) +#define USBHS_HPRT_POCCHNG (0x00000020UL) +#define USBHS_HPRT_PRES_POS (6U) +#define USBHS_HPRT_PRES (0x00000040UL) +#define USBHS_HPRT_PSUSP_POS (7U) +#define USBHS_HPRT_PSUSP (0x00000080UL) +#define USBHS_HPRT_PRST_POS (8U) +#define USBHS_HPRT_PRST (0x00000100UL) +#define USBHS_HPRT_PLSTS_POS (10U) +#define USBHS_HPRT_PLSTS (0x00000C00UL) +#define USBHS_HPRT_PWPR_POS (12U) +#define USBHS_HPRT_PWPR (0x00001000UL) +#define USBHS_HPRT_PTCTL_POS (13U) +#define USBHS_HPRT_PTCTL (0x0001E000UL) +#define USBHS_HPRT_PSPD_POS (17U) +#define USBHS_HPRT_PSPD (0x00060000UL) + +/* Bit definition for USBHS_HCCHAR register */ +#define USBHS_HCCHAR_MPSIZ_POS (0U) +#define USBHS_HCCHAR_MPSIZ (0x000007FFUL) +#define USBHS_HCCHAR_EPNUM_POS (11U) +#define USBHS_HCCHAR_EPNUM (0x00007800UL) +#define USBHS_HCCHAR_EPDIR_POS (15U) +#define USBHS_HCCHAR_EPDIR (0x00008000UL) +#define USBHS_HCCHAR_LSDEV_POS (17U) +#define USBHS_HCCHAR_LSDEV (0x00020000UL) +#define USBHS_HCCHAR_EPTYP_POS (18U) +#define USBHS_HCCHAR_EPTYP (0x000C0000UL) +#define USBHS_HCCHAR_MC_POS (20U) +#define USBHS_HCCHAR_MC (0x00300000UL) +#define USBHS_HCCHAR_DAD_POS (22U) +#define USBHS_HCCHAR_DAD (0x1FC00000UL) +#define USBHS_HCCHAR_ODDFRM_POS (29U) +#define USBHS_HCCHAR_ODDFRM (0x20000000UL) +#define USBHS_HCCHAR_CHDIS_POS (30U) +#define USBHS_HCCHAR_CHDIS (0x40000000UL) +#define USBHS_HCCHAR_CHENA_POS (31U) +#define USBHS_HCCHAR_CHENA (0x80000000UL) + +/* Bit definition for USBHS_HCSPLT register */ +#define USBHS_HCSPLT_PRTADDR_POS (0U) +#define USBHS_HCSPLT_PRTADDR (0x0000007FUL) +#define USBHS_HCSPLT_HUBADDR_POS (7U) +#define USBHS_HCSPLT_HUBADDR (0x00003F80UL) +#define USBHS_HCSPLT_XACTPOS_POS (14U) +#define USBHS_HCSPLT_XACTPOS (0x0000C000UL) +#define USBHS_HCSPLT_COMPLSPLT_POS (16U) +#define USBHS_HCSPLT_COMPLSPLT (0x00010000UL) +#define USBHS_HCSPLT_SPLITEN_POS (31U) +#define USBHS_HCSPLT_SPLITEN (0x80000000UL) + +/* Bit definition for USBHS_HCINT register */ +#define USBHS_HCINT_XFRC_POS (0U) +#define USBHS_HCINT_XFRC (0x00000001UL) +#define USBHS_HCINT_CHH_POS (1U) +#define USBHS_HCINT_CHH (0x00000002UL) +#define USBHS_HCINT_AHBERR_POS (2U) +#define USBHS_HCINT_AHBERR (0x00000004UL) +#define USBHS_HCINT_STALL_POS (3U) +#define USBHS_HCINT_STALL (0x00000008UL) +#define USBHS_HCINT_NAK_POS (4U) +#define USBHS_HCINT_NAK (0x00000010UL) +#define USBHS_HCINT_ACK_POS (5U) +#define USBHS_HCINT_ACK (0x00000020UL) +#define USBHS_HCINT_NYET_POS (6U) +#define USBHS_HCINT_NYET (0x00000040UL) +#define USBHS_HCINT_TXERR_POS (7U) +#define USBHS_HCINT_TXERR (0x00000080UL) +#define USBHS_HCINT_BBERR_POS (8U) +#define USBHS_HCINT_BBERR (0x00000100UL) +#define USBHS_HCINT_FRMOR_POS (9U) +#define USBHS_HCINT_FRMOR (0x00000200UL) +#define USBHS_HCINT_DTERR_POS (10U) +#define USBHS_HCINT_DTERR (0x00000400UL) + +/* Bit definition for USBHS_HCINTMSK register */ +#define USBHS_HCINTMSK_XFRCM_POS (0U) +#define USBHS_HCINTMSK_XFRCM (0x00000001UL) +#define USBHS_HCINTMSK_CHHM_POS (1U) +#define USBHS_HCINTMSK_CHHM (0x00000002UL) +#define USBHS_HCINTMSK_AHBERRM_POS (2U) +#define USBHS_HCINTMSK_AHBERRM (0x00000004UL) +#define USBHS_HCINTMSK_STALLM_POS (3U) +#define USBHS_HCINTMSK_STALLM (0x00000008UL) +#define USBHS_HCINTMSK_NAKM_POS (4U) +#define USBHS_HCINTMSK_NAKM (0x00000010UL) +#define USBHS_HCINTMSK_ACKM_POS (5U) +#define USBHS_HCINTMSK_ACKM (0x00000020UL) +#define USBHS_HCINTMSK_NYETM_POS (6U) +#define USBHS_HCINTMSK_NYETM (0x00000040UL) +#define USBHS_HCINTMSK_TXERRM_POS (7U) +#define USBHS_HCINTMSK_TXERRM (0x00000080UL) +#define USBHS_HCINTMSK_BBERRM_POS (8U) +#define USBHS_HCINTMSK_BBERRM (0x00000100UL) +#define USBHS_HCINTMSK_FRMORM_POS (9U) +#define USBHS_HCINTMSK_FRMORM (0x00000200UL) +#define USBHS_HCINTMSK_DTERRM_POS (10U) +#define USBHS_HCINTMSK_DTERRM (0x00000400UL) + +/* Bit definition for USBHS_HCTSIZ register */ +#define USBHS_HCTSIZ_XFRSIZ_POS (0U) +#define USBHS_HCTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBHS_HCTSIZ_PKTCNT_POS (19U) +#define USBHS_HCTSIZ_PKTCNT (0x1FF80000UL) +#define USBHS_HCTSIZ_DPID_POS (29U) +#define USBHS_HCTSIZ_DPID (0x60000000UL) +#define USBHS_HCTSIZ_DOPING_POS (31U) +#define USBHS_HCTSIZ_DOPING (0x80000000UL) + +/* Bit definition for USBHS_HCDMA register */ +#define USBHS_HCDMA (0xFFFFFFFFUL) + +/* Bit definition for USBHS_DCFG register */ +#define USBHS_DCFG_DSPD_POS (0U) +#define USBHS_DCFG_DSPD (0x00000003UL) +#define USBHS_DCFG_NZLSOHSK_POS (2U) +#define USBHS_DCFG_NZLSOHSK (0x00000004UL) +#define USBHS_DCFG_DAD_POS (4U) +#define USBHS_DCFG_DAD (0x000007F0UL) +#define USBHS_DCFG_PFIVL_POS (11U) +#define USBHS_DCFG_PFIVL (0x00001800UL) + +/* Bit definition for USBHS_DCTL register */ +#define USBHS_DCTL_RWUSIG_POS (0U) +#define USBHS_DCTL_RWUSIG (0x00000001UL) +#define USBHS_DCTL_SDIS_POS (1U) +#define USBHS_DCTL_SDIS (0x00000002UL) +#define USBHS_DCTL_GINSTS_POS (2U) +#define USBHS_DCTL_GINSTS (0x00000004UL) +#define USBHS_DCTL_GONSTS_POS (3U) +#define USBHS_DCTL_GONSTS (0x00000008UL) +#define USBHS_DCTL_TCTL_POS (4U) +#define USBHS_DCTL_TCTL (0x00000070UL) +#define USBHS_DCTL_SGINAK_POS (7U) +#define USBHS_DCTL_SGINAK (0x00000080UL) +#define USBHS_DCTL_CGINAK_POS (8U) +#define USBHS_DCTL_CGINAK (0x00000100UL) +#define USBHS_DCTL_SGONAK_POS (9U) +#define USBHS_DCTL_SGONAK (0x00000200UL) +#define USBHS_DCTL_CGONAK_POS (10U) +#define USBHS_DCTL_CGONAK (0x00000400UL) +#define USBHS_DCTL_POPRGDNE_POS (11U) +#define USBHS_DCTL_POPRGDNE (0x00000800UL) + +/* Bit definition for USBHS_DSTS register */ +#define USBHS_DSTS_SUSPSTS_POS (0U) +#define USBHS_DSTS_SUSPSTS (0x00000001UL) +#define USBHS_DSTS_ENUMSPD_POS (1U) +#define USBHS_DSTS_ENUMSPD (0x00000006UL) +#define USBHS_DSTS_EERR_POS (3U) +#define USBHS_DSTS_EERR (0x00000008UL) +#define USBHS_DSTS_FNSOF_POS (8U) +#define USBHS_DSTS_FNSOF (0x003FFF00UL) +#define USBHS_DSTS_LNSTS_POS (22U) +#define USBHS_DSTS_LNSTS (0x00C00000UL) + +/* Bit definition for USBHS_DIEPMSK register */ +#define USBHS_DIEPMSK_XFRCM_POS (0U) +#define USBHS_DIEPMSK_XFRCM (0x00000001UL) +#define USBHS_DIEPMSK_EPDM_POS (1U) +#define USBHS_DIEPMSK_EPDM (0x00000002UL) +#define USBHS_DIEPMSK_TOM_POS (3U) +#define USBHS_DIEPMSK_TOM (0x00000008UL) +#define USBHS_DIEPMSK_TTXFEMSK_POS (4U) +#define USBHS_DIEPMSK_TTXFEMSK (0x00000010UL) +#define USBHS_DIEPMSK_INEPNMM_POS (5U) +#define USBHS_DIEPMSK_INEPNMM (0x00000020UL) +#define USBHS_DIEPMSK_INEPNEM_POS (6U) +#define USBHS_DIEPMSK_INEPNEM (0x00000040UL) +#define USBHS_DIEPMSK_TXFURM_POS (8U) +#define USBHS_DIEPMSK_TXFURM (0x00000100UL) +#define USBHS_DIEPMSK_NAKM_POS (13U) +#define USBHS_DIEPMSK_NAKM (0x00002000UL) + +/* Bit definition for USBHS_DOEPMSK register */ +#define USBHS_DOEPMSK_XFRCM_POS (0U) +#define USBHS_DOEPMSK_XFRCM (0x00000001UL) +#define USBHS_DOEPMSK_EPDM_POS (1U) +#define USBHS_DOEPMSK_EPDM (0x00000002UL) +#define USBHS_DOEPMSK_STUPM_POS (3U) +#define USBHS_DOEPMSK_STUPM (0x00000008UL) +#define USBHS_DOEPMSK_OTEPDM_POS (4U) +#define USBHS_DOEPMSK_OTEPDM (0x00000010UL) +#define USBHS_DOEPMSK_B2BSTUP_POS (6U) +#define USBHS_DOEPMSK_B2BSTUP (0x00000040UL) +#define USBHS_DOEPMSK_OPEM_POS (8U) +#define USBHS_DOEPMSK_OPEM (0x00000100UL) +#define USBHS_DOEPMSK_NYETM_POS (14U) +#define USBHS_DOEPMSK_NYETM (0x00004000UL) + +/* Bit definition for USBHS_DAINT register */ +#define USBHS_DAINT_IEPINT_POS (0U) +#define USBHS_DAINT_IEPINT (0x0000FFFFUL) +#define USBHS_DAINT_OEPINT_POS (16U) +#define USBHS_DAINT_OEPINT (0xFFFF0000UL) + +/* Bit definition for USBHS_DAINTMSK register */ +#define USBHS_DAINTMSK_IEPINTM_POS (0U) +#define USBHS_DAINTMSK_IEPINTM (0x0000FFFFUL) +#define USBHS_DAINTMSK_OEPINTM_POS (16U) +#define USBHS_DAINTMSK_OEPINTM (0xFFFF0000UL) + +/* Bit definition for USBHS_DTHRCTL register */ +#define USBHS_DTHRCTL_NONISOTHREN_POS (0U) +#define USBHS_DTHRCTL_NONISOTHREN (0x00000001UL) +#define USBHS_DTHRCTL_ISOTHREN_POS (1U) +#define USBHS_DTHRCTL_ISOTHREN (0x00000002UL) +#define USBHS_DTHRCTL_TXTHRLEN_POS (2U) +#define USBHS_DTHRCTL_TXTHRLEN (0x000007FCUL) +#define USBHS_DTHRCTL_RXTHREN_POS (16U) +#define USBHS_DTHRCTL_RXTHREN (0x00010000UL) +#define USBHS_DTHRCTL_RXTHRLEN_POS (17U) +#define USBHS_DTHRCTL_RXTHRLEN (0x03FE0000UL) +#define USBHS_DTHRCTL_ARPEN_POS (27U) +#define USBHS_DTHRCTL_ARPEN (0x08000000UL) + +/* Bit definition for USBHS_DIEPEMPMSK register */ +#define USBHS_DIEPEMPMSK_INEPTXFEM (0x0000FFFFUL) + +/* Bit definition for USBHS_DEACHINT register */ +#define USBHS_DEACHINT_IEP1INT_POS (1U) +#define USBHS_DEACHINT_IEP1INT (0x00000002UL) +#define USBHS_DEACHINT_OEP1INT_POS (17U) +#define USBHS_DEACHINT_OEP1INT (0x00020000UL) + +/* Bit definition for USBHS_DEACHINTMSK register */ +#define USBHS_DEACHINTMSK_IEP1INTM_POS (1U) +#define USBHS_DEACHINTMSK_IEP1INTM (0x00000002UL) +#define USBHS_DEACHINTMSK_OEP1INTM_POS (17U) +#define USBHS_DEACHINTMSK_OEP1INTM (0x00020000UL) + +/* Bit definition for USBHS_DIEPEACHMSK1 register */ +#define USBHS_DIEPEACHMSK1_XFRCM_POS (0U) +#define USBHS_DIEPEACHMSK1_XFRCM (0x00000001UL) +#define USBHS_DIEPEACHMSK1_EPDM_POS (1U) +#define USBHS_DIEPEACHMSK1_EPDM (0x00000002UL) +#define USBHS_DIEPEACHMSK1_TOM_POS (3U) +#define USBHS_DIEPEACHMSK1_TOM (0x00000008UL) +#define USBHS_DIEPEACHMSK1_TTXFEMSK_POS (4U) +#define USBHS_DIEPEACHMSK1_TTXFEMSK (0x00000010UL) +#define USBHS_DIEPEACHMSK1_INEPNMM_POS (5U) +#define USBHS_DIEPEACHMSK1_INEPNMM (0x00000020UL) +#define USBHS_DIEPEACHMSK1_INEPNEM_POS (6U) +#define USBHS_DIEPEACHMSK1_INEPNEM (0x00000040UL) +#define USBHS_DIEPEACHMSK1_TXFURM_POS (8U) +#define USBHS_DIEPEACHMSK1_TXFURM (0x00000100UL) +#define USBHS_DIEPEACHMSK1_NAKM_POS (13U) +#define USBHS_DIEPEACHMSK1_NAKM (0x00002000UL) + +/* Bit definition for USBHS_DOEPEACHMSK1 register */ +#define USBHS_DOEPEACHMSK1_XFRCM_POS (0U) +#define USBHS_DOEPEACHMSK1_XFRCM (0x00000001UL) +#define USBHS_DOEPEACHMSK1_EPDM_POS (1U) +#define USBHS_DOEPEACHMSK1_EPDM (0x00000002UL) +#define USBHS_DOEPEACHMSK1_STUPM_POS (3U) +#define USBHS_DOEPEACHMSK1_STUPM (0x00000008UL) +#define USBHS_DOEPEACHMSK1_OTEPDM_POS (4U) +#define USBHS_DOEPEACHMSK1_OTEPDM (0x00000010UL) +#define USBHS_DOEPEACHMSK1_B2BSTUP_POS (6U) +#define USBHS_DOEPEACHMSK1_B2BSTUP (0x00000040UL) +#define USBHS_DOEPEACHMSK1_OPEM_POS (8U) +#define USBHS_DOEPEACHMSK1_OPEM (0x00000100UL) +#define USBHS_DOEPEACHMSK1_NYETM_POS (14U) +#define USBHS_DOEPEACHMSK1_NYETM (0x00004000UL) + +/* Bit definition for USBHS_DIEPCTL0 register */ +#define USBHS_DIEPCTL0_MPSIZ_POS (0U) +#define USBHS_DIEPCTL0_MPSIZ (0x00000003UL) +#define USBHS_DIEPCTL0_USBAEP_POS (15U) +#define USBHS_DIEPCTL0_USBAEP (0x00008000UL) +#define USBHS_DIEPCTL0_NAKSTS_POS (17U) +#define USBHS_DIEPCTL0_NAKSTS (0x00020000UL) +#define USBHS_DIEPCTL0_EPTYP_POS (18U) +#define USBHS_DIEPCTL0_EPTYP (0x000C0000UL) +#define USBHS_DIEPCTL0_STALL_POS (21U) +#define USBHS_DIEPCTL0_STALL (0x00200000UL) +#define USBHS_DIEPCTL0_TXFNUM_POS (22U) +#define USBHS_DIEPCTL0_TXFNUM (0x03C00000UL) +#define USBHS_DIEPCTL0_CNAK_POS (26U) +#define USBHS_DIEPCTL0_CNAK (0x04000000UL) +#define USBHS_DIEPCTL0_SNAK_POS (27U) +#define USBHS_DIEPCTL0_SNAK (0x08000000UL) +#define USBHS_DIEPCTL0_EPDIS_POS (30U) +#define USBHS_DIEPCTL0_EPDIS (0x40000000UL) +#define USBHS_DIEPCTL0_EPENA_POS (31U) +#define USBHS_DIEPCTL0_EPENA (0x80000000UL) + +/* Bit definition for USBHS_DIEPINT register */ +#define USBHS_DIEPINT_XFRC_POS (0U) +#define USBHS_DIEPINT_XFRC (0x00000001UL) +#define USBHS_DIEPINT_EPDISD_POS (1U) +#define USBHS_DIEPINT_EPDISD (0x00000002UL) +#define USBHS_DIEPINT_TOC_POS (3U) +#define USBHS_DIEPINT_TOC (0x00000008UL) +#define USBHS_DIEPINT_TTXFE_POS (4U) +#define USBHS_DIEPINT_TTXFE (0x00000010UL) +#define USBHS_DIEPINT_INEPNE_POS (6U) +#define USBHS_DIEPINT_INEPNE (0x00000040UL) +#define USBHS_DIEPINT_TXFE_POS (7U) +#define USBHS_DIEPINT_TXFE (0x00000080UL) +#define USBHS_DIEPINT_TXFIFOUDRN_POS (8U) +#define USBHS_DIEPINT_TXFIFOUDRN (0x00000100UL) +#define USBHS_DIEPINT_PKTDRPSTS_POS (11U) +#define USBHS_DIEPINT_PKTDRPSTS (0x00000800UL) +#define USBHS_DIEPINT_BERR_POS (12U) +#define USBHS_DIEPINT_BERR (0x00001000UL) +#define USBHS_DIEPINT_NAK_POS (13U) +#define USBHS_DIEPINT_NAK (0x00002000UL) + +/* Bit definition for USBHS_DIEPTSIZ0 register */ +#define USBHS_DIEPTSIZ0_XFRSIZ_POS (0U) +#define USBHS_DIEPTSIZ0_XFRSIZ (0x0000007FUL) +#define USBHS_DIEPTSIZ0_PKTCNT_POS (19U) +#define USBHS_DIEPTSIZ0_PKTCNT (0x00180000UL) + +/* Bit definition for USBHS_DIEPDMA register */ +#define USBHS_DIEPDMA (0xFFFFFFFFUL) + +/* Bit definition for USBHS_DTXFSTS register */ +#define USBHS_DTXFSTS_INEPTFSAV (0x0000FFFFUL) + +/* Bit definition for USBHS_DIEPCTL register */ +#define USBHS_DIEPCTL_MPSIZ_POS (0U) +#define USBHS_DIEPCTL_MPSIZ (0x000007FFUL) +#define USBHS_DIEPCTL_USBAEP_POS (15U) +#define USBHS_DIEPCTL_USBAEP (0x00008000UL) +#define USBHS_DIEPCTL_EONUM_DPID_POS (16U) +#define USBHS_DIEPCTL_EONUM_DPID (0x00010000UL) +#define USBHS_DIEPCTL_NAKSTS_POS (17U) +#define USBHS_DIEPCTL_NAKSTS (0x00020000UL) +#define USBHS_DIEPCTL_EPTYP_POS (18U) +#define USBHS_DIEPCTL_EPTYP (0x000C0000UL) +#define USBHS_DIEPCTL_STALL_POS (21U) +#define USBHS_DIEPCTL_STALL (0x00200000UL) +#define USBHS_DIEPCTL_TXFNUM_POS (22U) +#define USBHS_DIEPCTL_TXFNUM (0x03C00000UL) +#define USBHS_DIEPCTL_CNAK_POS (26U) +#define USBHS_DIEPCTL_CNAK (0x04000000UL) +#define USBHS_DIEPCTL_SNAK_POS (27U) +#define USBHS_DIEPCTL_SNAK (0x08000000UL) +#define USBHS_DIEPCTL_SD0PID_SEVNFRM_POS (28U) +#define USBHS_DIEPCTL_SD0PID_SEVNFRM (0x10000000UL) +#define USBHS_DIEPCTL_SODDFRM_POS (29U) +#define USBHS_DIEPCTL_SODDFRM (0x20000000UL) +#define USBHS_DIEPCTL_EPDIS_POS (30U) +#define USBHS_DIEPCTL_EPDIS (0x40000000UL) +#define USBHS_DIEPCTL_EPENA_POS (31U) +#define USBHS_DIEPCTL_EPENA (0x80000000UL) + +/* Bit definition for USBHS_DIEPTSIZ register */ +#define USBHS_DIEPTSIZ_XFRSIZ_POS (0U) +#define USBHS_DIEPTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBHS_DIEPTSIZ_PKTCNT_POS (19U) +#define USBHS_DIEPTSIZ_PKTCNT (0x1FF80000UL) +#define USBHS_DIEPTSIZ_MCNT_POS (29U) +#define USBHS_DIEPTSIZ_MCNT (0x60000000UL) + +/* Bit definition for USBHS_DOEPCTL0 register */ +#define USBHS_DOEPCTL0_MPSIZ_POS (0U) +#define USBHS_DOEPCTL0_MPSIZ (0x00000003UL) +#define USBHS_DOEPCTL0_USBAEP_POS (15U) +#define USBHS_DOEPCTL0_USBAEP (0x00008000UL) +#define USBHS_DOEPCTL0_NAKSTS_POS (17U) +#define USBHS_DOEPCTL0_NAKSTS (0x00020000UL) +#define USBHS_DOEPCTL0_EPTYP_POS (18U) +#define USBHS_DOEPCTL0_EPTYP (0x000C0000UL) +#define USBHS_DOEPCTL0_EPTYP_0 (0x00040000UL) +#define USBHS_DOEPCTL0_EPTYP_1 (0x00080000UL) +#define USBHS_DOEPCTL0_SNPM_POS (20U) +#define USBHS_DOEPCTL0_SNPM (0x00100000UL) +#define USBHS_DOEPCTL0_STALL_POS (21U) +#define USBHS_DOEPCTL0_STALL (0x00200000UL) +#define USBHS_DOEPCTL0_CNAK_POS (26U) +#define USBHS_DOEPCTL0_CNAK (0x04000000UL) +#define USBHS_DOEPCTL0_SNAK_POS (27U) +#define USBHS_DOEPCTL0_SNAK (0x08000000UL) +#define USBHS_DOEPCTL0_EPDIS_POS (30U) +#define USBHS_DOEPCTL0_EPDIS (0x40000000UL) +#define USBHS_DOEPCTL0_EPENA_POS (31U) +#define USBHS_DOEPCTL0_EPENA (0x80000000UL) + +/* Bit definition for USBHS_DOEPINT register */ +#define USBHS_DOEPINT_XFRC_POS (0U) +#define USBHS_DOEPINT_XFRC (0x00000001UL) +#define USBHS_DOEPINT_EPDISD_POS (1U) +#define USBHS_DOEPINT_EPDISD (0x00000002UL) +#define USBHS_DOEPINT_STUP_POS (3U) +#define USBHS_DOEPINT_STUP (0x00000008UL) +#define USBHS_DOEPINT_OTEPDIS_POS (4U) +#define USBHS_DOEPINT_OTEPDIS (0x00000010UL) +#define USBHS_DOEPINT_B2BSTUP_POS (6U) +#define USBHS_DOEPINT_B2BSTUP (0x00000040UL) +#define USBHS_DOEPINT_NYET_POS (14U) +#define USBHS_DOEPINT_NYET (0x00004000UL) + +/* Bit definition for USBHS_DOEPTSIZ0 register */ +#define USBHS_DOEPTSIZ0_XFRSIZ_POS (0U) +#define USBHS_DOEPTSIZ0_XFRSIZ (0x0000007FUL) +#define USBHS_DOEPTSIZ0_PKTCNT_POS (19U) +#define USBHS_DOEPTSIZ0_PKTCNT (0x00080000UL) +#define USBHS_DOEPTSIZ0_STUPCNT_POS (29U) +#define USBHS_DOEPTSIZ0_STUPCNT (0x60000000UL) + +/* Bit definition for USBHS_DOEPDMA register */ +#define USBHS_DOEPDMA (0xFFFFFFFFUL) + +/* Bit definition for USBHS_DOEPCTL register */ +#define USBHS_DOEPCTL_MPSIZ_POS (0U) +#define USBHS_DOEPCTL_MPSIZ (0x000007FFUL) +#define USBHS_DOEPCTL_USBAEP_POS (15U) +#define USBHS_DOEPCTL_USBAEP (0x00008000UL) +#define USBHS_DOEPCTL_DPID_POS (16U) +#define USBHS_DOEPCTL_DPID (0x00010000UL) +#define USBHS_DOEPCTL_NAKSTS_POS (17U) +#define USBHS_DOEPCTL_NAKSTS (0x00020000UL) +#define USBHS_DOEPCTL_EPTYP_POS (18U) +#define USBHS_DOEPCTL_EPTYP (0x000C0000UL) +#define USBHS_DOEPCTL_SNPM_POS (20U) +#define USBHS_DOEPCTL_SNPM (0x00100000UL) +#define USBHS_DOEPCTL_STALL_POS (21U) +#define USBHS_DOEPCTL_STALL (0x00200000UL) +#define USBHS_DOEPCTL_CNAK_POS (26U) +#define USBHS_DOEPCTL_CNAK (0x04000000UL) +#define USBHS_DOEPCTL_SNAK_POS (27U) +#define USBHS_DOEPCTL_SNAK (0x08000000UL) +#define USBHS_DOEPCTL_SD0PID_POS (28U) +#define USBHS_DOEPCTL_SD0PID (0x10000000UL) +#define USBHS_DOEPCTL_SD1PID_POS (29U) +#define USBHS_DOEPCTL_SD1PID (0x20000000UL) +#define USBHS_DOEPCTL_EPDIS_POS (30U) +#define USBHS_DOEPCTL_EPDIS (0x40000000UL) +#define USBHS_DOEPCTL_EPENA_POS (31U) +#define USBHS_DOEPCTL_EPENA (0x80000000UL) + +/* Bit definition for USBHS_DOEPTSIZ register */ +#define USBHS_DOEPTSIZ_XFRSIZ_POS (0U) +#define USBHS_DOEPTSIZ_XFRSIZ (0x0007FFFFUL) +#define USBHS_DOEPTSIZ_PKTCNT_POS (19U) +#define USBHS_DOEPTSIZ_PKTCNT (0x1FF80000UL) +#define USBHS_DOEPTSIZ_RXDPID_STUPCNT_POS (29U) +#define USBHS_DOEPTSIZ_RXDPID_STUPCNT (0x60000000UL) + +/* Bit definition for USBHS_GCCTL register */ +#define USBHS_GCCTL_STPPCLK_POS (0U) +#define USBHS_GCCTL_STPPCLK (0x00000001UL) +#define USBHS_GCCTL_GATEHCLK_POS (1U) +#define USBHS_GCCTL_GATEHCLK (0x00000002UL) +#define USBHS_GCCTL_ENL1GTG_POS (5U) +#define USBHS_GCCTL_ENL1GTG (0x00000020UL) +#define USBHS_GCCTL_PHYSLEEP_POS (6U) +#define USBHS_GCCTL_PHYSLEEP (0x00000040UL) +#define USBHS_GCCTL_SUSP_POS (7U) +#define USBHS_GCCTL_SUSP (0x00000080UL) + +/******************************************************************************* + Bit definition for Peripheral WDT +*******************************************************************************/ +/* Bit definition for WDT_CR register */ +#define WDT_CR_PERI_POS (0U) +#define WDT_CR_PERI (0x00000003UL) +#define WDT_CR_PERI_0 (0x00000001UL) +#define WDT_CR_PERI_1 (0x00000002UL) +#define WDT_CR_CKS_POS (4U) +#define WDT_CR_CKS (0x000000F0UL) +#define WDT_CR_CKS_0 (0x00000010UL) +#define WDT_CR_CKS_1 (0x00000020UL) +#define WDT_CR_CKS_2 (0x00000040UL) +#define WDT_CR_CKS_3 (0x00000080UL) +#define WDT_CR_WDPT_POS (8U) +#define WDT_CR_WDPT (0x00000F00UL) +#define WDT_CR_WDPT_0 (0x00000100UL) +#define WDT_CR_WDPT_1 (0x00000200UL) +#define WDT_CR_WDPT_2 (0x00000400UL) +#define WDT_CR_WDPT_3 (0x00000800UL) +#define WDT_CR_SLPOFF_POS (16U) +#define WDT_CR_SLPOFF (0x00010000UL) +#define WDT_CR_ITS_POS (31U) +#define WDT_CR_ITS (0x80000000UL) + +/* Bit definition for WDT_SR register */ +#define WDT_SR_CNT_POS (0U) +#define WDT_SR_CNT (0x0000FFFFUL) +#define WDT_SR_UDF_POS (16U) +#define WDT_SR_UDF (0x00010000UL) +#define WDT_SR_REF_POS (17U) +#define WDT_SR_REF (0x00020000UL) + +/* Bit definition for WDT_RR register */ +#define WDT_RR_RF (0x0000FFFFUL) + +/******************************************************************************/ +/* Device Specific Registers bit_band structure */ +/******************************************************************************/ + +typedef struct { + __IO uint32_t STRT; + uint32_t RESERVED0[7]; +} stc_adc_str_bit_t; + +typedef struct { + __IO uint32_t MS0; + __IO uint32_t MS1; + uint32_t RESERVED0[2]; + __IO uint32_t ACCSEL0; + __IO uint32_t ACCSEL1; + __IO uint32_t CLREN; + __IO uint32_t DFMT; + uint32_t RESERVED1[8]; +} stc_adc_cr0_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t RSCHSEL; + uint32_t RESERVED1[13]; +} stc_adc_cr1_bit_t; + +typedef struct { + __IO uint32_t TRGSELA0; + __IO uint32_t TRGSELA1; + uint32_t RESERVED0[5]; + __IO uint32_t TRGENA; + __IO uint32_t TRGSELB0; + __IO uint32_t TRGSELB1; + uint32_t RESERVED1[5]; + __IO uint32_t TRGENB; +} stc_adc_trgsr_bit_t; + +typedef struct { + __IO uint32_t EXCHSEL; + uint32_t RESERVED0[7]; +} stc_adc_exchselr_bit_t; + +typedef struct { + __I uint32_t EOCAF; + __I uint32_t EOCBF; + uint32_t RESERVED0[2]; + __I uint32_t SASTPDF; + uint32_t RESERVED1[3]; +} stc_adc_isr_bit_t; + +typedef struct { + __IO uint32_t EOCAIEN; + __IO uint32_t EOCBIEN; + uint32_t RESERVED0[6]; +} stc_adc_icr_bit_t; + +typedef struct { + __IO uint32_t CLREOCAF; + __IO uint32_t CLREOCBF; + uint32_t RESERVED0[2]; + __IO uint32_t CLRSASTPDF; + uint32_t RESERVED1[3]; +} stc_adc_isclrr_bit_t; + +typedef struct { + __IO uint32_t SYNCEN; + uint32_t RESERVED0[3]; + __IO uint32_t SYNCMD0; + __IO uint32_t SYNCMD1; + __IO uint32_t SYNCMD2; + uint32_t RESERVED1[9]; +} stc_adc_synccr_bit_t; + +typedef struct { + __IO uint32_t AWD0EN; + __IO uint32_t AWD0IEN; + __IO uint32_t AWD0MD; + uint32_t RESERVED0[1]; + __IO uint32_t AWD1EN; + __IO uint32_t AWD1IEN; + __IO uint32_t AWD1MD; + uint32_t RESERVED1[1]; + __IO uint32_t AWDCM0; + __IO uint32_t AWDCM1; + uint32_t RESERVED2[6]; +} stc_adc_awdcr_bit_t; + +typedef struct { + __I uint32_t AWD0F; + __I uint32_t AWD1F; + uint32_t RESERVED0[2]; + __I uint32_t AWDCMF; + uint32_t RESERVED1[3]; +} stc_adc_awdsr_bit_t; + +typedef struct { + __IO uint32_t CLRAWD0F; + __IO uint32_t CLRAWD1F; + uint32_t RESERVED0[2]; + __IO uint32_t CLRAWDCMF; + uint32_t RESERVED1[3]; +} stc_adc_awdsclrr_bit_t; + +typedef struct { + __IO uint32_t AWDCH0; + __IO uint32_t AWDCH1; + __IO uint32_t AWDCH2; + __IO uint32_t AWDCH3; + __IO uint32_t AWDCH4; + uint32_t RESERVED0[3]; +} stc_adc_awd0chsr_bit_t; + +typedef struct { + __IO uint32_t START; + __IO uint32_t MODE; + uint32_t RESERVED0[30]; +} stc_aes_cr_bit_t; + +typedef struct { + __O uint32_t STRG; + uint32_t RESERVED0[31]; +} stc_aos_intsfttrg_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_dcu_trgsel_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_dma1_trgsel_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_dma2_trgsel_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_dma_trgselrc_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_tmr6_htssr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_pevnttrgsr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_tmr0_htssr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_tmr2_htssr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_hash_itrgsela_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_hash_itrgselb_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_tmra_htssr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_ots_trg_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_adc1_itrgselr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_adc2_itrgselr_bit_t; + +typedef struct { + uint32_t RESERVED0[30]; + __IO uint32_t COMTRG_EN0; + __IO uint32_t COMTRG_EN1; +} stc_aos_adc3_itrgselr_bit_t; + +typedef struct { + __IO uint32_t NFEN1; + uint32_t RESERVED0[7]; + __IO uint32_t NFEN2; + uint32_t RESERVED1[7]; + __IO uint32_t NFEN3; + uint32_t RESERVED2[7]; + __IO uint32_t NFEN4; + uint32_t RESERVED3[7]; +} stc_aos_pevntnfcr_bit_t; + +typedef struct { + __IO uint32_t BUSOFF; + __I uint32_t TACTIVE; + __I uint32_t RACTIVE; + __IO uint32_t TSSS; + __IO uint32_t TPSS; + __IO uint32_t LBMI; + __IO uint32_t LBME; + __IO uint32_t RESET; +} stc_can_cfg_stat_bit_t; + +typedef struct { + __IO uint32_t TSA; + __IO uint32_t TSALL; + __IO uint32_t TSONE; + __IO uint32_t TPA; + __IO uint32_t TPE; + uint32_t RESERVED0[1]; + __IO uint32_t LOM; + __IO uint32_t TBSEL; +} stc_can_tcmd_bit_t; + +typedef struct { + __I uint32_t TSSTAT0; + __I uint32_t TSSTAT1; + uint32_t RESERVED0[2]; + __IO uint32_t TTTBM; + __IO uint32_t TSMODE; + __IO uint32_t TSNEXT; + __IO uint32_t FD_ISO; +} stc_can_tctrl_bit_t; + +typedef struct { + __I uint32_t RSTAT0; + __I uint32_t RSTAT1; + uint32_t RESERVED0[1]; + __IO uint32_t RBALL; + __IO uint32_t RREL; + __I uint32_t ROV; + __IO uint32_t ROM; + __IO uint32_t SACK; +} stc_can_rctrl_bit_t; + +typedef struct { + __I uint32_t TSFF; + __IO uint32_t EIE; + __IO uint32_t TSIE; + __IO uint32_t TPIE; + __IO uint32_t RAFIE; + __IO uint32_t RFIE; + __IO uint32_t ROIE; + __IO uint32_t RIE; +} stc_can_rtie_bit_t; + +typedef struct { + __IO uint32_t AIF; + __IO uint32_t EIF; + __IO uint32_t TSIF; + __IO uint32_t TPIF; + __IO uint32_t RAFIF; + __IO uint32_t RFIF; + __IO uint32_t ROIF; + __IO uint32_t RIF; +} stc_can_rtif_bit_t; + +typedef struct { + __IO uint32_t BEIF; + __IO uint32_t BEIE; + __IO uint32_t ALIF; + __IO uint32_t ALIE; + __IO uint32_t EPIF; + __IO uint32_t EPIE; + __I uint32_t EPASS; + __I uint32_t EWARN; +} stc_can_errint_bit_t; + +typedef struct { + uint32_t RESERVED0[7]; + __IO uint32_t TDCEN; +} stc_can_tdc_bit_t; + +typedef struct { + uint32_t RESERVED0[5]; + __IO uint32_t SELMASK; + uint32_t RESERVED1[2]; +} stc_can_acfctrl_bit_t; + +typedef struct { + __IO uint32_t AE_1; + __IO uint32_t AE_2; + __IO uint32_t AE_3; + __IO uint32_t AE_4; + __IO uint32_t AE_5; + __IO uint32_t AE_6; + __IO uint32_t AE_7; + __IO uint32_t AE_8; + __IO uint32_t AE_9; + __IO uint32_t AE_10; + __IO uint32_t AE_11; + __IO uint32_t AE_12; + __IO uint32_t AE_13; + __IO uint32_t AE_14; + __IO uint32_t AE_15; + __IO uint32_t AE_16; +} stc_can_acfen_bit_t; + +typedef struct { + uint32_t RESERVED0[29]; + __IO uint32_t AIDE; + __IO uint32_t AIDEE; + uint32_t RESERVED1[1]; +} stc_can_acf_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t TBF; + __IO uint32_t TBE; +} stc_can_tbslot_bit_t; + +typedef struct { + __IO uint32_t TTEN; + __IO uint32_t T_PRESC0; + __IO uint32_t T_PRESC1; + __IO uint32_t TTIF; + __IO uint32_t TTIE; + __IO uint32_t TEIF; + __IO uint32_t WTIF; + __IO uint32_t WTIE; +} stc_can_ttcfg_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __IO uint32_t REF_IDE; +} stc_can_ref_msg_bit_t; + +typedef struct { + uint32_t RESERVED0[8]; + __IO uint32_t TTYPE0; + __IO uint32_t TTYPE1; + __IO uint32_t TTYPE2; + uint32_t RESERVED1[5]; +} stc_can_trg_cfg_bit_t; + +typedef struct { + __IO uint32_t CENB; + __IO uint32_t CWDE; + uint32_t RESERVED0[5]; + __I uint32_t CMON; +} stc_cmp_mdr_bit_t; + +typedef struct { + __IO uint32_t FCKS0; + __IO uint32_t FCKS1; + uint32_t RESERVED0[2]; + __IO uint32_t EDGS0; + __IO uint32_t EDGS1; + __IO uint32_t CIEN; + uint32_t RESERVED1[1]; +} stc_cmp_fir_bit_t; + +typedef struct { + __IO uint32_t COEN; + __IO uint32_t COPS; + __IO uint32_t CPOE; + __IO uint32_t TWOE; + __IO uint32_t TWOL; + uint32_t RESERVED0[3]; +} stc_cmp_ocr_bit_t; + +typedef struct { + __IO uint32_t RVSL0; + __IO uint32_t RVSL1; + __IO uint32_t RVSL2; + __IO uint32_t RVSL3; + __IO uint32_t CVSL0; + __IO uint32_t CVSL1; + __IO uint32_t CVSL2; + __IO uint32_t CVSL3; +} stc_cmp_pmsr_bit_t; + +typedef struct { + __IO uint32_t CTWS0; + __IO uint32_t CTWS1; + __IO uint32_t CTWS2; + __IO uint32_t CTWS3; + __IO uint32_t CTWS4; + __IO uint32_t CTWS5; + __IO uint32_t CTWS6; + __IO uint32_t CTWS7; + __IO uint32_t CTWS8; + __IO uint32_t CTWS9; + __IO uint32_t CTWS10; + __IO uint32_t CTWS11; + __IO uint32_t CTWS12; + __IO uint32_t CTWS13; + __IO uint32_t CTWS14; + __IO uint32_t CTWS15; +} stc_cmp_twsr_bit_t; + +typedef struct { + __IO uint32_t CTWP0; + __IO uint32_t CTWP1; + __IO uint32_t CTWP2; + __IO uint32_t CTWP3; + __IO uint32_t CTWP4; + __IO uint32_t CTWP5; + __IO uint32_t CTWP6; + __IO uint32_t CTWP7; + __IO uint32_t CTWP8; + __IO uint32_t CTWP9; + __IO uint32_t CTWP10; + __IO uint32_t CTWP11; + __IO uint32_t CTWP12; + __IO uint32_t CTWP13; + __IO uint32_t CTWP14; + __IO uint32_t CTWP15; +} stc_cmp_twpr_bit_t; + +typedef struct { + __IO uint32_t P2SL0; + __IO uint32_t P2SL1; + __IO uint32_t P2SL2; + uint32_t RESERVED0[1]; + __IO uint32_t P3SL0; + __IO uint32_t P3SL1; + uint32_t RESERVED1[10]; +} stc_cmp_visr_bit_t; + +typedef struct { + __IO uint32_t XTAL32STP; + uint32_t RESERVED0[7]; +} stc_cmu_xtal32cr_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __IO uint32_t XTAL32IE; + uint32_t RESERVED1[4]; +} stc_cmu_xtal32cfgr_bit_t; + +typedef struct { + __IO uint32_t LRCSTP; + uint32_t RESERVED0[7]; +} stc_cmu_lrccr_bit_t; + +typedef struct { + __IO uint32_t RTCLRCSTP; + uint32_t RESERVED0[7]; +} stc_cmu_rtclrccr_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t XTALMS; + uint32_t RESERVED1[1]; +} stc_cmu_xtalcfgr_bit_t; + +typedef struct { + __IO uint32_t PLLHOFF; + uint32_t RESERVED0[7]; +} stc_cmu_pllhcr_bit_t; + +typedef struct { + __IO uint32_t PLLAOFF; + uint32_t RESERVED0[7]; +} stc_cmu_pllacr_bit_t; + +typedef struct { + __IO uint32_t XTALSTP; + uint32_t RESERVED0[7]; +} stc_cmu_xtalcr_bit_t; + +typedef struct { + __IO uint32_t HRCSTP; + uint32_t RESERVED0[7]; +} stc_cmu_hrccr_bit_t; + +typedef struct { + __IO uint32_t MRCSTP; + uint32_t RESERVED0[7]; +} stc_cmu_mrccr_bit_t; + +typedef struct { + __IO uint32_t HRCSTBF; + uint32_t RESERVED0[2]; + __IO uint32_t XTALSTBF; + uint32_t RESERVED1[1]; + __IO uint32_t PLLHSTBF; + __IO uint32_t PLLASTBF; + uint32_t RESERVED2[1]; +} stc_cmu_oscstbsr_bit_t; + +typedef struct { + uint32_t RESERVED0[7]; + __IO uint32_t MCOEN; +} stc_cmu_mcocfgr_bit_t; + +typedef struct { + uint32_t RESERVED0[7]; + __IO uint32_t TPIUCKOE; +} stc_cmu_tpiuckcfgr_bit_t; + +typedef struct { + __IO uint32_t XTALSTDIE; + __IO uint32_t XTALSTDRE; + __IO uint32_t XTALSTDRIS; + uint32_t RESERVED0[4]; + __IO uint32_t XTALSTDE; +} stc_cmu_xtalstdcr_bit_t; + +typedef struct { + __IO uint32_t XTALSTDF; + uint32_t RESERVED0[7]; +} stc_cmu_xtalstdsr_bit_t; + +typedef struct { + uint32_t RESERVED0[7]; + __IO uint32_t PLLSRC; + uint32_t RESERVED1[24]; +} stc_cmu_pllhcfgr_bit_t; + +typedef struct { + __IO uint32_t CR; + __I uint32_t FLAG; + uint32_t RESERVED0[30]; +} stc_crc_cr_bit_t; + +typedef struct { + __IO uint32_t REFPSC0; + __IO uint32_t REFPSC1; + __IO uint32_t REFPSC2; + uint32_t RESERVED0[1]; + __IO uint32_t REFCKS0; + __IO uint32_t REFCKS1; + __IO uint32_t ERRIE; + __IO uint32_t CTCEN; + uint32_t RESERVED1[24]; +} stc_ctc_cr1_bit_t; + +typedef struct { + __I uint32_t TRIMOK; + __I uint32_t TRMOVF; + __I uint32_t TRMUDF; + __I uint32_t CTCBSY; + uint32_t RESERVED0[28]; +} stc_ctc_str_bit_t; + +typedef struct { + __IO uint32_t DAEN; + __IO uint32_t DA1EN; + __IO uint32_t DA2EN; + uint32_t RESERVED0[5]; + __IO uint32_t ALIGN; + __IO uint32_t DAAMP1; + __IO uint32_t DAAMP2; + __IO uint32_t EXTDSL1; + __IO uint32_t EXTDSL2; + uint32_t RESERVED1[3]; +} stc_dac_dacr_bit_t; + +typedef struct { + __IO uint32_t ADPSL1; + __IO uint32_t ADPSL2; + __IO uint32_t ADPSL3; + uint32_t RESERVED0[5]; + __I uint32_t DA1SF; + __I uint32_t DA2SF; + uint32_t RESERVED1[5]; + __IO uint32_t ADPEN; +} stc_dac_daadpcr_bit_t; + +typedef struct { + uint32_t RESERVED0[14]; + __IO uint32_t DAODIS1; + __IO uint32_t DAODIS2; +} stc_dac_daocr_bit_t; + +typedef struct { + __IO uint32_t MODE0; + __IO uint32_t MODE1; + __IO uint32_t MODE2; + __IO uint32_t MODE3; + __IO uint32_t DATASIZE0; + __IO uint32_t DATASIZE1; + uint32_t RESERVED0[2]; + __IO uint32_t COMP_TRG; + uint32_t RESERVED1[22]; + __IO uint32_t INTEN; +} stc_dcu_ctl_bit_t; + +typedef struct { + __I uint32_t FLAG_OP; + __I uint32_t FLAG_LS2; + __I uint32_t FLAG_EQ2; + __I uint32_t FLAG_GT2; + __I uint32_t FLAG_LS1; + __I uint32_t FLAG_EQ1; + __I uint32_t FLAG_GT1; + uint32_t RESERVED0[2]; + __I uint32_t FLAG_RLD; + __I uint32_t FLAG_BTM; + __I uint32_t FLAG_TOP; + uint32_t RESERVED1[20]; +} stc_dcu_flag_bit_t; + +typedef struct { + __O uint32_t CLR_OP; + __O uint32_t CLR_LS2; + __O uint32_t CLR_EQ2; + __O uint32_t CLR_GT2; + __O uint32_t CLR_LS1; + __O uint32_t CLR_EQ1; + __O uint32_t CLR_GT1; + uint32_t RESERVED0[2]; + __IO uint32_t CLR_RLD; + __IO uint32_t CLR_BTM; + __IO uint32_t CLR_TOP; + uint32_t RESERVED1[20]; +} stc_dcu_flagclr_bit_t; + +typedef struct { + __IO uint32_t INT_OP; + __IO uint32_t INT_LS2; + __IO uint32_t INT_EQ2; + __IO uint32_t INT_GT2; + __IO uint32_t INT_LS1; + __IO uint32_t INT_EQ1; + __IO uint32_t INT_GT1; + __IO uint32_t INT_WIN0; + __IO uint32_t INT_WIN1; + __IO uint32_t INT_RLD; + __IO uint32_t INT_BTM; + __IO uint32_t INT_TOP; + uint32_t RESERVED0[20]; +} stc_dcu_intsel_bit_t; + +typedef struct { + __IO uint32_t EN; + uint32_t RESERVED0[31]; +} stc_dma_en_bit_t; + +typedef struct { + __I uint32_t TRNERR0; + __I uint32_t TRNERR1; + __I uint32_t TRNERR2; + __I uint32_t TRNERR3; + __I uint32_t TRNERR4; + __I uint32_t TRNERR5; + __I uint32_t TRNERR6; + __I uint32_t TRNERR7; + uint32_t RESERVED0[8]; + __I uint32_t REQERR0; + __I uint32_t REQERR1; + __I uint32_t REQERR2; + __I uint32_t REQERR3; + __I uint32_t REQERR4; + __I uint32_t REQERR5; + __I uint32_t REQERR6; + __I uint32_t REQERR7; + uint32_t RESERVED1[8]; +} stc_dma_intstat0_bit_t; + +typedef struct { + __I uint32_t TC0; + __I uint32_t TC1; + __I uint32_t TC2; + __I uint32_t TC3; + __I uint32_t TC4; + __I uint32_t TC5; + __I uint32_t TC6; + __I uint32_t TC7; + uint32_t RESERVED0[8]; + __I uint32_t BTC0; + __I uint32_t BTC1; + __I uint32_t BTC2; + __I uint32_t BTC3; + __I uint32_t BTC4; + __I uint32_t BTC5; + __I uint32_t BTC6; + __I uint32_t BTC7; + uint32_t RESERVED1[8]; +} stc_dma_intstat1_bit_t; + +typedef struct { + __IO uint32_t MSKTRNERR0; + __IO uint32_t MSKTRNERR1; + __IO uint32_t MSKTRNERR2; + __IO uint32_t MSKTRNERR3; + __IO uint32_t MSKTRNERR4; + __IO uint32_t MSKTRNERR5; + __IO uint32_t MSKTRNERR6; + __IO uint32_t MSKTRNERR7; + uint32_t RESERVED0[8]; + __IO uint32_t MSKREQERR0; + __IO uint32_t MSKREQERR1; + __IO uint32_t MSKREQERR2; + __IO uint32_t MSKREQERR3; + __IO uint32_t MSKREQERR4; + __IO uint32_t MSKREQERR5; + __IO uint32_t MSKREQERR6; + __IO uint32_t MSKREQERR7; + uint32_t RESERVED1[8]; +} stc_dma_intmask0_bit_t; + +typedef struct { + __IO uint32_t MSKTC0; + __IO uint32_t MSKTC1; + __IO uint32_t MSKTC2; + __IO uint32_t MSKTC3; + __IO uint32_t MSKTC4; + __IO uint32_t MSKTC5; + __IO uint32_t MSKTC6; + __IO uint32_t MSKTC7; + uint32_t RESERVED0[8]; + __IO uint32_t MSKBTC0; + __IO uint32_t MSKBTC1; + __IO uint32_t MSKBTC2; + __IO uint32_t MSKBTC3; + __IO uint32_t MSKBTC4; + __IO uint32_t MSKBTC5; + __IO uint32_t MSKBTC6; + __IO uint32_t MSKBTC7; + uint32_t RESERVED1[8]; +} stc_dma_intmask1_bit_t; + +typedef struct { + __IO uint32_t CLRTRNERR0; + __IO uint32_t CLRTRNERR1; + __IO uint32_t CLRTRNERR2; + __IO uint32_t CLRTRNERR3; + __IO uint32_t CLRTRNERR4; + __IO uint32_t CLRTRNERR5; + __IO uint32_t CLRTRNERR6; + __IO uint32_t CLRTRNERR7; + uint32_t RESERVED0[8]; + __IO uint32_t CLRREQERR0; + __IO uint32_t CLRREQERR1; + __IO uint32_t CLRREQERR2; + __IO uint32_t CLRREQERR3; + __IO uint32_t CLRREQERR4; + __IO uint32_t CLRREQERR5; + __IO uint32_t CLRREQERR6; + __IO uint32_t CLRREQERR7; + uint32_t RESERVED1[8]; +} stc_dma_intclr0_bit_t; + +typedef struct { + __IO uint32_t CLRTC0; + __IO uint32_t CLRTC1; + __IO uint32_t CLRTC2; + __IO uint32_t CLRTC3; + __IO uint32_t CLRTC4; + __IO uint32_t CLRTC5; + __IO uint32_t CLRTC6; + __IO uint32_t CLRTC7; + uint32_t RESERVED0[8]; + __IO uint32_t CLRBTC0; + __IO uint32_t CLRBTC1; + __IO uint32_t CLRBTC2; + __IO uint32_t CLRBTC3; + __IO uint32_t CLRBTC4; + __IO uint32_t CLRBTC5; + __IO uint32_t CLRBTC6; + __IO uint32_t CLRBTC7; + uint32_t RESERVED1[8]; +} stc_dma_intclr1_bit_t; + +typedef struct { + __IO uint32_t CHEN0; + __IO uint32_t CHEN1; + __IO uint32_t CHEN2; + __IO uint32_t CHEN3; + __IO uint32_t CHEN4; + __IO uint32_t CHEN5; + __IO uint32_t CHEN6; + __IO uint32_t CHEN7; + uint32_t RESERVED0[24]; +} stc_dma_chen_bit_t; + +typedef struct { + __I uint32_t CHREQ0; + __I uint32_t CHREQ1; + __I uint32_t CHREQ2; + __I uint32_t CHREQ3; + __I uint32_t CHREQ4; + __I uint32_t CHREQ5; + __I uint32_t CHREQ6; + __I uint32_t CHREQ7; + uint32_t RESERVED0[7]; + __I uint32_t RCFGREQ; + uint32_t RESERVED1[16]; +} stc_dma_reqstat_bit_t; + +typedef struct { + __I uint32_t DMAACT; + __I uint32_t RCFGACT; + uint32_t RESERVED0[14]; + __I uint32_t CHACT0; + __I uint32_t CHACT1; + __I uint32_t CHACT2; + __I uint32_t CHACT3; + __I uint32_t CHACT4; + __I uint32_t CHACT5; + __I uint32_t CHACT6; + __I uint32_t CHACT7; + uint32_t RESERVED1[8]; +} stc_dma_chstat_bit_t; + +typedef struct { + __IO uint32_t RCFGEN; + __IO uint32_t RCFGLLP; + uint32_t RESERVED0[14]; + __IO uint32_t SARMD0; + __IO uint32_t SARMD1; + __IO uint32_t DARMD0; + __IO uint32_t DARMD1; + __IO uint32_t CNTMD0; + __IO uint32_t CNTMD1; + uint32_t RESERVED1[10]; +} stc_dma_rcfgctl_bit_t; + +typedef struct { + __IO uint32_t CHENCLR0; + __IO uint32_t CHENCLR1; + __IO uint32_t CHENCLR2; + __IO uint32_t CHENCLR3; + __IO uint32_t CHENCLR4; + __IO uint32_t CHENCLR5; + __IO uint32_t CHENCLR6; + __IO uint32_t CHENCLR7; + uint32_t RESERVED0[24]; +} stc_dma_chenclr_bit_t; + +typedef struct { + __IO uint32_t SINC0; + __IO uint32_t SINC1; + __IO uint32_t DINC0; + __IO uint32_t DINC1; + __IO uint32_t SRPTEN; + __IO uint32_t DRPTEN; + __IO uint32_t SNSEQEN; + __IO uint32_t DNSEQEN; + __IO uint32_t HSIZE0; + __IO uint32_t HSIZE1; + __IO uint32_t LLPEN; + __IO uint32_t LLPRUN; + __IO uint32_t IE; + uint32_t RESERVED0[19]; +} stc_dma_chctl_bit_t; + +typedef struct { + __IO uint32_t CAPEN; + __IO uint32_t CAPMD; + __IO uint32_t CROPEN; + __IO uint32_t JPEGEN; + __IO uint32_t SWSYNC; + __IO uint32_t PIXCKSEL; + __IO uint32_t HSYNCSEL; + __IO uint32_t VSYNCSEL; + __IO uint32_t CAPFRC0; + __IO uint32_t CAPFRC1; + __IO uint32_t BITSEL0; + __IO uint32_t BITSEL1; + uint32_t RESERVED0[2]; + __IO uint32_t DVPEN; + uint32_t RESERVED1[17]; +} stc_dvp_ctr_bit_t; + +typedef struct { + __IO uint32_t FSF; + __IO uint32_t LSF; + __IO uint32_t LEF; + __IO uint32_t FEF; + __IO uint32_t SQUERF; + __IO uint32_t FIFOERF; + uint32_t RESERVED0[26]; +} stc_dvp_str_bit_t; + +typedef struct { + __IO uint32_t FSIEN; + __IO uint32_t LSIEN; + __IO uint32_t LEIEN; + __IO uint32_t FEIEN; + __IO uint32_t SQUERIEN; + __IO uint32_t FIFOERIEN; + uint32_t RESERVED0[26]; +} stc_dvp_ier_bit_t; + +typedef struct { + __IO uint32_t F0STP; + __IO uint32_t F1STP; + uint32_t RESERVED0[30]; +} stc_efm_fstp_bit_t; + +typedef struct { + uint32_t RESERVED0[8]; + __IO uint32_t LVM; + uint32_t RESERVED1[7]; + __IO uint32_t ICACHE; + __IO uint32_t DCACHE; + __IO uint32_t PREFETE; + __IO uint32_t CRST; + uint32_t RESERVED2[12]; +} stc_efm_frmc_bit_t; + +typedef struct { + uint32_t RESERVED0[8]; + __IO uint32_t BUSHLDCTL; + uint32_t RESERVED1[7]; + __IO uint32_t KEY1LOCK; + __IO uint32_t KEY2LOCK; + uint32_t RESERVED2[14]; +} stc_efm_fwmc_bit_t; + +typedef struct { + __I uint32_t OTPWERR0; + __I uint32_t PRTWERR0; + __I uint32_t PGSZERR0; + __I uint32_t MISMTCH0; + __I uint32_t OPTEND0; + __I uint32_t COLERR0; + uint32_t RESERVED0[2]; + __I uint32_t RDY0; + uint32_t RESERVED1[8]; + __I uint32_t PRTWERR1; + __I uint32_t PGSZERR1; + __I uint32_t MISMTCH1; + __I uint32_t OPTEND1; + __I uint32_t COLERR1; + uint32_t RESERVED2[2]; + __I uint32_t RDY1; + uint32_t RESERVED3[7]; +} stc_efm_fsr_bit_t; + +typedef struct { + __IO uint32_t OTPWERRCLR0; + __IO uint32_t PRTWERRCLR0; + __IO uint32_t PGSZERRCLR0; + __IO uint32_t MISMTCHCLR0; + __IO uint32_t OPTENDCLR0; + __IO uint32_t COLERRCLR0; + uint32_t RESERVED0[11]; + __IO uint32_t PRTWERRCLR1; + __IO uint32_t PGSZERRCLR1; + __IO uint32_t MISMTCHCLR1; + __IO uint32_t OPTENDCLR1; + __IO uint32_t COLERRCLR1; + uint32_t RESERVED1[10]; +} stc_efm_fsclr_bit_t; + +typedef struct { + __IO uint32_t PEERRITE; + __IO uint32_t OPTENDITE; + __IO uint32_t COLERRITE; + uint32_t RESERVED0[29]; +} stc_efm_fite_bit_t; + +typedef struct { + __I uint32_t FSWP; + uint32_t RESERVED0[31]; +} stc_efm_fswp_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __IO uint32_t EN; +} stc_efm_mmf_remcr_bit_t; + +typedef struct { + __IO uint32_t WLOCK0; + __IO uint32_t WLOCK1; + __IO uint32_t WLOCK2; + __IO uint32_t WLOCK3; + __IO uint32_t WLOCK4; + __IO uint32_t WLOCK5; + __IO uint32_t WLOCK6; + __IO uint32_t WLOCK7; + uint32_t RESERVED0[24]; +} stc_efm_wlock_bit_t; + +typedef struct { + __IO uint32_t F0NWPRT0; + __IO uint32_t F0NWPRT1; + __IO uint32_t F0NWPRT2; + __IO uint32_t F0NWPRT3; + __IO uint32_t F0NWPRT4; + __IO uint32_t F0NWPRT5; + __IO uint32_t F0NWPRT6; + __IO uint32_t F0NWPRT7; + __IO uint32_t F0NWPRT8; + __IO uint32_t F0NWPRT9; + __IO uint32_t F0NWPRT10; + __IO uint32_t F0NWPRT11; + __IO uint32_t F0NWPRT12; + __IO uint32_t F0NWPRT13; + __IO uint32_t F0NWPRT14; + __IO uint32_t F0NWPRT15; + __IO uint32_t F0NWPRT16; + __IO uint32_t F0NWPRT17; + __IO uint32_t F0NWPRT18; + __IO uint32_t F0NWPRT19; + __IO uint32_t F0NWPRT20; + __IO uint32_t F0NWPRT21; + __IO uint32_t F0NWPRT22; + __IO uint32_t F0NWPRT23; + __IO uint32_t F0NWPRT24; + __IO uint32_t F0NWPRT25; + __IO uint32_t F0NWPRT26; + __IO uint32_t F0NWPRT27; + __IO uint32_t F0NWPRT28; + __IO uint32_t F0NWPRT29; + __IO uint32_t F0NWPRT30; + __IO uint32_t F0NWPRT31; +} stc_efm_f0nwprt0_bit_t; + +typedef struct { + __IO uint32_t F0NWPRT32; + __IO uint32_t F0NWPRT33; + __IO uint32_t F0NWPRT34; + __IO uint32_t F0NWPRT35; + __IO uint32_t F0NWPRT36; + __IO uint32_t F0NWPRT37; + __IO uint32_t F0NWPRT38; + __IO uint32_t F0NWPRT39; + __IO uint32_t F0NWPRT40; + __IO uint32_t F0NWPRT41; + __IO uint32_t F0NWPRT42; + __IO uint32_t F0NWPRT43; + __IO uint32_t F0NWPRT44; + __IO uint32_t F0NWPRT45; + __IO uint32_t F0NWPRT46; + __IO uint32_t F0NWPRT47; + __IO uint32_t F0NWPRT48; + __IO uint32_t F0NWPRT49; + __IO uint32_t F0NWPRT50; + __IO uint32_t F0NWPRT51; + __IO uint32_t F0NWPRT52; + __IO uint32_t F0NWPRT53; + __IO uint32_t F0NWPRT54; + __IO uint32_t F0NWPRT55; + __IO uint32_t F0NWPRT56; + __IO uint32_t F0NWPRT57; + __IO uint32_t F0NWPRT58; + __IO uint32_t F0NWPRT59; + __IO uint32_t F0NWPRT60; + __IO uint32_t F0NWPRT61; + __IO uint32_t F0NWPRT62; + __IO uint32_t F0NWPRT63; +} stc_efm_f0nwprt1_bit_t; + +typedef struct { + __IO uint32_t F0NWPRT64; + __IO uint32_t F0NWPRT65; + __IO uint32_t F0NWPRT66; + __IO uint32_t F0NWPRT67; + __IO uint32_t F0NWPRT68; + __IO uint32_t F0NWPRT69; + __IO uint32_t F0NWPRT70; + __IO uint32_t F0NWPRT71; + __IO uint32_t F0NWPRT72; + __IO uint32_t F0NWPRT73; + __IO uint32_t F0NWPRT74; + __IO uint32_t F0NWPRT75; + __IO uint32_t F0NWPRT76; + __IO uint32_t F0NWPRT77; + __IO uint32_t F0NWPRT78; + __IO uint32_t F0NWPRT79; + __IO uint32_t F0NWPRT80; + __IO uint32_t F0NWPRT81; + __IO uint32_t F0NWPRT82; + __IO uint32_t F0NWPRT83; + __IO uint32_t F0NWPRT84; + __IO uint32_t F0NWPRT85; + __IO uint32_t F0NWPRT86; + __IO uint32_t F0NWPRT87; + __IO uint32_t F0NWPRT88; + __IO uint32_t F0NWPRT89; + __IO uint32_t F0NWPRT90; + __IO uint32_t F0NWPRT91; + __IO uint32_t F0NWPRT92; + __IO uint32_t F0NWPRT93; + __IO uint32_t F0NWPRT94; + __IO uint32_t F0NWPRT95; +} stc_efm_f0nwprt2_bit_t; + +typedef struct { + __IO uint32_t F0NWPRT96; + __IO uint32_t F0NWPRT97; + __IO uint32_t F0NWPRT98; + __IO uint32_t F0NWPRT99; + __IO uint32_t F0NWPRT100; + __IO uint32_t F0NWPRT101; + __IO uint32_t F0NWPRT102; + __IO uint32_t F0NWPRT103; + __IO uint32_t F0NWPRT104; + __IO uint32_t F0NWPRT105; + __IO uint32_t F0NWPRT106; + __IO uint32_t F0NWPRT107; + __IO uint32_t F0NWPRT108; + __IO uint32_t F0NWPRT109; + __IO uint32_t F0NWPRT110; + __IO uint32_t F0NWPRT111; + __IO uint32_t F0NWPRT112; + __IO uint32_t F0NWPRT113; + __IO uint32_t F0NWPRT114; + __IO uint32_t F0NWPRT115; + __IO uint32_t F0NWPRT116; + __IO uint32_t F0NWPRT117; + __IO uint32_t F0NWPRT118; + __IO uint32_t F0NWPRT119; + __IO uint32_t F0NWPRT120; + __IO uint32_t F0NWPRT121; + __IO uint32_t F0NWPRT122; + __IO uint32_t F0NWPRT123; + __IO uint32_t F0NWPRT124; + __IO uint32_t F0NWPRT125; + __IO uint32_t F0NWPRT126; + __IO uint32_t F0NWPRT127; +} stc_efm_f0nwprt3_bit_t; + +typedef struct { + __IO uint32_t F1NWPRT0; + __IO uint32_t F1NWPRT1; + __IO uint32_t F1NWPRT2; + __IO uint32_t F1NWPRT3; + __IO uint32_t F1NWPRT4; + __IO uint32_t F1NWPRT5; + __IO uint32_t F1NWPRT6; + __IO uint32_t F1NWPRT7; + __IO uint32_t F1NWPRT8; + __IO uint32_t F1NWPRT9; + __IO uint32_t F1NWPRT10; + __IO uint32_t F1NWPRT11; + __IO uint32_t F1NWPRT12; + __IO uint32_t F1NWPRT13; + __IO uint32_t F1NWPRT14; + __IO uint32_t F1NWPRT15; + __IO uint32_t F1NWPRT16; + __IO uint32_t F1NWPRT17; + __IO uint32_t F1NWPRT18; + __IO uint32_t F1NWPRT19; + __IO uint32_t F1NWPRT20; + __IO uint32_t F1NWPRT21; + __IO uint32_t F1NWPRT22; + __IO uint32_t F1NWPRT23; + __IO uint32_t F1NWPRT24; + __IO uint32_t F1NWPRT25; + __IO uint32_t F1NWPRT26; + __IO uint32_t F1NWPRT27; + __IO uint32_t F1NWPRT28; + __IO uint32_t F1NWPRT29; + __IO uint32_t F1NWPRT30; + __IO uint32_t F1NWPRT31; +} stc_efm_f1nwprt0_bit_t; + +typedef struct { + __IO uint32_t F1NWPRT32; + __IO uint32_t F1NWPRT33; + __IO uint32_t F1NWPRT34; + __IO uint32_t F1NWPRT35; + __IO uint32_t F1NWPRT36; + __IO uint32_t F1NWPRT37; + __IO uint32_t F1NWPRT38; + __IO uint32_t F1NWPRT39; + __IO uint32_t F1NWPRT40; + __IO uint32_t F1NWPRT41; + __IO uint32_t F1NWPRT42; + __IO uint32_t F1NWPRT43; + __IO uint32_t F1NWPRT44; + __IO uint32_t F1NWPRT45; + __IO uint32_t F1NWPRT46; + __IO uint32_t F1NWPRT47; + __IO uint32_t F1NWPRT48; + __IO uint32_t F1NWPRT49; + __IO uint32_t F1NWPRT50; + __IO uint32_t F1NWPRT51; + __IO uint32_t F1NWPRT52; + __IO uint32_t F1NWPRT53; + __IO uint32_t F1NWPRT54; + __IO uint32_t F1NWPRT55; + __IO uint32_t F1NWPRT56; + __IO uint32_t F1NWPRT57; + __IO uint32_t F1NWPRT58; + __IO uint32_t F1NWPRT59; + __IO uint32_t F1NWPRT60; + __IO uint32_t F1NWPRT61; + __IO uint32_t F1NWPRT62; + __IO uint32_t F1NWPRT63; +} stc_efm_f1nwprt1_bit_t; + +typedef struct { + __IO uint32_t F1NWPRT64; + __IO uint32_t F1NWPRT65; + __IO uint32_t F1NWPRT66; + __IO uint32_t F1NWPRT67; + __IO uint32_t F1NWPRT68; + __IO uint32_t F1NWPRT69; + __IO uint32_t F1NWPRT70; + __IO uint32_t F1NWPRT71; + __IO uint32_t F1NWPRT72; + __IO uint32_t F1NWPRT73; + __IO uint32_t F1NWPRT74; + __IO uint32_t F1NWPRT75; + __IO uint32_t F1NWPRT76; + __IO uint32_t F1NWPRT77; + __IO uint32_t F1NWPRT78; + __IO uint32_t F1NWPRT79; + __IO uint32_t F1NWPRT80; + __IO uint32_t F1NWPRT81; + __IO uint32_t F1NWPRT82; + __IO uint32_t F1NWPRT83; + __IO uint32_t F1NWPRT84; + __IO uint32_t F1NWPRT85; + __IO uint32_t F1NWPRT86; + __IO uint32_t F1NWPRT87; + __IO uint32_t F1NWPRT88; + __IO uint32_t F1NWPRT89; + __IO uint32_t F1NWPRT90; + __IO uint32_t F1NWPRT91; + __IO uint32_t F1NWPRT92; + __IO uint32_t F1NWPRT93; + __IO uint32_t F1NWPRT94; + __IO uint32_t F1NWPRT95; +} stc_efm_f1nwprt2_bit_t; + +typedef struct { + __IO uint32_t F1NWPRT96; + __IO uint32_t F1NWPRT97; + __IO uint32_t F1NWPRT98; + __IO uint32_t F1NWPRT99; + __IO uint32_t F1NWPRT100; + __IO uint32_t F1NWPRT101; + __IO uint32_t F1NWPRT102; + __IO uint32_t F1NWPRT103; + __IO uint32_t F1NWPRT104; + __IO uint32_t F1NWPRT105; + __IO uint32_t F1NWPRT106; + __IO uint32_t F1NWPRT107; + __IO uint32_t F1NWPRT108; + __IO uint32_t F1NWPRT109; + __IO uint32_t F1NWPRT110; + __IO uint32_t F1NWPRT111; + __IO uint32_t F1NWPRT112; + __IO uint32_t F1NWPRT113; + __IO uint32_t F1NWPRT114; + __IO uint32_t F1NWPRT115; + __IO uint32_t F1NWPRT116; + __IO uint32_t F1NWPRT117; + __IO uint32_t F1NWPRT118; + __IO uint32_t F1NWPRT119; + __IO uint32_t F1NWPRT120; + __IO uint32_t F1NWPRT121; + __IO uint32_t F1NWPRT122; + __IO uint32_t F1NWPRT123; + __IO uint32_t F1NWPRT124; + __IO uint32_t F1NWPRT125; + __IO uint32_t F1NWPRT126; + __IO uint32_t F1NWPRT127; +} stc_efm_f1nwprt3_bit_t; + +typedef struct { + __IO uint32_t CMPEN0; + __IO uint32_t CMPEN1; + __IO uint32_t CMPEN2; + __IO uint32_t CMPEN3; + __IO uint32_t OSCSTPEN; + __IO uint32_t PWMSEN0; + __IO uint32_t PWMSEN1; + __IO uint32_t PWMSEN2; + __IO uint32_t PWMSEN3; + __IO uint32_t PWMSEN4; + __IO uint32_t PWMSEN5; + __IO uint32_t PWMSEN6; + __IO uint32_t PWMSEN7; + uint32_t RESERVED0[3]; + __IO uint32_t PORTINEN1; + __IO uint32_t PORTINEN2; + __IO uint32_t PORTINEN3; + __IO uint32_t PORTINEN4; + uint32_t RESERVED1[2]; + __IO uint32_t INVSEL1; + __IO uint32_t INVSEL2; + __IO uint32_t INVSEL3; + __IO uint32_t INVSEL4; + uint32_t RESERVED2[6]; +} stc_emb_ctl1_bit_t; + +typedef struct { + __IO uint32_t PWMLV0; + __IO uint32_t PWMLV1; + __IO uint32_t PWMLV2; + __IO uint32_t PWMLV3; + __IO uint32_t PWMLV4; + __IO uint32_t PWMLV5; + __IO uint32_t PWMLV6; + __IO uint32_t PWMLV7; + uint32_t RESERVED0[10]; + __IO uint32_t NFEN1; + uint32_t RESERVED1[2]; + __IO uint32_t NFEN2; + uint32_t RESERVED2[2]; + __IO uint32_t NFEN3; + uint32_t RESERVED3[2]; + __IO uint32_t NFEN4; + uint32_t RESERVED4[4]; +} stc_emb_ctl2_bit_t; + +typedef struct { + __IO uint32_t SOE; + uint32_t RESERVED0[31]; +} stc_emb_soe_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __I uint32_t PWMSF; + __I uint32_t CMPF; + __I uint32_t OSF; + uint32_t RESERVED1[1]; + __I uint32_t PWMST; + __I uint32_t CMPST; + __I uint32_t OSST; + __I uint32_t PORTINF1; + __I uint32_t PORTINF2; + __I uint32_t PORTINF3; + __I uint32_t PORTINF4; + uint32_t RESERVED2[2]; + __I uint32_t PORTINST1; + __I uint32_t PORTINST2; + __I uint32_t PORTINST3; + __I uint32_t PORTINST4; + uint32_t RESERVED3[14]; +} stc_emb_stat_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __O uint32_t PWMSFCLR; + __O uint32_t CMPFCLR; + __O uint32_t OSFCLR; + uint32_t RESERVED1[4]; + __O uint32_t PORTINFCLR1; + __O uint32_t PORTINFCLR2; + __O uint32_t PORTINFCLR3; + __O uint32_t PORTINFCLR4; + uint32_t RESERVED2[20]; +} stc_emb_statclr_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t PWMSINTEN; + __IO uint32_t CMPINTEN; + __IO uint32_t OSINTEN; + uint32_t RESERVED1[4]; + __IO uint32_t PORTINTEN1; + __IO uint32_t PORTINTEN2; + __IO uint32_t PORTINTEN3; + __IO uint32_t PORTINTEN4; + uint32_t RESERVED2[20]; +} stc_emb_inten_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t PWMRSEL; + __IO uint32_t CMPRSEL; + __IO uint32_t OSRSEL; + uint32_t RESERVED1[4]; + __IO uint32_t PORTINRSEL1; + __IO uint32_t PORTINRSEL2; + __IO uint32_t PORTINRSEL3; + __IO uint32_t PORTINRSEL4; + uint32_t RESERVED2[20]; +} stc_emb_rlssel_bit_t; + +typedef struct { + __IO uint32_t IFSEL; + uint32_t RESERVED0[3]; + __IO uint32_t RCKINV; + __IO uint32_t TCKINV; + uint32_t RESERVED1[26]; +} stc_eth_mac_ifconfr_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t RE; + __IO uint32_t TE; + __IO uint32_t DC; + __IO uint32_t BL0; + __IO uint32_t BL1; + __IO uint32_t ACS; + uint32_t RESERVED1[1]; + __IO uint32_t DRTY; + __IO uint32_t IPCO; + __IO uint32_t DM; + __IO uint32_t LM; + __IO uint32_t DO; + __IO uint32_t FES; + uint32_t RESERVED2[1]; + __IO uint32_t DCRS; + __IO uint32_t IFG0; + __IO uint32_t IFG1; + __IO uint32_t IFG2; + uint32_t RESERVED3[2]; + __IO uint32_t MJB; + __IO uint32_t MWD; + uint32_t RESERVED4[1]; + __IO uint32_t CST; + uint32_t RESERVED5[2]; + __IO uint32_t SAIRC0; + __IO uint32_t SAIRC1; + __IO uint32_t SAIRC2; + uint32_t RESERVED6[1]; +} stc_eth_mac_configr_bit_t; + +typedef struct { + __IO uint32_t PR; + __IO uint32_t HUC; + __IO uint32_t HMC; + __IO uint32_t DAIF; + __IO uint32_t PMF; + __IO uint32_t DBF; + __IO uint32_t PCF0; + __IO uint32_t PCF1; + __IO uint32_t SAIF; + __IO uint32_t SAF; + __IO uint32_t HPF; + uint32_t RESERVED0[5]; + __IO uint32_t VTFE; + uint32_t RESERVED1[3]; + __IO uint32_t IPFE; + __IO uint32_t DNTU; + uint32_t RESERVED2[9]; + __IO uint32_t RA; +} stc_eth_mac_fltctlr_bit_t; + +typedef struct { + __IO uint32_t SMIB; + __IO uint32_t SMIW; + __IO uint32_t SMIC0; + __IO uint32_t SMIC1; + __IO uint32_t SMIC2; + __IO uint32_t SMIC3; + __IO uint32_t SMIR0; + __IO uint32_t SMIR1; + __IO uint32_t SMIR2; + __IO uint32_t SMIR3; + __IO uint32_t SMIR4; + __IO uint32_t SMIA0; + __IO uint32_t SMIA1; + __IO uint32_t SMIA2; + __IO uint32_t SMIA3; + __IO uint32_t SMIA4; + uint32_t RESERVED0[16]; +} stc_eth_mac_smiaddr_bit_t; + +typedef struct { + __IO uint32_t FCA_BPA; + __IO uint32_t TFE; + __IO uint32_t RFE; + __IO uint32_t UNP; + __IO uint32_t PLT0; + __IO uint32_t PLT1; + uint32_t RESERVED0[1]; + __IO uint32_t DZPQ; + uint32_t RESERVED1[24]; +} stc_eth_mac_floctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __IO uint32_t VTAL; + __IO uint32_t VTIM; + uint32_t RESERVED1[1]; + __IO uint32_t VTHM; + uint32_t RESERVED2[12]; +} stc_eth_mac_vtafltr_bit_t; + +typedef struct { + __I uint32_t MREA; + __I uint32_t MRS0; + __I uint32_t MRS1; + uint32_t RESERVED0[1]; + __I uint32_t RFWA; + __I uint32_t RFRS0; + __I uint32_t RFRS1; + uint32_t RESERVED1[1]; + __I uint32_t RFFL0; + __I uint32_t RFFL1; + uint32_t RESERVED2[6]; + __I uint32_t MTEA; + __I uint32_t MTS0; + __I uint32_t MTS1; + __I uint32_t MTP; + __I uint32_t TFRS0; + __I uint32_t TFRS1; + __I uint32_t TFWA; + uint32_t RESERVED3[1]; + __I uint32_t TFNE; + __I uint32_t TFF; + uint32_t RESERVED4[6]; +} stc_eth_mac_macstsr_bit_t; + +typedef struct { + __IO uint32_t PWDN; + __IO uint32_t MPEN; + __IO uint32_t WKEN; + uint32_t RESERVED0[2]; + __I uint32_t MPFR; + __I uint32_t WKFR; + uint32_t RESERVED1[2]; + __IO uint32_t GLUB; + __IO uint32_t RTWKTR; + uint32_t RESERVED2[13]; + __I uint32_t RTWKPT0; + __I uint32_t RTWKPT1; + __I uint32_t RTWKPT2; + uint32_t RESERVED3[4]; + __IO uint32_t RTWKFR; +} stc_eth_mac_pmtctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __I uint32_t PMTIS; + __I uint32_t MMCIS; + __I uint32_t MMCRXIS; + __I uint32_t MMCTXIS; + uint32_t RESERVED1[2]; + __I uint32_t TSPIS; + uint32_t RESERVED2[22]; +} stc_eth_mac_intstsr_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __IO uint32_t PMTIM; + uint32_t RESERVED1[5]; + __IO uint32_t TSPIM; + uint32_t RESERVED2[22]; +} stc_eth_mac_intmskr_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __I uint32_t AE0; +} stc_eth_mac_macadhr0_bit_t; + +typedef struct { + uint32_t RESERVED0[24]; + __IO uint32_t MBC10; + __IO uint32_t MBC11; + __IO uint32_t MBC12; + __IO uint32_t MBC13; + __IO uint32_t MBC14; + __IO uint32_t MBC15; + __IO uint32_t SA1; + __IO uint32_t AE1; +} stc_eth_mac_macadhr1_bit_t; + +typedef struct { + uint32_t RESERVED0[24]; + __IO uint32_t MBC20; + __IO uint32_t MBC21; + __IO uint32_t MBC22; + __IO uint32_t MBC23; + __IO uint32_t MBC24; + __IO uint32_t MBC25; + __IO uint32_t SA2; + __IO uint32_t AE2; +} stc_eth_mac_macadhr2_bit_t; + +typedef struct { + uint32_t RESERVED0[24]; + __IO uint32_t MBC30; + __IO uint32_t MBC31; + __IO uint32_t MBC32; + __IO uint32_t MBC33; + __IO uint32_t MBC34; + __IO uint32_t MBC35; + __IO uint32_t SA3; + __IO uint32_t AE3; +} stc_eth_mac_macadhr3_bit_t; + +typedef struct { + uint32_t RESERVED0[24]; + __IO uint32_t MBC40; + __IO uint32_t MBC41; + __IO uint32_t MBC42; + __IO uint32_t MBC43; + __IO uint32_t MBC44; + __IO uint32_t MBC45; + __IO uint32_t SA4; + __IO uint32_t AE4; +} stc_eth_mac_macadhr4_bit_t; + +typedef struct { + __IO uint32_t CRST; + __IO uint32_t COS; + __IO uint32_t ROR; + __IO uint32_t MCF; + __IO uint32_t MCPSET; + __IO uint32_t MCPSEL; + uint32_t RESERVED0[26]; +} stc_eth_mmc_mmcctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __I uint32_t RXBGIS; + __I uint32_t RXMGIS; + __I uint32_t RXCEIS; + __I uint32_t RXAEIS; + __I uint32_t RXREIS; + uint32_t RESERVED1[9]; + __I uint32_t RXUGIS; + __I uint32_t RXLEIS; + __I uint32_t RXOEIS; + uint32_t RESERVED2[12]; +} stc_eth_mmc_revstsr_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __I uint32_t TXBGIS; + __I uint32_t TXMGIS; + uint32_t RESERVED1[12]; + __I uint32_t TXDEEIS; + __I uint32_t TXLCEIS; + __I uint32_t TXECEIS; + __I uint32_t TXCAEIS; + uint32_t RESERVED2[1]; + __I uint32_t TXUGIS; + __I uint32_t TXEDEIS; + uint32_t RESERVED3[9]; +} stc_eth_mmc_trsstsr_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __IO uint32_t RXBGIM; + __IO uint32_t RXMGIM; + __IO uint32_t RXCEIM; + __IO uint32_t RXAEIM; + __IO uint32_t RXREIM; + uint32_t RESERVED1[9]; + __IO uint32_t RXUGIM; + __IO uint32_t RXLEIM; + __IO uint32_t RXOEIM; + uint32_t RESERVED2[12]; +} stc_eth_mmc_ritctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t TXBGIM; + __IO uint32_t TXMGIM; + uint32_t RESERVED1[12]; + __IO uint32_t TXDEEIM; + __IO uint32_t TXLCEIM; + __IO uint32_t TXECEIM; + __IO uint32_t TXCAEIM; + uint32_t RESERVED2[1]; + __IO uint32_t TXUGIM; + __IO uint32_t TXEDEIM; + uint32_t RESERVED3[9]; +} stc_eth_mmc_titctlr_bit_t; + +typedef struct { + __IO uint32_t L3PEN; + uint32_t RESERVED0[1]; + __IO uint32_t L3SAM; + __IO uint32_t L3SAIM; + __IO uint32_t L3DAM; + __IO uint32_t L3DAIM; + __IO uint32_t L3HSBM0; + __IO uint32_t L3HSBM1; + __IO uint32_t L3HSBM2; + __IO uint32_t L3HSBM3; + __IO uint32_t L3HSBM4; + __IO uint32_t L3HDBM0; + __IO uint32_t L3HDBM1; + __IO uint32_t L3HDBM2; + __IO uint32_t L3HDBM3; + __IO uint32_t L3HDBM4; + __IO uint32_t L4PEN; + uint32_t RESERVED1[1]; + __IO uint32_t L4SPM; + __IO uint32_t L4SPIM; + __IO uint32_t L4DPM; + __IO uint32_t L4DPIM; + uint32_t RESERVED2[10]; +} stc_eth_mac_l34ctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __IO uint32_t VLANC0; + __IO uint32_t VLANC1; + __IO uint32_t VLANS; + uint32_t RESERVED1[13]; +} stc_eth_mac_vtactlr_bit_t; + +typedef struct { + __IO uint32_t TSPEN; + __IO uint32_t TSPUPSEL; + __IO uint32_t TSPINI; + __IO uint32_t TSPUP; + __IO uint32_t TSPINT; + __IO uint32_t TSPADUP; + uint32_t RESERVED0[2]; + __IO uint32_t TSPEALL; + __IO uint32_t TSPSSR; + __IO uint32_t TSPVER; + __IO uint32_t TSPOVETH; + __IO uint32_t TSPOVIPV6; + __IO uint32_t TSPOVIPV4; + __IO uint32_t TSPMTSEL0; + __IO uint32_t TSPMTSEL1; + __IO uint32_t TSPMTSEL2; + __IO uint32_t TSPMTSEL3; + __IO uint32_t TSPADF; + uint32_t RESERVED1[13]; +} stc_eth_ptp_tspctlr_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __IO uint32_t TSPUPNS; +} stc_eth_ptp_tmunser_bit_t; + +typedef struct { + __I uint32_t TSOVF; + __I uint32_t TSTAR0; + uint32_t RESERVED0[1]; + __I uint32_t TSERR0; + __I uint32_t TSTAR1; + __I uint32_t TSERR1; + uint32_t RESERVED1[26]; +} stc_eth_ptp_tspstsr_bit_t; + +typedef struct { + __IO uint32_t PPSFRE00; + __IO uint32_t PPSFRE01; + __IO uint32_t PPSFRE02; + __IO uint32_t PPSFRE03; + __IO uint32_t PPSOMD; + __IO uint32_t TT0SEL0; + __IO uint32_t TT0SEL1; + uint32_t RESERVED0[1]; + __IO uint32_t PPSFRE10; + __IO uint32_t PPSFRE11; + __IO uint32_t PPSFRE12; + uint32_t RESERVED1[2]; + __IO uint32_t TT1SEL0; + __IO uint32_t TT1SEL1; + uint32_t RESERVED2[17]; +} stc_eth_ptp_ppsctlr_bit_t; + +typedef struct { + __IO uint32_t SWR; + __IO uint32_t DMAA; + __IO uint32_t DSL0; + __IO uint32_t DSL1; + __IO uint32_t DSL2; + __IO uint32_t DSL3; + __IO uint32_t DSL4; + __IO uint32_t DSEN; + __IO uint32_t TPBL0; + __IO uint32_t TPBL1; + __IO uint32_t TPBL2; + __IO uint32_t TPBL3; + __IO uint32_t TPBL4; + __IO uint32_t TPBL5; + __IO uint32_t PRAT0; + __IO uint32_t PRAT1; + __IO uint32_t FBST; + __IO uint32_t RPBL0; + __IO uint32_t RPBL1; + __IO uint32_t RPBL2; + __IO uint32_t RPBL3; + __IO uint32_t RPBL4; + __IO uint32_t RPBL5; + __IO uint32_t SPBL; + __IO uint32_t M8PBL; + __IO uint32_t AAL; + __IO uint32_t MBST; + __IO uint32_t TXPR; + uint32_t RESERVED0[4]; +} stc_eth_dma_busmodr_bit_t; + +typedef struct { + __IO uint32_t TIS; + __IO uint32_t TSS; + __IO uint32_t TUS; + __IO uint32_t TJS; + __IO uint32_t OVS; + __IO uint32_t UNS; + __IO uint32_t RIS; + __IO uint32_t RUS; + __IO uint32_t RSS; + __IO uint32_t RWS; + __IO uint32_t ETS; + uint32_t RESERVED0[2]; + __IO uint32_t FBS; + __IO uint32_t ERS; + __IO uint32_t AIS; + __IO uint32_t NIS; + __I uint32_t RSTS0; + __I uint32_t RSTS1; + __I uint32_t RSTS2; + __I uint32_t TSTS0; + __I uint32_t TSTS1; + __I uint32_t TSTS2; + __I uint32_t EBUS0; + __I uint32_t EBUS1; + __I uint32_t EBUS2; + uint32_t RESERVED1[1]; + __I uint32_t MMCS; + __I uint32_t PMTS; + __I uint32_t PTPS; + uint32_t RESERVED2[2]; +} stc_eth_dma_dmastsr_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t STR; + __IO uint32_t OSF; + __IO uint32_t RTC0; + __IO uint32_t RTC1; + __IO uint32_t DGF; + __IO uint32_t FUF; + __IO uint32_t FEF; + uint32_t RESERVED1[5]; + __IO uint32_t STT; + __IO uint32_t TTC0; + __IO uint32_t TTC1; + __IO uint32_t TTC2; + uint32_t RESERVED2[3]; + __IO uint32_t FTF; + __IO uint32_t TSF; + uint32_t RESERVED3[2]; + __IO uint32_t DFRF; + __IO uint32_t RSF; + __IO uint32_t DTCOE; + uint32_t RESERVED4[5]; +} stc_eth_dma_oprmodr_bit_t; + +typedef struct { + __IO uint32_t TIE; + __IO uint32_t TSE; + __IO uint32_t TUE; + __IO uint32_t TJE; + __IO uint32_t OVE; + __IO uint32_t UNE; + __IO uint32_t RIE; + __IO uint32_t RUE; + __IO uint32_t RSE; + __IO uint32_t RWE; + __IO uint32_t ETE; + uint32_t RESERVED0[2]; + __IO uint32_t FBE; + __IO uint32_t ERE; + __IO uint32_t AIE; + __IO uint32_t NIE; + uint32_t RESERVED1[15]; +} stc_eth_dma_intenar_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __I uint32_t UNAOVF; + uint32_t RESERVED1[11]; + __I uint32_t OVFOVF; + uint32_t RESERVED2[3]; +} stc_eth_dma_rfrcntr_bit_t; + +typedef struct { + __IO uint32_t START; + uint32_t RESERVED0[31]; +} stc_fcm_str_bit_t; + +typedef struct { + uint32_t RESERVED0[7]; + __IO uint32_t INEXS; + __IO uint32_t DNFS0; + __IO uint32_t DNFS1; + uint32_t RESERVED1[2]; + __IO uint32_t EDGES0; + __IO uint32_t EDGES1; + uint32_t RESERVED2[1]; + __IO uint32_t EXREFE; + uint32_t RESERVED3[16]; +} stc_fcm_rccr_bit_t; + +typedef struct { + __IO uint32_t ERRIE; + __IO uint32_t MENDIE; + __IO uint32_t OVFIE; + uint32_t RESERVED0[1]; + __IO uint32_t ERRINTRS; + uint32_t RESERVED1[2]; + __IO uint32_t ERRE; + uint32_t RESERVED2[24]; +} stc_fcm_rier_bit_t; + +typedef struct { + __I uint32_t ERRF; + __I uint32_t MENDF; + __I uint32_t OVF; + uint32_t RESERVED0[29]; +} stc_fcm_sr_bit_t; + +typedef struct { + __O uint32_t ERRFCLR; + __O uint32_t MENDFCLR; + __O uint32_t OVFCLR; + uint32_t RESERVED0[29]; +} stc_fcm_clr_bit_t; + +typedef struct { + __IO uint32_t FMACEN; + uint32_t RESERVED0[31]; +} stc_fmac_enr_bit_t; + +typedef struct { + __IO uint32_t INTEN; + uint32_t RESERVED0[31]; +} stc_fmac_ier_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __IO uint32_t READY; +} stc_fmac_str_bit_t; + +typedef struct { + __I uint32_t PIN00; + __I uint32_t PIN01; + __I uint32_t PIN02; + __I uint32_t PIN03; + __I uint32_t PIN04; + __I uint32_t PIN05; + __I uint32_t PIN06; + __I uint32_t PIN07; + __I uint32_t PIN08; + __I uint32_t PIN09; + __I uint32_t PIN10; + __I uint32_t PIN11; + __I uint32_t PIN12; + __I uint32_t PIN13; + __I uint32_t PIN14; + __I uint32_t PIN15; +} stc_gpio_pidr_bit_t; + +typedef struct { + __IO uint32_t POUT00; + __IO uint32_t POUT01; + __IO uint32_t POUT02; + __IO uint32_t POUT03; + __IO uint32_t POUT04; + __IO uint32_t POUT05; + __IO uint32_t POUT06; + __IO uint32_t POUT07; + __IO uint32_t POUT08; + __IO uint32_t POUT09; + __IO uint32_t POUT10; + __IO uint32_t POUT11; + __IO uint32_t POUT12; + __IO uint32_t POUT13; + __IO uint32_t POUT14; + __IO uint32_t POUT15; +} stc_gpio_podr_bit_t; + +typedef struct { + __IO uint32_t POUTE00; + __IO uint32_t POUTE01; + __IO uint32_t POUTE02; + __IO uint32_t POUTE03; + __IO uint32_t POUTE04; + __IO uint32_t POUTE05; + __IO uint32_t POUTE06; + __IO uint32_t POUTE07; + __IO uint32_t POUTE08; + __IO uint32_t POUTE09; + __IO uint32_t POUTE10; + __IO uint32_t POUTE11; + __IO uint32_t POUTE12; + __IO uint32_t POUTE13; + __IO uint32_t POUTE14; + __IO uint32_t POUTE15; +} stc_gpio_poer_bit_t; + +typedef struct { + __O uint32_t POS00; + __O uint32_t POS01; + __O uint32_t POS02; + __O uint32_t POS03; + __O uint32_t POS04; + __O uint32_t POS05; + __O uint32_t POS06; + __O uint32_t POS07; + __O uint32_t POS08; + __O uint32_t POS09; + __O uint32_t POS10; + __O uint32_t POS11; + __O uint32_t POS12; + __O uint32_t POS13; + __O uint32_t POS14; + __O uint32_t POS15; +} stc_gpio_posr_bit_t; + +typedef struct { + __O uint32_t POR00; + __O uint32_t POR01; + __O uint32_t POR02; + __O uint32_t POR03; + __O uint32_t POR04; + __O uint32_t POR05; + __O uint32_t POR06; + __O uint32_t POR07; + __O uint32_t POR08; + __O uint32_t POR09; + __O uint32_t POR10; + __O uint32_t POR11; + __O uint32_t POR12; + __O uint32_t POR13; + __O uint32_t POR14; + __O uint32_t POR15; +} stc_gpio_porr_bit_t; + +typedef struct { + __O uint32_t POT00; + __O uint32_t POT01; + __O uint32_t POT02; + __O uint32_t POT03; + __O uint32_t POT04; + __O uint32_t POT05; + __O uint32_t POT06; + __O uint32_t POT07; + __O uint32_t POT08; + __O uint32_t POT09; + __O uint32_t POT10; + __O uint32_t POT11; + __O uint32_t POT12; + __O uint32_t POT13; + __O uint32_t POT14; + __O uint32_t POT15; +} stc_gpio_potr_bit_t; + +typedef struct { + __I uint32_t PIN00; + __I uint32_t PIN01; + __I uint32_t PIN02; + __I uint32_t PIN03; + __I uint32_t PIN04; + __I uint32_t PIN05; + __I uint32_t PIN06; + __I uint32_t PIN07; + __I uint32_t PIN08; + __I uint32_t PIN09; + __I uint32_t PIN10; + __I uint32_t PIN11; + __I uint32_t PIN12; + __I uint32_t PIN13; + uint32_t RESERVED0[2]; +} stc_gpio_pidri_bit_t; + +typedef struct { + __IO uint32_t POUT00; + __IO uint32_t POUT01; + __IO uint32_t POUT02; + __IO uint32_t POUT03; + __IO uint32_t POUT04; + __IO uint32_t POUT05; + __IO uint32_t POUT06; + __IO uint32_t POUT07; + __IO uint32_t POUT08; + __IO uint32_t POUT09; + __IO uint32_t POUT10; + __IO uint32_t POUT11; + __IO uint32_t POUT12; + __IO uint32_t POUT13; + uint32_t RESERVED0[2]; +} stc_gpio_podri_bit_t; + +typedef struct { + __IO uint32_t POUTE00; + __IO uint32_t POUTE01; + __IO uint32_t POUTE02; + __IO uint32_t POUTE03; + __IO uint32_t POUTE04; + __IO uint32_t POUTE05; + __IO uint32_t POUTE06; + __IO uint32_t POUTE07; + __IO uint32_t POUTE08; + __IO uint32_t POUTE09; + __IO uint32_t POUTE10; + __IO uint32_t POUTE11; + __IO uint32_t POUTE12; + __IO uint32_t POUTE13; + uint32_t RESERVED0[2]; +} stc_gpio_poeri_bit_t; + +typedef struct { + __O uint32_t POS00; + __O uint32_t POS01; + __O uint32_t POS02; + __O uint32_t POS03; + __O uint32_t POS04; + __O uint32_t POS05; + __O uint32_t POS06; + __O uint32_t POS07; + __O uint32_t POS08; + __O uint32_t POS09; + __O uint32_t POS10; + __O uint32_t POS11; + __O uint32_t POS12; + __O uint32_t POS13; + uint32_t RESERVED0[2]; +} stc_gpio_posri_bit_t; + +typedef struct { + __O uint32_t POR00; + __O uint32_t POR01; + __O uint32_t POR02; + __O uint32_t POR03; + __O uint32_t POR04; + __O uint32_t POR05; + __O uint32_t POR06; + __O uint32_t POR07; + __O uint32_t POR08; + __O uint32_t POR09; + __O uint32_t POR10; + __O uint32_t POR11; + __O uint32_t POR12; + __O uint32_t POR13; + uint32_t RESERVED0[2]; +} stc_gpio_porri_bit_t; + +typedef struct { + __O uint32_t POT00; + __O uint32_t POT01; + __O uint32_t POT02; + __O uint32_t POT03; + __O uint32_t POT04; + __O uint32_t POT05; + __O uint32_t POT06; + __O uint32_t POT07; + __O uint32_t POT08; + __O uint32_t POT09; + __O uint32_t POT10; + __O uint32_t POT11; + __O uint32_t POT12; + __O uint32_t POT13; + uint32_t RESERVED0[2]; +} stc_gpio_potri_bit_t; + +typedef struct { + __IO uint32_t SPFE0; + __IO uint32_t SPFE1; + __IO uint32_t SPFE2; + __IO uint32_t SPFE3; + __IO uint32_t SPFE4; + uint32_t RESERVED0[11]; +} stc_gpio_pspcr_bit_t; + +typedef struct { + __IO uint32_t PINAE0; + __IO uint32_t PINAE1; + __IO uint32_t PINAE2; + __IO uint32_t PINAE3; + __IO uint32_t PINAE4; + __IO uint32_t PINAE5; + __IO uint32_t PINAE6; + __IO uint32_t PINAE7; + __IO uint32_t PINAE8; + uint32_t RESERVED0[7]; +} stc_gpio_pinaer_bit_t; + +typedef struct { + __IO uint32_t WE; + uint32_t RESERVED0[15]; +} stc_gpio_pwpr_bit_t; + +typedef struct { + __IO uint32_t POUT; + __IO uint32_t POUTE; + __IO uint32_t NOD; + uint32_t RESERVED0[1]; + __IO uint32_t DRV0; + __IO uint32_t DRV1; + __IO uint32_t PUU; + uint32_t RESERVED1[1]; + __I uint32_t PIN; + __IO uint32_t INVE; + __IO uint32_t CINSEL; + uint32_t RESERVED2[1]; + __IO uint32_t INTE; + uint32_t RESERVED3[1]; + __IO uint32_t LTE; + __IO uint32_t DDIS; +} stc_gpio_pcr_bit_t; + +typedef struct { + uint32_t RESERVED0[8]; + __IO uint32_t BFE; + uint32_t RESERVED1[7]; +} stc_gpio_pfsr_bit_t; + +typedef struct { + __IO uint32_t START; + __IO uint32_t FST_GRP; + __IO uint32_t KMSG_END; + uint32_t RESERVED0[1]; + __IO uint32_t MODE0; + __IO uint32_t MODE1; + __IO uint32_t LKEY; + uint32_t RESERVED1[1]; + __IO uint32_t BUSY; + __IO uint32_t CYC_END; + __IO uint32_t HMAC_END; + uint32_t RESERVED2[3]; + __IO uint32_t HCIE; + __IO uint32_t HEIE; + uint32_t RESERVED3[16]; +} stc_hash_cr_bit_t; + +typedef struct { + uint32_t RESERVED0[29]; + __IO uint32_t NE; + __IO uint32_t PE; + __IO uint32_t EN; +} stc_hrpwm_cr_bit_t; + +typedef struct { + uint32_t RESERVED0[12]; + __IO uint32_t ENDF; + uint32_t RESERVED1[2]; + __IO uint32_t CALEN; + uint32_t RESERVED2[16]; +} stc_hrpwm_calcr_bit_t; + +typedef struct { + __IO uint32_t PE; + __IO uint32_t SMBUS; + __IO uint32_t SMBALRTEN; + __IO uint32_t SMBDEFAULTEN; + __IO uint32_t SMBHOSTEN; + uint32_t RESERVED0[1]; + __IO uint32_t GCEN; + __IO uint32_t RESTART; + __IO uint32_t START; + __IO uint32_t STOP; + __IO uint32_t ACK; + uint32_t RESERVED1[4]; + __IO uint32_t SWRST; + uint32_t RESERVED2[16]; +} stc_i2c_cr1_bit_t; + +typedef struct { + __IO uint32_t STARTIE; + __IO uint32_t SLADDR0IE; + __IO uint32_t SLADDR1IE; + __IO uint32_t TENDIE; + __IO uint32_t STOPIE; + uint32_t RESERVED0[1]; + __IO uint32_t RFULLIE; + __IO uint32_t TEMPTYIE; + uint32_t RESERVED1[1]; + __IO uint32_t ARLOIE; + uint32_t RESERVED2[2]; + __IO uint32_t NACKIE; + uint32_t RESERVED3[1]; + __IO uint32_t TMOUTIE; + uint32_t RESERVED4[5]; + __IO uint32_t GENCALLIE; + __IO uint32_t SMBDEFAULTIE; + __IO uint32_t SMBHOSTIE; + __IO uint32_t SMBALRTIE; + uint32_t RESERVED5[8]; +} stc_i2c_cr2_bit_t; + +typedef struct { + __IO uint32_t TMOUTEN; + __IO uint32_t LTMOUT; + __IO uint32_t HTMOUT; + uint32_t RESERVED0[4]; + __IO uint32_t FACKEN; + uint32_t RESERVED1[24]; +} stc_i2c_cr3_bit_t; + +typedef struct { + uint32_t RESERVED0[10]; + __IO uint32_t BUSWAIT; + uint32_t RESERVED1[21]; +} stc_i2c_cr4_bit_t; + +typedef struct { + uint32_t RESERVED0[12]; + __IO uint32_t SLADDR0EN; + uint32_t RESERVED1[2]; + __IO uint32_t ADDRMOD0; + uint32_t RESERVED2[16]; +} stc_i2c_slr0_bit_t; + +typedef struct { + uint32_t RESERVED0[12]; + __IO uint32_t SLADDR1EN; + uint32_t RESERVED1[2]; + __IO uint32_t ADDRMOD1; + uint32_t RESERVED2[16]; +} stc_i2c_slr1_bit_t; + +typedef struct { + __IO uint32_t STARTF; + __IO uint32_t SLADDR0F; + __IO uint32_t SLADDR1F; + __IO uint32_t TENDF; + __IO uint32_t STOPF; + uint32_t RESERVED0[1]; + __IO uint32_t RFULLF; + __IO uint32_t TEMPTYF; + uint32_t RESERVED1[1]; + __IO uint32_t ARLOF; + __IO uint32_t ACKRF; + uint32_t RESERVED2[1]; + __IO uint32_t NACKF; + uint32_t RESERVED3[1]; + __IO uint32_t TMOUTF; + uint32_t RESERVED4[1]; + __IO uint32_t MSL; + __IO uint32_t BUSY; + __IO uint32_t TRA; + uint32_t RESERVED5[1]; + __IO uint32_t GENCALLF; + __IO uint32_t SMBDEFAULTF; + __IO uint32_t SMBHOSTF; + __IO uint32_t SMBALRTF; + uint32_t RESERVED6[8]; +} stc_i2c_sr_bit_t; + +typedef struct { + __O uint32_t STARTFCLR; + __O uint32_t SLADDR0FCLR; + __O uint32_t SLADDR1FCLR; + __O uint32_t TENDFCLR; + __O uint32_t STOPFCLR; + uint32_t RESERVED0[1]; + __O uint32_t RFULLFCLR; + __O uint32_t TEMPTYFCLR; + uint32_t RESERVED1[1]; + __O uint32_t ARLOFCLR; + uint32_t RESERVED2[2]; + __O uint32_t NACKFCLR; + uint32_t RESERVED3[1]; + __O uint32_t TMOUTFCLR; + uint32_t RESERVED4[5]; + __O uint32_t GENCALLFCLR; + __O uint32_t SMBDEFAULTFCLR; + __O uint32_t SMBHOSTFCLR; + __O uint32_t SMBALRTFCLR; + uint32_t RESERVED5[8]; +} stc_i2c_clr_bit_t; + +typedef struct { + uint32_t RESERVED0[4]; + __IO uint32_t DNFEN; + __IO uint32_t ANFEN; + uint32_t RESERVED1[26]; +} stc_i2c_fltr_bit_t; + +typedef struct { + __IO uint32_t TXE; + __IO uint32_t TXIE; + __IO uint32_t RXE; + __IO uint32_t RXIE; + __IO uint32_t EIE; + __IO uint32_t WMS; + __IO uint32_t ODD; + __IO uint32_t MCKOE; + __IO uint32_t TXBIRQWL0; + __IO uint32_t TXBIRQWL1; + __IO uint32_t TXBIRQWL2; + uint32_t RESERVED0[1]; + __IO uint32_t RXBIRQWL0; + __IO uint32_t RXBIRQWL1; + __IO uint32_t RXBIRQWL2; + uint32_t RESERVED1[1]; + __IO uint32_t FIFOR; + __IO uint32_t CODECRC; + __IO uint32_t I2SPLLSEL; + __IO uint32_t SDOE; + __IO uint32_t LRCKOE; + __IO uint32_t CKOE; + __IO uint32_t DUPLEX; + __IO uint32_t CLKSEL; + __IO uint32_t SRST; + uint32_t RESERVED2[7]; +} stc_i2s_ctrl_bit_t; + +typedef struct { + __I uint32_t TXBA; + __I uint32_t RXBA; + __I uint32_t TXBE; + __I uint32_t TXBF; + __I uint32_t RXBE; + __I uint32_t RXBF; + uint32_t RESERVED0[26]; +} stc_i2s_sr_bit_t; + +typedef struct { + __IO uint32_t TXERR; + __IO uint32_t RXERR; + uint32_t RESERVED0[30]; +} stc_i2s_er_bit_t; + +typedef struct { + __IO uint32_t I2SSTD0; + __IO uint32_t I2SSTD1; + __IO uint32_t DATLEN0; + __IO uint32_t DATLEN1; + __IO uint32_t CHLEN; + __IO uint32_t PCMSYNC; + uint32_t RESERVED0[26]; +} stc_i2s_cfgr_bit_t; + +typedef struct { + __I uint32_t SWDTAUTS; + __I uint32_t SWDTITS; + __I uint32_t SWDTPERI0; + __I uint32_t SWDTPERI1; + __I uint32_t SWDTCKS0; + __I uint32_t SWDTCKS1; + __I uint32_t SWDTCKS2; + __I uint32_t SWDTCKS3; + __I uint32_t SWDTWDPT0; + __I uint32_t SWDTWDPT1; + __I uint32_t SWDTWDPT2; + __I uint32_t SWDTWDPT3; + __I uint32_t SWDTSLPOFF; + uint32_t RESERVED0[3]; + __I uint32_t WDTAUTS; + __I uint32_t WDTITS; + __I uint32_t WDTPERI0; + __I uint32_t WDTPERI1; + __I uint32_t WDTCKS0; + __I uint32_t WDTCKS1; + __I uint32_t WDTCKS2; + __I uint32_t WDTCKS3; + __I uint32_t WDTWDPT0; + __I uint32_t WDTWDPT1; + __I uint32_t WDTWDPT2; + __I uint32_t WDTWDPT3; + __I uint32_t WDTSLPOFF; + uint32_t RESERVED1[3]; +} stc_icg_icg0_bit_t; + +typedef struct { + __I uint32_t HRCFREQSEL; + uint32_t RESERVED0[7]; + __I uint32_t HRCSTOP; + uint32_t RESERVED1[7]; + __I uint32_t BOR_LEV0; + __I uint32_t BOR_LEV1; + __I uint32_t BORDIS; + uint32_t RESERVED2[13]; +} stc_icg_icg1_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t SWDTENR; + __IO uint32_t PVD1ENR; + __IO uint32_t PVD2ENR; + uint32_t RESERVED1[1]; + __IO uint32_t XTALSTPENR; + uint32_t RESERVED2[2]; + __IO uint32_t REPENR; + __IO uint32_t RECCENR; + __IO uint32_t BUSMENR; + __IO uint32_t WDTENR; + uint32_t RESERVED3[20]; +} stc_intc_nmienr_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t SWDTFR; + __IO uint32_t PVD1FR; + __IO uint32_t PVD2FR; + uint32_t RESERVED1[1]; + __IO uint32_t XTALSTPFR; + uint32_t RESERVED2[2]; + __IO uint32_t REPFR; + __IO uint32_t RECCFR; + __IO uint32_t BUSMFR; + __IO uint32_t WDTFR; + uint32_t RESERVED3[20]; +} stc_intc_nmifr_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t SWDTCFR; + __IO uint32_t PVD1CFR; + __IO uint32_t PVD2CFR; + uint32_t RESERVED1[1]; + __IO uint32_t XTALSTPCFR; + uint32_t RESERVED2[2]; + __IO uint32_t REPCFR; + __IO uint32_t RECCCFR; + __IO uint32_t BUSMCFR; + __IO uint32_t WDTCFR; + uint32_t RESERVED3[20]; +} stc_intc_nmicfr_bit_t; + +typedef struct { + __IO uint32_t EIRQTRG0; + __IO uint32_t EIRQTRG1; + uint32_t RESERVED0[2]; + __IO uint32_t EISMPCLK0; + __IO uint32_t EISMPCLK1; + uint32_t RESERVED1[1]; + __IO uint32_t EFEN; + uint32_t RESERVED2[7]; + __IO uint32_t NOCEN; + uint32_t RESERVED3[16]; +} stc_intc_eirqcr_bit_t; + +typedef struct { + __IO uint32_t EIRQWUEN0; + __IO uint32_t EIRQWUEN1; + __IO uint32_t EIRQWUEN2; + __IO uint32_t EIRQWUEN3; + __IO uint32_t EIRQWUEN4; + __IO uint32_t EIRQWUEN5; + __IO uint32_t EIRQWUEN6; + __IO uint32_t EIRQWUEN7; + __IO uint32_t EIRQWUEN8; + __IO uint32_t EIRQWUEN9; + __IO uint32_t EIRQWUEN10; + __IO uint32_t EIRQWUEN11; + __IO uint32_t EIRQWUEN12; + __IO uint32_t EIRQWUEN13; + __IO uint32_t EIRQWUEN14; + __IO uint32_t EIRQWUEN15; + __IO uint32_t SWDTWUEN; + __IO uint32_t PVD1WUEN; + __IO uint32_t PVD2WUEN; + __IO uint32_t CMPWUEN; + __IO uint32_t WKTMWUEN; + __IO uint32_t RTCALMWUEN; + __IO uint32_t RTCPRDWUEN; + __IO uint32_t TMR0GCMWUEN; + __IO uint32_t TMR2GCMWUEN; + __IO uint32_t TMR2OVFWUEN; + __IO uint32_t RXWUEN; + __IO uint32_t USHWUEN; + __IO uint32_t USFWUEN; + __IO uint32_t ETHWUEN; + uint32_t RESERVED0[2]; +} stc_intc_wupen_bit_t; + +typedef struct { + __IO uint32_t EIRQFR0; + __IO uint32_t EIRQFR1; + __IO uint32_t EIRQFR2; + __IO uint32_t EIRQFR3; + __IO uint32_t EIRQFR4; + __IO uint32_t EIRQFR5; + __IO uint32_t EIRQFR6; + __IO uint32_t EIRQFR7; + __IO uint32_t EIRQFR8; + __IO uint32_t EIRQFR9; + __IO uint32_t EIRQFR10; + __IO uint32_t EIRQFR11; + __IO uint32_t EIRQFR12; + __IO uint32_t EIRQFR13; + __IO uint32_t EIRQFR14; + __IO uint32_t EIRQFR15; + uint32_t RESERVED0[16]; +} stc_intc_eirqfr_bit_t; + +typedef struct { + __IO uint32_t EIRQCFR0; + __IO uint32_t EIRQCFR1; + __IO uint32_t EIRQCFR2; + __IO uint32_t EIRQCFR3; + __IO uint32_t EIRQCFR4; + __IO uint32_t EIRQCFR5; + __IO uint32_t EIRQCFR6; + __IO uint32_t EIRQCFR7; + __IO uint32_t EIRQCFR8; + __IO uint32_t EIRQCFR9; + __IO uint32_t EIRQCFR10; + __IO uint32_t EIRQCFR11; + __IO uint32_t EIRQCFR12; + __IO uint32_t EIRQCFR13; + __IO uint32_t EIRQCFR14; + __IO uint32_t EIRQCFR15; + uint32_t RESERVED0[16]; +} stc_intc_eirqcfr_bit_t; + +typedef struct { + __IO uint32_t VSEL0; + __IO uint32_t VSEL1; + __IO uint32_t VSEL2; + __IO uint32_t VSEL3; + __IO uint32_t VSEL4; + __IO uint32_t VSEL5; + __IO uint32_t VSEL6; + __IO uint32_t VSEL7; + __IO uint32_t VSEL8; + __IO uint32_t VSEL9; + __IO uint32_t VSEL10; + __IO uint32_t VSEL11; + __IO uint32_t VSEL12; + __IO uint32_t VSEL13; + __IO uint32_t VSEL14; + __IO uint32_t VSEL15; + __IO uint32_t VSEL16; + __IO uint32_t VSEL17; + __IO uint32_t VSEL18; + __IO uint32_t VSEL19; + __IO uint32_t VSEL20; + __IO uint32_t VSEL21; + __IO uint32_t VSEL22; + __IO uint32_t VSEL23; + __IO uint32_t VSEL24; + __IO uint32_t VSEL25; + __IO uint32_t VSEL26; + __IO uint32_t VSEL27; + __IO uint32_t VSEL28; + __IO uint32_t VSEL29; + __IO uint32_t VSEL30; + __IO uint32_t VSEL31; +} stc_intc_vssel_bit_t; + +typedef struct { + __IO uint32_t SWIE0; + __IO uint32_t SWIE1; + __IO uint32_t SWIE2; + __IO uint32_t SWIE3; + __IO uint32_t SWIE4; + __IO uint32_t SWIE5; + __IO uint32_t SWIE6; + __IO uint32_t SWIE7; + __IO uint32_t SWIE8; + __IO uint32_t SWIE9; + __IO uint32_t SWIE10; + __IO uint32_t SWIE11; + __IO uint32_t SWIE12; + __IO uint32_t SWIE13; + __IO uint32_t SWIE14; + __IO uint32_t SWIE15; + __IO uint32_t SWIE16; + __IO uint32_t SWIE17; + __IO uint32_t SWIE18; + __IO uint32_t SWIE19; + __IO uint32_t SWIE20; + __IO uint32_t SWIE21; + __IO uint32_t SWIE22; + __IO uint32_t SWIE23; + __IO uint32_t SWIE24; + __IO uint32_t SWIE25; + __IO uint32_t SWIE26; + __IO uint32_t SWIE27; + __IO uint32_t SWIE28; + __IO uint32_t SWIE29; + __IO uint32_t SWIE30; + __IO uint32_t SWIE31; +} stc_intc_swier_bit_t; + +typedef struct { + __IO uint32_t EVTE0; + __IO uint32_t EVTE1; + __IO uint32_t EVTE2; + __IO uint32_t EVTE3; + __IO uint32_t EVTE4; + __IO uint32_t EVTE5; + __IO uint32_t EVTE6; + __IO uint32_t EVTE7; + __IO uint32_t EVTE8; + __IO uint32_t EVTE9; + __IO uint32_t EVTE10; + __IO uint32_t EVTE11; + __IO uint32_t EVTE12; + __IO uint32_t EVTE13; + __IO uint32_t EVTE14; + __IO uint32_t EVTE15; + __IO uint32_t EVTE16; + __IO uint32_t EVTE17; + __IO uint32_t EVTE18; + __IO uint32_t EVTE19; + __IO uint32_t EVTE20; + __IO uint32_t EVTE21; + __IO uint32_t EVTE22; + __IO uint32_t EVTE23; + __IO uint32_t EVTE24; + __IO uint32_t EVTE25; + __IO uint32_t EVTE26; + __IO uint32_t EVTE27; + __IO uint32_t EVTE28; + __IO uint32_t EVTE29; + __IO uint32_t EVTE30; + __IO uint32_t EVTE31; +} stc_intc_evter_bit_t; + +typedef struct { + __IO uint32_t IER0; + __IO uint32_t IER1; + __IO uint32_t IER2; + __IO uint32_t IER3; + __IO uint32_t IER4; + __IO uint32_t IER5; + __IO uint32_t IER6; + __IO uint32_t IER7; + __IO uint32_t IER8; + __IO uint32_t IER9; + __IO uint32_t IER10; + __IO uint32_t IER11; + __IO uint32_t IER12; + __IO uint32_t IER13; + __IO uint32_t IER14; + __IO uint32_t IER15; + __IO uint32_t IER16; + __IO uint32_t IER17; + __IO uint32_t IER18; + __IO uint32_t IER19; + __IO uint32_t IER20; + __IO uint32_t IER21; + __IO uint32_t IER22; + __IO uint32_t IER23; + __IO uint32_t IER24; + __IO uint32_t IER25; + __IO uint32_t IER26; + __IO uint32_t IER27; + __IO uint32_t IER28; + __IO uint32_t IER29; + __IO uint32_t IER30; + __IO uint32_t IER31; +} stc_intc_ier_bit_t; + +typedef struct { + __IO uint32_t KEYINSEL0; + __IO uint32_t KEYINSEL1; + __IO uint32_t KEYINSEL2; + __IO uint32_t KEYINSEL3; + __IO uint32_t KEYINSEL4; + __IO uint32_t KEYINSEL5; + __IO uint32_t KEYINSEL6; + __IO uint32_t KEYINSEL7; + __IO uint32_t KEYINSEL8; + __IO uint32_t KEYINSEL9; + __IO uint32_t KEYINSEL10; + __IO uint32_t KEYINSEL11; + __IO uint32_t KEYINSEL12; + __IO uint32_t KEYINSEL13; + __IO uint32_t KEYINSEL14; + __IO uint32_t KEYINSEL15; + uint32_t RESERVED0[4]; + __IO uint32_t CKSEL0; + __IO uint32_t CKSEL1; + uint32_t RESERVED1[10]; +} stc_keyscan_scr_bit_t; + +typedef struct { + __IO uint32_t SEN; + uint32_t RESERVED0[31]; +} stc_keyscan_ser_bit_t; + +typedef struct { + __IO uint32_t START; + __IO uint32_t INTEN; + uint32_t RESERVED0[1]; + __IO uint32_t BUSY; + uint32_t RESERVED1[28]; +} stc_mau_csr_bit_t; + +typedef struct { + __IO uint32_t MPURGSIZE0; + __IO uint32_t MPURGSIZE1; + __IO uint32_t MPURGSIZE2; + __IO uint32_t MPURGSIZE3; + __IO uint32_t MPURGSIZE4; + uint32_t RESERVED0[27]; +} stc_mpu_rgd_bit_t; + +typedef struct { + __I uint32_t SMPU1EAF; + __I uint32_t SMPU2EAF; + __I uint32_t FMPUEAF; + __I uint32_t HMPUEAF; + __I uint32_t EMPUEAF; + uint32_t RESERVED0[27]; +} stc_mpu_sr_bit_t; + +typedef struct { + __O uint32_t SMPU1ECLR; + __O uint32_t SMPU2ECLR; + __O uint32_t FMPUECLR; + __O uint32_t HMPUECLR; + __O uint32_t EMPUECLR; + uint32_t RESERVED0[27]; +} stc_mpu_eclr_bit_t; + +typedef struct { + __IO uint32_t MPUWE; + uint32_t RESERVED0[31]; +} stc_mpu_wp_bit_t; + +typedef struct { + __IO uint32_t AESRDP; + __IO uint32_t AESWRP; + __IO uint32_t HASHRDP; + __IO uint32_t HASHWRP; + __IO uint32_t TRNGRDP; + __IO uint32_t TRNGWRP; + __IO uint32_t CRCRDP; + __IO uint32_t CRCWRP; + __IO uint32_t EFMRDP; + __IO uint32_t EFMWRP; + uint32_t RESERVED0[2]; + __IO uint32_t WDTRDP; + __IO uint32_t WDTWRP; + __IO uint32_t SWDTRDP; + __IO uint32_t SWDTWRP; + __IO uint32_t BKSRAMRDP; + __IO uint32_t BKSRAMWRP; + __IO uint32_t RTCRDP; + __IO uint32_t RTCWRP; + __IO uint32_t DMPURDP; + __IO uint32_t DMPUWRP; + __IO uint32_t SRAMCRDP; + __IO uint32_t SRAMCWRP; + __IO uint32_t INTCRDP; + __IO uint32_t INTCWRP; + __IO uint32_t SYSCRDP; + __IO uint32_t SYSCWRP; + __IO uint32_t MSTPRDP; + __IO uint32_t MSPTWRP; + uint32_t RESERVED1[1]; + __IO uint32_t BUSERRE; +} stc_mpu_ippr_bit_t; + +typedef struct { + __IO uint32_t S1RG0E; + __IO uint32_t S1RG1E; + __IO uint32_t S1RG2E; + __IO uint32_t S1RG3E; + __IO uint32_t S1RG4E; + __IO uint32_t S1RG5E; + __IO uint32_t S1RG6E; + __IO uint32_t S1RG7E; + __IO uint32_t S1RG8E; + __IO uint32_t S1RG9E; + __IO uint32_t S1RG10E; + __IO uint32_t S1RG11E; + __IO uint32_t S1RG12E; + __IO uint32_t S1RG13E; + __IO uint32_t S1RG14E; + __IO uint32_t S1RG15E; + uint32_t RESERVED0[16]; +} stc_mpu_s1rge_bit_t; + +typedef struct { + __IO uint32_t S1RG0WP; + __IO uint32_t S1RG1WP; + __IO uint32_t S1RG2WP; + __IO uint32_t S1RG3WP; + __IO uint32_t S1RG4WP; + __IO uint32_t S1RG5WP; + __IO uint32_t S1RG6WP; + __IO uint32_t S1RG7WP; + __IO uint32_t S1RG8WP; + __IO uint32_t S1RG9WP; + __IO uint32_t S1RG10WP; + __IO uint32_t S1RG11WP; + __IO uint32_t S1RG12WP; + __IO uint32_t S1RG13WP; + __IO uint32_t S1RG14WP; + __IO uint32_t S1RG15WP; + uint32_t RESERVED0[16]; +} stc_mpu_s1rgwp_bit_t; + +typedef struct { + __IO uint32_t S1RG0RP; + __IO uint32_t S1RG1RP; + __IO uint32_t S1RG2RP; + __IO uint32_t S1RG3RP; + __IO uint32_t S1RG4RP; + __IO uint32_t S1RG5RP; + __IO uint32_t S1RG6RP; + __IO uint32_t S1RG7RP; + __IO uint32_t S1RG8RP; + __IO uint32_t S1RG9RP; + __IO uint32_t S1RG10RP; + __IO uint32_t S1RG11RP; + __IO uint32_t S1RG12RP; + __IO uint32_t S1RG13RP; + __IO uint32_t S1RG14RP; + __IO uint32_t S1RG15RP; + uint32_t RESERVED0[16]; +} stc_mpu_s1rgrp_bit_t; + +typedef struct { + __IO uint32_t SMPU1BRP; + __IO uint32_t SMPU1BWP; + __IO uint32_t SMPU1ACT0; + __IO uint32_t SMPU1ACT1; + uint32_t RESERVED0[3]; + __IO uint32_t SMPU1E; + uint32_t RESERVED1[24]; +} stc_mpu_s1cr_bit_t; + +typedef struct { + __IO uint32_t S2RG0E; + __IO uint32_t S2RG1E; + __IO uint32_t S2RG2E; + __IO uint32_t S2RG3E; + __IO uint32_t S2RG4E; + __IO uint32_t S2RG5E; + __IO uint32_t S2RG6E; + __IO uint32_t S2RG7E; + __IO uint32_t S2RG8E; + __IO uint32_t S2RG9E; + __IO uint32_t S2RG10E; + __IO uint32_t S2RG11E; + __IO uint32_t S2RG12E; + __IO uint32_t S2RG13E; + __IO uint32_t S2RG14E; + __IO uint32_t S2RG15E; + uint32_t RESERVED0[16]; +} stc_mpu_s2rge_bit_t; + +typedef struct { + __IO uint32_t S2RG0WP; + __IO uint32_t S2RG1WP; + __IO uint32_t S2RG2WP; + __IO uint32_t S2RG3WP; + __IO uint32_t S2RG4WP; + __IO uint32_t S2RG5WP; + __IO uint32_t S2RG6WP; + __IO uint32_t S2RG7WP; + __IO uint32_t S2RG8WP; + __IO uint32_t S2RG9WP; + __IO uint32_t S2RG10WP; + __IO uint32_t S2RG11WP; + __IO uint32_t S2RG12WP; + __IO uint32_t S2RG13WP; + __IO uint32_t S2RG14WP; + __IO uint32_t S2RG15WP; + uint32_t RESERVED0[16]; +} stc_mpu_s2rgwp_bit_t; + +typedef struct { + __IO uint32_t S2RG0RP; + __IO uint32_t S2RG1RP; + __IO uint32_t S2RG2RP; + __IO uint32_t S2RG3RP; + __IO uint32_t S2RG4RP; + __IO uint32_t S2RG5RP; + __IO uint32_t S2RG6RP; + __IO uint32_t S2RG7RP; + __IO uint32_t S2RG8RP; + __IO uint32_t S2RG9RP; + __IO uint32_t S2RG10RP; + __IO uint32_t S2RG11RP; + __IO uint32_t S2RG12RP; + __IO uint32_t S2RG13RP; + __IO uint32_t S2RG14RP; + __IO uint32_t S2RG15RP; + uint32_t RESERVED0[16]; +} stc_mpu_s2rgrp_bit_t; + +typedef struct { + __IO uint32_t SMPU2BRP; + __IO uint32_t SMPU2BWP; + __IO uint32_t SMPU2ACT0; + __IO uint32_t SMPU2ACT1; + uint32_t RESERVED0[3]; + __IO uint32_t SMPU2E; + uint32_t RESERVED1[24]; +} stc_mpu_s2cr_bit_t; + +typedef struct { + __IO uint32_t FRG0E; + __IO uint32_t FRG1E; + __IO uint32_t FRG2E; + __IO uint32_t FRG3E; + __IO uint32_t FRG4E; + __IO uint32_t FRG5E; + __IO uint32_t FRG6E; + __IO uint32_t FRG7E; + uint32_t RESERVED0[24]; +} stc_mpu_frge_bit_t; + +typedef struct { + __IO uint32_t FRG0WP; + __IO uint32_t FRG1WP; + __IO uint32_t FRG2WP; + __IO uint32_t FRG3WP; + __IO uint32_t FRG4WP; + __IO uint32_t FRG5WP; + __IO uint32_t FRG6WP; + __IO uint32_t FRG7WP; + uint32_t RESERVED0[24]; +} stc_mpu_frgwp_bit_t; + +typedef struct { + __IO uint32_t FRG0RP; + __IO uint32_t FRG1RP; + __IO uint32_t FRG2RP; + __IO uint32_t FRG3RP; + __IO uint32_t FRG4RP; + __IO uint32_t FRG5RP; + __IO uint32_t FRG6RP; + __IO uint32_t FRG7RP; + uint32_t RESERVED0[24]; +} stc_mpu_frgrp_bit_t; + +typedef struct { + __IO uint32_t FMPUBRP; + __IO uint32_t FMPUBWP; + __IO uint32_t FMPUACT0; + __IO uint32_t FMPUACT1; + uint32_t RESERVED0[3]; + __IO uint32_t FMPUE; + uint32_t RESERVED1[24]; +} stc_mpu_fcr_bit_t; + +typedef struct { + __IO uint32_t HRG0E; + __IO uint32_t HRG1E; + __IO uint32_t HRG2E; + __IO uint32_t HRG3E; + __IO uint32_t HRG4E; + __IO uint32_t HRG5E; + __IO uint32_t HRG6E; + __IO uint32_t HRG7E; + uint32_t RESERVED0[24]; +} stc_mpu_hrge_bit_t; + +typedef struct { + __IO uint32_t HRG0WP; + __IO uint32_t HRG1WP; + __IO uint32_t HRG2WP; + __IO uint32_t HRG3WP; + __IO uint32_t HRG4WP; + __IO uint32_t HRG5WP; + __IO uint32_t HRG6WP; + __IO uint32_t HRG7WP; + uint32_t RESERVED0[24]; +} stc_mpu_hrgwp_bit_t; + +typedef struct { + __IO uint32_t HRG0RP; + __IO uint32_t HRG1RP; + __IO uint32_t HRG2RP; + __IO uint32_t HRG3RP; + __IO uint32_t HRG4RP; + __IO uint32_t HRG5RP; + __IO uint32_t HRG6RP; + __IO uint32_t HRG7RP; + uint32_t RESERVED0[24]; +} stc_mpu_hrgrp_bit_t; + +typedef struct { + __IO uint32_t HMPUBRP; + __IO uint32_t HMPUBWP; + __IO uint32_t HMPUACT0; + __IO uint32_t HMPUACT1; + uint32_t RESERVED0[3]; + __IO uint32_t HMPUE; + uint32_t RESERVED1[24]; +} stc_mpu_hcr_bit_t; + +typedef struct { + __IO uint32_t ERG0E; + __IO uint32_t ERG1E; + __IO uint32_t ERG2E; + __IO uint32_t ERG3E; + __IO uint32_t ERG4E; + __IO uint32_t ERG5E; + __IO uint32_t ERG6E; + __IO uint32_t ERG7E; + uint32_t RESERVED0[24]; +} stc_mpu_erge_bit_t; + +typedef struct { + __IO uint32_t ERG0WP; + __IO uint32_t ERG1WP; + __IO uint32_t ERG2WP; + __IO uint32_t ERG3WP; + __IO uint32_t ERG4WP; + __IO uint32_t ERG5WP; + __IO uint32_t ERG6WP; + __IO uint32_t ERG7WP; + uint32_t RESERVED0[24]; +} stc_mpu_ergwp_bit_t; + +typedef struct { + __IO uint32_t ERG0RP; + __IO uint32_t ERG1RP; + __IO uint32_t ERG2RP; + __IO uint32_t ERG3RP; + __IO uint32_t ERG4RP; + __IO uint32_t ERG5RP; + __IO uint32_t ERG6RP; + __IO uint32_t ERG7RP; + uint32_t RESERVED0[24]; +} stc_mpu_ergrp_bit_t; + +typedef struct { + __IO uint32_t EMPUBRP; + __IO uint32_t EMPUBWP; + __IO uint32_t EMPUACT0; + __IO uint32_t EMPUACT1; + uint32_t RESERVED0[3]; + __IO uint32_t EMPUE; + uint32_t RESERVED1[24]; +} stc_mpu_ecr_bit_t; + +typedef struct { + __IO uint32_t OTSST; + __IO uint32_t OTSCK; + __IO uint32_t OTSIE; + __IO uint32_t TSSTP; + uint32_t RESERVED0[12]; +} stc_ots_ctl_bit_t; + +typedef struct { + __IO uint32_t USBFS_DFB; + __IO uint32_t USBFS_SOFEN; + uint32_t RESERVED0[6]; + __IO uint32_t USBHS_DFB; + __IO uint32_t USBHS_SOFEN; + __IO uint32_t USBHS_FSPHYE; + uint32_t RESERVED1[5]; + __IO uint32_t USBFS_NFS0; + __IO uint32_t USBFS_NFS1; + __IO uint32_t USBFS_NFE; + uint32_t RESERVED2[5]; + __IO uint32_t USBHS_NFS0; + __IO uint32_t USBHS_NFS1; + __IO uint32_t USBHS_NFE; + uint32_t RESERVED3[5]; +} stc_peric_usb_syctlreg_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t SELMMC1; + uint32_t RESERVED1[1]; + __IO uint32_t SELMMC2; + uint32_t RESERVED2[28]; +} stc_peric_sdioc_syctlreg_bit_t; + +typedef struct { + __IO uint32_t OPENP; + uint32_t RESERVED0[31]; +} stc_peric_nfc_stcr_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t NFCEN; + uint32_t RESERVED1[29]; +} stc_peric_nfc_enar_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t SMCEN; + uint32_t RESERVED1[30]; +} stc_peric_smc_enar_bit_t; + +typedef struct { + __IO uint32_t DMCEN; + uint32_t RESERVED0[31]; +} stc_peric_dmc_enar_bit_t; + +typedef struct { + __IO uint32_t USASRT1_NFS0; + __IO uint32_t USASRT1_NFS1; + __IO uint32_t USART1_NFE; + uint32_t RESERVED0[29]; +} stc_peric_usart1_nfc_bit_t; + +typedef struct { + __I uint32_t CHIP_BUSY0; + __I uint32_t CHIP_BUSY1; + __I uint32_t CHIP_BUSY2; + __I uint32_t CHIP_BUSY3; + __I uint32_t CHIP_BUSY4; + __I uint32_t CHIP_BUSY5; + __I uint32_t CHIP_BUSY6; + __I uint32_t CHIP_BUSY7; + __I uint32_t PECC; + uint32_t RESERVED0[23]; +} stc_peric_nfc_stsr_bit_t; + +typedef struct { + __IO uint32_t SRAMH; + uint32_t RESERVED0[3]; + __IO uint32_t SRAM1; + __IO uint32_t SRAM2; + __IO uint32_t SRAM3; + __IO uint32_t SRAM4; + uint32_t RESERVED1[2]; + __IO uint32_t SRAMB; + uint32_t RESERVED2[2]; + __IO uint32_t KEY; + __IO uint32_t DMA1; + __IO uint32_t DMA2; + __IO uint32_t FCM; + __IO uint32_t AOS; + __IO uint32_t CTC; + __IO uint32_t MAU; + __IO uint32_t AES; + __IO uint32_t HASH; + __IO uint32_t TRNG; + __IO uint32_t CRC; + __IO uint32_t DCU1; + __IO uint32_t DCU2; + __IO uint32_t DCU3; + __IO uint32_t DCU4; + __IO uint32_t DCU5; + __IO uint32_t DCU6; + __IO uint32_t DCU7; + __IO uint32_t DCU8; +} stc_pwc_fcg0_bit_t; + +typedef struct { + __IO uint32_t CAN1; + __IO uint32_t CAN2; + __IO uint32_t ETHMAC; + __IO uint32_t QSPI; + __IO uint32_t I2C1; + __IO uint32_t I2C2; + __IO uint32_t I2C3; + __IO uint32_t I2C4; + __IO uint32_t I2C5; + __IO uint32_t I2C6; + __IO uint32_t SDIOC1; + __IO uint32_t SDIOC2; + __IO uint32_t I2S1; + __IO uint32_t I2S2; + __IO uint32_t I2S3; + __IO uint32_t I2S4; + __IO uint32_t SPI1; + __IO uint32_t SPI2; + __IO uint32_t SPI3; + __IO uint32_t SPI4; + __IO uint32_t SPI5; + __IO uint32_t SPI6; + __IO uint32_t USBFS; + __IO uint32_t USBHS; + __IO uint32_t FMAC1; + __IO uint32_t FMAC2; + __IO uint32_t FMAC3; + __IO uint32_t FMAC4; + uint32_t RESERVED0[4]; +} stc_pwc_fcg1_bit_t; + +typedef struct { + __IO uint32_t TMR6_1; + __IO uint32_t TMR6_2; + __IO uint32_t TMR6_3; + __IO uint32_t TMR6_4; + __IO uint32_t TMR6_5; + __IO uint32_t TMR6_6; + __IO uint32_t TMR6_7; + __IO uint32_t TMR6_8; + __IO uint32_t TMR4_1; + __IO uint32_t TMR4_2; + __IO uint32_t TMR4_3; + __IO uint32_t HRPWM; + __IO uint32_t TMR0_1; + __IO uint32_t TMR0_2; + uint32_t RESERVED0[1]; + __IO uint32_t EMB; + __IO uint32_t TMR2_1; + __IO uint32_t TMR2_2; + __IO uint32_t TMR2_3; + __IO uint32_t TMR2_4; + __IO uint32_t TMRA_1; + __IO uint32_t TMRA_2; + __IO uint32_t TMRA_3; + __IO uint32_t TMRA_4; + __IO uint32_t TMRA_5; + __IO uint32_t TMRA_6; + __IO uint32_t TMRA_7; + __IO uint32_t TMRA_8; + __IO uint32_t TMRA_9; + __IO uint32_t TMRA_10; + __IO uint32_t TMRA_11; + __IO uint32_t TMRA_12; +} stc_pwc_fcg2_bit_t; + +typedef struct { + __IO uint32_t ADC1; + __IO uint32_t ADC2; + __IO uint32_t ADC3; + __IO uint32_t CMBIAS; + __IO uint32_t DAC1; + __IO uint32_t DAC2; + uint32_t RESERVED0[2]; + __IO uint32_t CMP1; + __IO uint32_t CMP2; + uint32_t RESERVED1[2]; + __IO uint32_t OTS; + uint32_t RESERVED2[2]; + __IO uint32_t DVP; + __IO uint32_t SMC; + __IO uint32_t DMC; + __IO uint32_t NFC; + uint32_t RESERVED3[1]; + __IO uint32_t USART1; + __IO uint32_t USART2; + __IO uint32_t USART3; + __IO uint32_t USART4; + __IO uint32_t USART5; + __IO uint32_t USART6; + __IO uint32_t USART7; + __IO uint32_t USART8; + __IO uint32_t USART9; + __IO uint32_t USART10; + uint32_t RESERVED4[2]; +} stc_pwc_fcg3_bit_t; + +typedef struct { + __IO uint32_t PRT0; + uint32_t RESERVED0[31]; +} stc_pwc_fcg0pc_bit_t; + +typedef struct { + __IO uint32_t VBTRSD; + __IO uint32_t RAMVALID; + __IO uint32_t RAMPDF; + __IO uint32_t VBATDIVMONE; + uint32_t RESERVED0[3]; + __IO uint32_t CSDIS; +} stc_pwc_vbatcr_bit_t; + +typedef struct { + uint32_t RESERVED0[4]; + __IO uint32_t WKOVF; + __IO uint32_t WKCKS0; + __IO uint32_t WKCKS1; + __IO uint32_t WKTCE; +} stc_pwc_wktc2_bit_t; + +typedef struct { + __IO uint32_t PDMDS0; + __IO uint32_t PDMDS1; + uint32_t RESERVED0[2]; + __IO uint32_t IORTN0; + __IO uint32_t IORTN1; + uint32_t RESERVED1[1]; + __IO uint32_t PWDN; +} stc_pwc_pwrc0_bit_t; + +typedef struct { + __IO uint32_t VPLLSD0; + __IO uint32_t VPLLSD1; + __IO uint32_t VHRCSD; + __IO uint32_t PDTS; + uint32_t RESERVED0[2]; + __IO uint32_t STPDAS0; + __IO uint32_t STPDAS1; +} stc_pwc_pwrc1_bit_t; + +typedef struct { + uint32_t RESERVED0[4]; + __IO uint32_t DVS0; + __IO uint32_t DVS1; + uint32_t RESERVED1[2]; +} stc_pwc_pwrc2_bit_t; + +typedef struct { + __IO uint32_t VBATREFSEL; + __IO uint32_t VBATME; + uint32_t RESERVED0[2]; + __IO uint32_t VBATMON; + uint32_t RESERVED1[1]; + __IO uint32_t ADBUFS; + __IO uint32_t ADBUFE; +} stc_pwc_pwrc4_bit_t; + +typedef struct { + __IO uint32_t EXVCCINEN; + uint32_t RESERVED0[4]; + __IO uint32_t PVD1EN; + __IO uint32_t PVD2EN; + uint32_t RESERVED1[1]; +} stc_pwc_pvdcr0_bit_t; + +typedef struct { + __IO uint32_t PVD1IRE; + __IO uint32_t PVD1IRS; + __IO uint32_t PVD1CMPOE; + uint32_t RESERVED0[1]; + __IO uint32_t PVD2IRE; + __IO uint32_t PVD2IRS; + __IO uint32_t PVD2CMPOE; + uint32_t RESERVED1[1]; +} stc_pwc_pvdcr1_bit_t; + +typedef struct { + __IO uint32_t PVD1NFDIS; + __IO uint32_t PVD1NFCKS0; + __IO uint32_t PVD1NFCKS1; + uint32_t RESERVED0[1]; + __IO uint32_t PVD2NFDIS; + __IO uint32_t PVD2NFCKS0; + __IO uint32_t PVD2NFCKS1; + uint32_t RESERVED1[1]; +} stc_pwc_pvdfcr_bit_t; + +typedef struct { + __IO uint32_t WKE00; + __IO uint32_t WKE01; + __IO uint32_t WKE02; + __IO uint32_t WKE03; + __IO uint32_t WKE10; + __IO uint32_t WKE11; + __IO uint32_t WKE12; + __IO uint32_t WKE13; +} stc_pwc_pdwke0_bit_t; + +typedef struct { + __IO uint32_t WKE20; + __IO uint32_t WKE21; + __IO uint32_t WKE22; + __IO uint32_t WKE23; + __IO uint32_t WKE30; + __IO uint32_t WKE31; + __IO uint32_t WKE32; + __IO uint32_t WKE33; +} stc_pwc_pdwke1_bit_t; + +typedef struct { + __IO uint32_t VD1WKE; + __IO uint32_t VD2WKE; + uint32_t RESERVED0[2]; + __IO uint32_t RTCPRDWKE; + __IO uint32_t RTCALMWKE; + uint32_t RESERVED1[1]; + __IO uint32_t WKTMWKE; +} stc_pwc_pdwke2_bit_t; + +typedef struct { + __IO uint32_t WK0EGS; + __IO uint32_t WK1EGS; + __IO uint32_t WK2EGS; + __IO uint32_t WK3EGS; + __IO uint32_t VD1EGS; + __IO uint32_t VD2EGS; + uint32_t RESERVED0[2]; +} stc_pwc_pdwkes_bit_t; + +typedef struct { + __IO uint32_t PTWK0F; + __IO uint32_t PTWK1F; + __IO uint32_t PTWK2F; + __IO uint32_t PTWK3F; + __IO uint32_t VD1WKF; + __IO uint32_t VD2WKF; + uint32_t RESERVED0[2]; +} stc_pwc_pdwkf0_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __IO uint32_t RXD0WKF; + __IO uint32_t RTCPRDWKF; + __IO uint32_t RTCALMWKF; + uint32_t RESERVED1[1]; + __IO uint32_t WKTMWKF; +} stc_pwc_pdwkf1_bit_t; + +typedef struct { + __IO uint32_t RAMPDC0; + __IO uint32_t RAMPDC1; + __IO uint32_t RAMPDC2; + __IO uint32_t RAMPDC3; + __IO uint32_t RAMPDC4; + __IO uint32_t RAMPDC5; + __IO uint32_t RAMPDC6; + __IO uint32_t RAMPDC7; + __IO uint32_t RAMPDC8; + __IO uint32_t RAMPDC9; + __IO uint32_t RAMPDC10; + uint32_t RESERVED0[21]; +} stc_pwc_rampc0_bit_t; + +typedef struct { + __IO uint32_t PRAMPDC0; + __IO uint32_t PRAMPDC1; + __IO uint32_t PRAMPDC2; + __IO uint32_t PRAMPDC3; + __IO uint32_t PRAMPDC4; + __IO uint32_t PRAMPDC5; + __IO uint32_t PRAMPDC6; + __IO uint32_t PRAMPDC7; + __IO uint32_t PRAMPDC8; + __IO uint32_t PRAMPDC9; + uint32_t RESERVED0[22]; +} stc_pwc_pramlpc_bit_t; + +typedef struct { + __IO uint32_t PVD1NMIS; + __IO uint32_t PVD1EDGS0; + __IO uint32_t PVD1EDGS1; + uint32_t RESERVED0[1]; + __IO uint32_t PVD2NMIS; + __IO uint32_t PVD2EDGS0; + __IO uint32_t PVD2EDGS1; + uint32_t RESERVED1[1]; +} stc_pwc_pvdicr_bit_t; + +typedef struct { + __IO uint32_t PVD1MON; + __IO uint32_t PVD1DETFLG; + uint32_t RESERVED0[2]; + __IO uint32_t PVD2MON; + __IO uint32_t PVD2DETFLG; + uint32_t RESERVED1[2]; +} stc_pwc_pvddsr_bit_t; + +typedef struct { + __IO uint32_t FLNWT; + __IO uint32_t CKSMRC; + uint32_t RESERVED0[12]; + __IO uint32_t EXBUSOE; + __IO uint32_t STOP; +} stc_pwc_stpmcr_bit_t; + +typedef struct { + __IO uint32_t FPRCB0; + __IO uint32_t FPRCB1; + __IO uint32_t FPRCB2; + __IO uint32_t FPRCB3; + uint32_t RESERVED0[12]; +} stc_pwc_fprc_bit_t; + +typedef struct { + uint32_t RESERVED0[5]; + __IO uint32_t LKUPREN; + uint32_t RESERVED1[2]; +} stc_rmu_prstcr0_bit_t; + +typedef struct { + __IO uint32_t PORF; + __IO uint32_t PINRF; + __IO uint32_t BORF; + __IO uint32_t PVD1RF; + __IO uint32_t PVD2RF; + __IO uint32_t WDRF; + __IO uint32_t SWDRF; + __IO uint32_t PDRF; + __IO uint32_t SWRF; + __IO uint32_t MPUERF; + __IO uint32_t RAPERF; + __IO uint32_t RAECRF; + __IO uint32_t CKFERF; + __IO uint32_t XTALERF; + __IO uint32_t LKUPRF; + uint32_t RESERVED0[15]; + __IO uint32_t MULTIRF; + __IO uint32_t CLRF; +} stc_rmu_rstf0_bit_t; + +typedef struct { + __IO uint32_t RESET; + uint32_t RESERVED0[7]; +} stc_rtc_cr0_bit_t; + +typedef struct { + __IO uint32_t PRDS0; + __IO uint32_t PRDS1; + __IO uint32_t PRDS2; + __IO uint32_t AMPM; + uint32_t RESERVED0[1]; + __IO uint32_t ONEHZOE; + __IO uint32_t ONEHZSEL; + __IO uint32_t START; +} stc_rtc_cr1_bit_t; + +typedef struct { + __IO uint32_t RWREQ; + __IO uint32_t RWEN; + __IO uint32_t PRDF; + __IO uint32_t ALMF; + uint32_t RESERVED0[1]; + __IO uint32_t PRDIE; + __IO uint32_t ALMIE; + __IO uint32_t ALME; +} stc_rtc_cr2_bit_t; + +typedef struct { + uint32_t RESERVED0[4]; + __IO uint32_t LRCEN; + uint32_t RESERVED1[2]; + __IO uint32_t RCKSEL; +} stc_rtc_cr3_bit_t; + +typedef struct { + __IO uint32_t HOURU0; + __IO uint32_t HOURU1; + __IO uint32_t HOURU2; + __IO uint32_t HOURU3; + __IO uint32_t HOURD0; + __IO uint32_t HOURD1; + uint32_t RESERVED0[2]; +} stc_rtc_hour_bit_t; + +typedef struct { + __IO uint32_t ALMHOURU0; + __IO uint32_t ALMHOURU1; + __IO uint32_t ALMHOURU2; + __IO uint32_t ALMHOURU3; + __IO uint32_t ALMHOURD0; + __IO uint32_t ALMHOURD1; + uint32_t RESERVED0[2]; +} stc_rtc_almhour_bit_t; + +typedef struct { + __IO uint32_t ALMWEEK0; + __IO uint32_t ALMWEEK1; + __IO uint32_t ALMWEEK2; + __IO uint32_t ALMWEEK3; + __IO uint32_t ALMWEEK4; + __IO uint32_t ALMWEEK5; + __IO uint32_t ALMWEEK6; + uint32_t RESERVED0[1]; +} stc_rtc_almweek_bit_t; + +typedef struct { + __IO uint32_t COMP8; + uint32_t RESERVED0[6]; + __IO uint32_t COMPEN; +} stc_rtc_errcrh_bit_t; + +typedef struct { + __IO uint32_t TPCT00; + __IO uint32_t TPCT01; + __IO uint32_t TPNF00; + __IO uint32_t TPNF01; + __IO uint32_t TPRSTE0; + __IO uint32_t TPIE0; + __IO uint32_t TSTPE0; + __IO uint32_t TPEN0; +} stc_rtc_tpcr0_bit_t; + +typedef struct { + __IO uint32_t TPCT10; + __IO uint32_t TPCT11; + __IO uint32_t TPNF10; + __IO uint32_t TPNF11; + __IO uint32_t TPRSTE1; + __IO uint32_t TPIE1; + __IO uint32_t TSTPE1; + __IO uint32_t TPEN1; +} stc_rtc_tpcr1_bit_t; + +typedef struct { + __IO uint32_t TPF0; + __IO uint32_t TPF1; + __IO uint32_t TPOVF; + uint32_t RESERVED0[5]; +} stc_rtc_tpsr_bit_t; + +typedef struct { + __IO uint32_t HOURTPU0; + __IO uint32_t HOURTPU1; + __IO uint32_t HOURTPU2; + __IO uint32_t HOURTPU3; + __IO uint32_t HOURTPD0; + __IO uint32_t HOURTPD1; + uint32_t RESERVED0[2]; +} stc_rtc_hourtp_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t BCE; + __IO uint32_t ATCEN0; + __IO uint32_t ATCEN1; + __IO uint32_t DDIR; + __IO uint32_t MULB; + uint32_t RESERVED1[10]; +} stc_sdioc_transmode_bit_t; + +typedef struct { + __IO uint32_t RESTYP0; + __IO uint32_t RESTYP1; + uint32_t RESERVED0[1]; + __IO uint32_t CCE; + __IO uint32_t ICE; + __IO uint32_t DAT; + __IO uint32_t TYP0; + __IO uint32_t TYP1; + __IO uint32_t IDX0; + __IO uint32_t IDX1; + __IO uint32_t IDX2; + __IO uint32_t IDX3; + __IO uint32_t IDX4; + __IO uint32_t IDX5; + uint32_t RESERVED1[2]; +} stc_sdioc_cmd_bit_t; + +typedef struct { + __I uint32_t CIC; + __I uint32_t CID; + __I uint32_t DA; + uint32_t RESERVED0[5]; + __I uint32_t WTA; + __I uint32_t RTA; + __I uint32_t BWE; + __I uint32_t BRE; + uint32_t RESERVED1[4]; + __I uint32_t CIN; + __I uint32_t CSS; + __I uint32_t CDL; + __I uint32_t WPL; + __I uint32_t DATL0; + __I uint32_t DATL1; + __I uint32_t DATL2; + __I uint32_t DATL3; + __I uint32_t CMDL; + uint32_t RESERVED2[7]; +} stc_sdioc_pstat_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t DW; + __IO uint32_t HSEN; + uint32_t RESERVED1[2]; + __IO uint32_t EXDW; + __IO uint32_t CDTL; + __IO uint32_t CDSS; +} stc_sdioc_hostcon_bit_t; + +typedef struct { + __IO uint32_t PWON; + uint32_t RESERVED0[7]; +} stc_sdioc_pwrcon_bit_t; + +typedef struct { + __IO uint32_t SABGR; + __IO uint32_t CR; + __IO uint32_t RWC; + __IO uint32_t IABG; + uint32_t RESERVED0[4]; +} stc_sdioc_blkgpcon_bit_t; + +typedef struct { + __IO uint32_t ICE; + uint32_t RESERVED0[1]; + __IO uint32_t CE; + uint32_t RESERVED1[5]; + __IO uint32_t FS0; + __IO uint32_t FS1; + __IO uint32_t FS2; + __IO uint32_t FS3; + __IO uint32_t FS4; + __IO uint32_t FS5; + __IO uint32_t FS6; + __IO uint32_t FS7; +} stc_sdioc_clkcon_bit_t; + +typedef struct { + __IO uint32_t RSTA; + __IO uint32_t RSTC; + __IO uint32_t RSTD; + uint32_t RESERVED0[5]; +} stc_sdioc_sftrst_bit_t; + +typedef struct { + __IO uint32_t CC; + __IO uint32_t TC; + __IO uint32_t BGE; + uint32_t RESERVED0[1]; + __IO uint32_t BWR; + __IO uint32_t BRR; + __IO uint32_t CIST; + __IO uint32_t CRM; + __I uint32_t CINT; + uint32_t RESERVED1[6]; + __I uint32_t EI; +} stc_sdioc_norintst_bit_t; + +typedef struct { + __IO uint32_t CTOE; + __IO uint32_t CCE; + __IO uint32_t CEBE; + __IO uint32_t CIE; + __IO uint32_t DTOE; + __IO uint32_t DCE; + __IO uint32_t DEBE; + uint32_t RESERVED0[1]; + __IO uint32_t ACE; + uint32_t RESERVED1[7]; +} stc_sdioc_errintst_bit_t; + +typedef struct { + __IO uint32_t CCEN; + __IO uint32_t TCEN; + __IO uint32_t BGEEN; + uint32_t RESERVED0[1]; + __IO uint32_t BWREN; + __IO uint32_t BRREN; + __IO uint32_t CISTEN; + __IO uint32_t CRMEN; + __IO uint32_t CINTEN; + uint32_t RESERVED1[7]; +} stc_sdioc_norintsten_bit_t; + +typedef struct { + __IO uint32_t CTOEEN; + __IO uint32_t CCEEN; + __IO uint32_t CEBEEN; + __IO uint32_t CIEEN; + __IO uint32_t DTOEEN; + __IO uint32_t DCEEN; + __IO uint32_t DEBEEN; + uint32_t RESERVED0[1]; + __IO uint32_t ACEEN; + uint32_t RESERVED1[7]; +} stc_sdioc_errintsten_bit_t; + +typedef struct { + __IO uint32_t CCSEN; + __IO uint32_t TCSEN; + __IO uint32_t BGESEN; + uint32_t RESERVED0[1]; + __IO uint32_t BWRSEN; + __IO uint32_t BRRSEN; + __IO uint32_t CISTSEN; + __IO uint32_t CRMSEN; + __IO uint32_t CINTSEN; + uint32_t RESERVED1[7]; +} stc_sdioc_norintsgen_bit_t; + +typedef struct { + __IO uint32_t CTOESEN; + __IO uint32_t CCESEN; + __IO uint32_t CEBESEN; + __IO uint32_t CIESEN; + __IO uint32_t DTOESEN; + __IO uint32_t DCESEN; + __IO uint32_t DEBESEN; + uint32_t RESERVED0[1]; + __IO uint32_t ACESEN; + uint32_t RESERVED1[7]; +} stc_sdioc_errintsgen_bit_t; + +typedef struct { + __I uint32_t NE; + __I uint32_t TOE; + __I uint32_t CE; + __I uint32_t EBE; + __I uint32_t IE; + uint32_t RESERVED0[2]; + __I uint32_t CMDE; + uint32_t RESERVED1[8]; +} stc_sdioc_atcerrst_bit_t; + +typedef struct { + __O uint32_t FNE; + __O uint32_t FTOE; + __O uint32_t FCE; + __O uint32_t FEBE; + __O uint32_t FIE; + uint32_t RESERVED0[2]; + __O uint32_t FCMDE; + uint32_t RESERVED1[8]; +} stc_sdioc_fea_bit_t; + +typedef struct { + __O uint32_t FCTOE; + __O uint32_t FCCE; + __O uint32_t FCEBE; + __O uint32_t FCIE; + __O uint32_t FDTOE; + __O uint32_t FDCE; + __O uint32_t FDEBE; + uint32_t RESERVED0[1]; + __O uint32_t FACE; + uint32_t RESERVED1[7]; +} stc_sdioc_fee_bit_t; + +typedef struct { + __IO uint32_t SPIMDS; + __IO uint32_t TXMDS; + uint32_t RESERVED0[1]; + __IO uint32_t MSTR; + __IO uint32_t SPLPBK; + __IO uint32_t SPLPBK2; + __IO uint32_t SPE; + __IO uint32_t CSUSPE; + __IO uint32_t EIE; + __IO uint32_t TXIE; + __IO uint32_t RXIE; + __IO uint32_t IDIE; + __IO uint32_t MODFE; + __IO uint32_t PATE; + __IO uint32_t PAOE; + __IO uint32_t PAE; + uint32_t RESERVED1[16]; +} stc_spi_cr1_bit_t; + +typedef struct { + __IO uint32_t FTHLV0; + __IO uint32_t FTHLV1; + uint32_t RESERVED0[4]; + __IO uint32_t SPRDTD; + uint32_t RESERVED1[1]; + __IO uint32_t SS0PV; + __IO uint32_t SS1PV; + __IO uint32_t SS2PV; + __IO uint32_t SS3PV; + uint32_t RESERVED2[8]; + __IO uint32_t MSSI0; + __IO uint32_t MSSI1; + __IO uint32_t MSSI2; + uint32_t RESERVED3[1]; + __IO uint32_t MSSDL0; + __IO uint32_t MSSDL1; + __IO uint32_t MSSDL2; + uint32_t RESERVED4[1]; + __IO uint32_t MIDI0; + __IO uint32_t MIDI1; + __IO uint32_t MIDI2; + uint32_t RESERVED5[1]; +} stc_spi_cfg1_bit_t; + +typedef struct { + __IO uint32_t OVRERF; + __I uint32_t IDLNF; + __IO uint32_t MODFERF; + __IO uint32_t PERF; + __IO uint32_t UDRERF; + __I uint32_t TDEF; + uint32_t RESERVED0[1]; + __I uint32_t RDFF; + uint32_t RESERVED1[24]; +} stc_spi_sr_bit_t; + +typedef struct { + __IO uint32_t CPHA; + __IO uint32_t CPOL; + __IO uint32_t MBR0; + __IO uint32_t MBR1; + __IO uint32_t MBR2; + __IO uint32_t SSA0; + __IO uint32_t SSA1; + __IO uint32_t SSA2; + __IO uint32_t DSIZE0; + __IO uint32_t DSIZE1; + __IO uint32_t DSIZE2; + __IO uint32_t DSIZE3; + __IO uint32_t LSBF; + __IO uint32_t MIDIE; + __IO uint32_t MSSDLE; + __IO uint32_t MSSIE; + uint32_t RESERVED0[16]; +} stc_spi_cfg2_bit_t; + +typedef struct { + __IO uint32_t WTPRC; + uint32_t RESERVED0[31]; +} stc_sramc_wtpr_bit_t; + +typedef struct { + __IO uint32_t PYOAD; + uint32_t RESERVED0[15]; + __IO uint32_t ECCOAD; + __IO uint32_t BECCOAD; + uint32_t RESERVED1[6]; + __IO uint32_t ECCMOD0; + __IO uint32_t ECCMOD1; + __IO uint32_t BECCMOD0; + __IO uint32_t BECCMOD1; + uint32_t RESERVED2[4]; +} stc_sramc_ckcr_bit_t; + +typedef struct { + __IO uint32_t CKPRC; + uint32_t RESERVED0[31]; +} stc_sramc_ckpr_bit_t; + +typedef struct { + __IO uint32_t SRAM1_PYERR; + __IO uint32_t SRAM2_PYERR; + __IO uint32_t SRAM3_PYERR; + __IO uint32_t SRAMH_PYERR; + __IO uint32_t SRAM4_1ERR; + __IO uint32_t SRAM4_2ERR; + __IO uint32_t SRAMB_1ERR; + __IO uint32_t SRAMB_2ERR; + __IO uint32_t CACHE_PYERR; + uint32_t RESERVED0[23]; +} stc_sramc_cksr_bit_t; + +typedef struct { + __IO uint32_t PERI0; + __IO uint32_t PERI1; + uint32_t RESERVED0[2]; + __IO uint32_t CKS0; + __IO uint32_t CKS1; + __IO uint32_t CKS2; + __IO uint32_t CKS3; + __IO uint32_t WDPT0; + __IO uint32_t WDPT1; + __IO uint32_t WDPT2; + __IO uint32_t WDPT3; + uint32_t RESERVED1[4]; + __IO uint32_t SLPOFF; + uint32_t RESERVED2[14]; + __IO uint32_t ITS; +} stc_swdt_cr_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __IO uint32_t UDF; + __IO uint32_t REF; + uint32_t RESERVED1[14]; +} stc_swdt_sr_bit_t; + +typedef struct { + __IO uint32_t CSTA; + __IO uint32_t CAPMDA; + __IO uint32_t INTENA; + uint32_t RESERVED0[5]; + __IO uint32_t SYNSA; + __IO uint32_t SYNCLKA; + __IO uint32_t ASYNCLKA; + uint32_t RESERVED1[1]; + __IO uint32_t HSTAA; + __IO uint32_t HSTPA; + __IO uint32_t HCLEA; + __IO uint32_t HICPA; + __IO uint32_t CSTB; + __IO uint32_t CAPMDB; + __IO uint32_t INTENB; + uint32_t RESERVED2[5]; + __IO uint32_t SYNSB; + __IO uint32_t SYNCLKB; + __IO uint32_t ASYNCLKB; + uint32_t RESERVED3[1]; + __IO uint32_t HSTAB; + __IO uint32_t HSTPB; + __IO uint32_t HCLEB; + __IO uint32_t HICPB; +} stc_tmr0_bconr_bit_t; + +typedef struct { + __IO uint32_t CMFA; + uint32_t RESERVED0[15]; + __IO uint32_t CMFB; + uint32_t RESERVED1[15]; +} stc_tmr0_stflr_bit_t; + +typedef struct { + __IO uint32_t CSTA; + __IO uint32_t CAPMDA; + uint32_t RESERVED0[1]; + __IO uint32_t SYNSA; + uint32_t RESERVED1[4]; + __IO uint32_t SYNCLKA0; + __IO uint32_t SYNCLKA1; + __IO uint32_t ASYNCLKA0; + __IO uint32_t ASYNCLKA1; + __IO uint32_t SYNCLKAT0; + __IO uint32_t SYNCLKAT1; + uint32_t RESERVED2[2]; + __IO uint32_t CSTB; + __IO uint32_t CAPMDB; + uint32_t RESERVED3[1]; + __IO uint32_t SYNSB; + uint32_t RESERVED4[4]; + __IO uint32_t SYNCLKB0; + __IO uint32_t SYNCLKB1; + __IO uint32_t ASYNCLKB0; + __IO uint32_t ASYNCLKB1; + __IO uint32_t SYNCLKBT0; + __IO uint32_t SYNCLKBT1; + uint32_t RESERVED5[2]; +} stc_tmr2_bconr_bit_t; + +typedef struct { + __IO uint32_t CMENA; + __IO uint32_t OVENA; + uint32_t RESERVED0[14]; + __IO uint32_t CMENB; + __IO uint32_t OVENB; + uint32_t RESERVED1[14]; +} stc_tmr2_iconr_bit_t; + +typedef struct { + __IO uint32_t STACA0; + __IO uint32_t STACA1; + __IO uint32_t STPCA0; + __IO uint32_t STPCA1; + __IO uint32_t CMPCA0; + __IO uint32_t CMPCA1; + uint32_t RESERVED0[2]; + __IO uint32_t OUTENA; + uint32_t RESERVED1[3]; + __IO uint32_t NOFIENA; + __IO uint32_t NOFICKA0; + __IO uint32_t NOFICKA1; + uint32_t RESERVED2[1]; + __IO uint32_t STACB0; + __IO uint32_t STACB1; + __IO uint32_t STPCB0; + __IO uint32_t STPCB1; + __IO uint32_t CMPCB0; + __IO uint32_t CMPCB1; + uint32_t RESERVED3[2]; + __IO uint32_t OUTENB; + uint32_t RESERVED4[3]; + __IO uint32_t NOFIENB; + __IO uint32_t NOFICKB0; + __IO uint32_t NOFICKB1; + uint32_t RESERVED5[1]; +} stc_tmr2_pconr_bit_t; + +typedef struct { + __IO uint32_t HSTAA0; + __IO uint32_t HSTAA1; + __IO uint32_t HSTAA2; + uint32_t RESERVED0[1]; + __IO uint32_t HSTPA0; + __IO uint32_t HSTPA1; + __IO uint32_t HSTPA2; + uint32_t RESERVED1[1]; + __IO uint32_t HCLEA0; + __IO uint32_t HCLEA1; + __IO uint32_t HCLEA2; + uint32_t RESERVED2[1]; + __IO uint32_t HICPA0; + __IO uint32_t HICPA1; + __IO uint32_t HICPA2; + uint32_t RESERVED3[1]; + __IO uint32_t HSTAB0; + __IO uint32_t HSTAB1; + __IO uint32_t HSTAB2; + uint32_t RESERVED4[1]; + __IO uint32_t HSTPB0; + __IO uint32_t HSTPB1; + __IO uint32_t HSTPB2; + uint32_t RESERVED5[1]; + __IO uint32_t HCLEB0; + __IO uint32_t HCLEB1; + __IO uint32_t HCLEB2; + uint32_t RESERVED6[1]; + __IO uint32_t HICPB0; + __IO uint32_t HICPB1; + __IO uint32_t HICPB2; + uint32_t RESERVED7[1]; +} stc_tmr2_hconr_bit_t; + +typedef struct { + __IO uint32_t CMFA; + __IO uint32_t OVFA; + uint32_t RESERVED0[14]; + __IO uint32_t CMFB; + __IO uint32_t OVFB; + uint32_t RESERVED1[14]; +} stc_tmr2_stflr_bit_t; + +typedef struct { + __IO uint32_t OCEH; + __IO uint32_t OCEL; + __IO uint32_t OCPH; + __IO uint32_t OCPL; + __IO uint32_t OCIEH; + __IO uint32_t OCIEL; + __IO uint32_t OCFH; + __IO uint32_t OCFL; + uint32_t RESERVED0[8]; +} stc_tmr4_ocsr_bit_t; + +typedef struct { + __IO uint32_t CHBUFEN0; + __IO uint32_t CHBUFEN1; + __IO uint32_t CLBUFEN0; + __IO uint32_t CLBUFEN1; + __IO uint32_t MHBUFEN0; + __IO uint32_t MHBUFEN1; + __IO uint32_t MLBUFEN0; + __IO uint32_t MLBUFEN1; + __IO uint32_t LMCH; + __IO uint32_t LMCL; + __IO uint32_t LMMH; + __IO uint32_t LMML; + __IO uint32_t MCECH; + __IO uint32_t MCECL; + uint32_t RESERVED0[2]; +} stc_tmr4_ocer_bit_t; + +typedef struct { + __IO uint32_t OCFDCH; + __IO uint32_t OCFPKH; + __IO uint32_t OCFUCH; + __IO uint32_t OCFZRH; + __IO uint32_t OPDCH0; + __IO uint32_t OPDCH1; + __IO uint32_t OPPKH0; + __IO uint32_t OPPKH1; + __IO uint32_t OPUCH0; + __IO uint32_t OPUCH1; + __IO uint32_t OPZRH0; + __IO uint32_t OPZRH1; + __IO uint32_t OPNPKH0; + __IO uint32_t OPNPKH1; + __IO uint32_t OPNZRH0; + __IO uint32_t OPNZRH1; +} stc_tmr4_ocmrh_bit_t; + +typedef struct { + __IO uint32_t OCFDCL; + __IO uint32_t OCFPKL; + __IO uint32_t OCFUCL; + __IO uint32_t OCFZRL; + __IO uint32_t OPDCL0; + __IO uint32_t OPDCL1; + __IO uint32_t OPPKL0; + __IO uint32_t OPPKL1; + __IO uint32_t OPUCL0; + __IO uint32_t OPUCL1; + __IO uint32_t OPZRL0; + __IO uint32_t OPZRL1; + __IO uint32_t OPNPKL0; + __IO uint32_t OPNPKL1; + __IO uint32_t OPNZRL0; + __IO uint32_t OPNZRL1; + __IO uint32_t EOPNDCL0; + __IO uint32_t EOPNDCL1; + __IO uint32_t EOPNUCL0; + __IO uint32_t EOPNUCL1; + __IO uint32_t EOPDCL0; + __IO uint32_t EOPDCL1; + __IO uint32_t EOPPKL0; + __IO uint32_t EOPPKL1; + __IO uint32_t EOPUCL0; + __IO uint32_t EOPUCL1; + __IO uint32_t EOPZRL0; + __IO uint32_t EOPZRL1; + __IO uint32_t EOPNPKL0; + __IO uint32_t EOPNPKL1; + __IO uint32_t EOPNZRL0; + __IO uint32_t EOPNZRL1; +} stc_tmr4_ocmrl_bit_t; + +typedef struct { + __IO uint32_t CKDIV0; + __IO uint32_t CKDIV1; + __IO uint32_t CKDIV2; + __IO uint32_t CKDIV3; + __IO uint32_t CLEAR; + __IO uint32_t MODE; + __IO uint32_t STOP; + __IO uint32_t BUFEN; + __IO uint32_t IRQPEN; + __IO uint32_t IRQPF; + uint32_t RESERVED0[3]; + __IO uint32_t IRQZEN; + __IO uint32_t IRQZF; + __IO uint32_t ECKEN; +} stc_tmr4_ccsr_bit_t; + +typedef struct { + __IO uint32_t DIVCK0; + __IO uint32_t DIVCK1; + __IO uint32_t DIVCK2; + uint32_t RESERVED0[1]; + __IO uint32_t PWMMD0; + __IO uint32_t PWMMD1; + __IO uint32_t LVLS0; + __IO uint32_t LVLS1; + uint32_t RESERVED1[8]; +} stc_tmr4_pocr_bit_t; + +typedef struct { + __IO uint32_t RTIDU; + __IO uint32_t RTIDV; + __IO uint32_t RTIDW; + uint32_t RESERVED0[1]; + __I uint32_t RTIFU; + __IO uint32_t RTICU; + __IO uint32_t RTEU; + __IO uint32_t RTSU; + __I uint32_t RTIFV; + __IO uint32_t RTICV; + __IO uint32_t RTEV; + __IO uint32_t RTSV; + __I uint32_t RTIFW; + __IO uint32_t RTICW; + __IO uint32_t RTEW; + __IO uint32_t RTSW; +} stc_tmr4_rcsr_bit_t; + +typedef struct { + __IO uint32_t BUFEN0; + __IO uint32_t BUFEN1; + __IO uint32_t EVTOS0; + __IO uint32_t EVTOS1; + __IO uint32_t EVTOS2; + __IO uint32_t LMC; + uint32_t RESERVED0[2]; + __IO uint32_t EVTMS; + __IO uint32_t EVTDS; + uint32_t RESERVED1[2]; + __IO uint32_t DEN; + __IO uint32_t PEN; + __IO uint32_t UEN; + __IO uint32_t ZEN; +} stc_tmr4_scsr_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t MZCE; + __IO uint32_t MPCE; + uint32_t RESERVED1[8]; +} stc_tmr4_scmr_bit_t; + +typedef struct { + __IO uint32_t OEUH; + __IO uint32_t OEUL; + __IO uint32_t OEVH; + __IO uint32_t OEVL; + __IO uint32_t OEWH; + __IO uint32_t OEWL; + __IO uint32_t ODT0; + __IO uint32_t ODT1; + __IO uint32_t MOE; + __IO uint32_t AOE; + uint32_t RESERVED0[6]; + __IO uint32_t OSUH0; + __IO uint32_t OSUH1; + __IO uint32_t OSUL0; + __IO uint32_t OSUL1; + __IO uint32_t OSVH0; + __IO uint32_t OSVH1; + __IO uint32_t OSVL0; + __IO uint32_t OSVL1; + __IO uint32_t OSWH0; + __IO uint32_t OSWH1; + __IO uint32_t OSWL0; + __IO uint32_t OSWL1; + uint32_t RESERVED1[4]; +} stc_tmr4_pscr_bit_t; + +typedef struct { + __IO uint32_t EVTRS0; + __IO uint32_t EVTRS1; + __IO uint32_t EVTRS2; + __IO uint32_t PCTS; + uint32_t RESERVED0[12]; +} stc_tmr4_scer_bit_t; + +typedef struct { + __IO uint32_t START; + __IO uint32_t DIR; + __IO uint32_t MODE; + uint32_t RESERVED0[1]; + __IO uint32_t CKDIV0; + __IO uint32_t CKDIV1; + __IO uint32_t CKDIV2; + __IO uint32_t CKDIV3; + __IO uint32_t OVSTP; + uint32_t RESERVED1[7]; + __IO uint32_t ZMSKREV; + __IO uint32_t ZMSKPOS; + __IO uint32_t ZMSKVAL0; + __IO uint32_t ZMSKVAL1; + uint32_t RESERVED2[12]; +} stc_tmr6_gconr_bit_t; + +typedef struct { + __IO uint32_t INTENA; + __IO uint32_t INTENB; + __IO uint32_t INTENC; + __IO uint32_t INTEND; + __IO uint32_t INTENE; + __IO uint32_t INTENF; + __IO uint32_t INTENOVF; + __IO uint32_t INTENUDF; + __IO uint32_t INTENDTE; + uint32_t RESERVED0[7]; + __IO uint32_t INTENSAU; + __IO uint32_t INTENSAD; + __IO uint32_t INTENSBU; + __IO uint32_t INTENSBD; + uint32_t RESERVED1[12]; +} stc_tmr6_iconr_bit_t; + +typedef struct { + __IO uint32_t BENA; + __IO uint32_t BSEA; + __IO uint32_t BTRUA; + __IO uint32_t BTRDA; + __IO uint32_t BENB; + __IO uint32_t BSEB; + __IO uint32_t BTRUB; + __IO uint32_t BTRDB; + __IO uint32_t BENP; + __IO uint32_t BSEP; + __IO uint32_t BTRUP; + __IO uint32_t BTRDP; + uint32_t RESERVED0[4]; + __IO uint32_t BENSPA; + __IO uint32_t BSESPA; + __IO uint32_t BTRUSPA; + __IO uint32_t BTRDSPA; + __IO uint32_t BENSPB; + __IO uint32_t BSESPB; + __IO uint32_t BTRUSPB; + __IO uint32_t BTRDSPB; + uint32_t RESERVED1[8]; +} stc_tmr6_bconr_bit_t; + +typedef struct { + __IO uint32_t DTCEN; + __IO uint32_t SEPA; + uint32_t RESERVED0[2]; + __IO uint32_t DTBENU; + __IO uint32_t DTBEND; + __IO uint32_t DTBTRU; + __IO uint32_t DTBTRD; + uint32_t RESERVED1[24]; +} stc_tmr6_dconr_bit_t; + +typedef struct { + __IO uint32_t STACA0; + __IO uint32_t STACA1; + __IO uint32_t STPCA0; + __IO uint32_t STPCA1; + __IO uint32_t OVFCA0; + __IO uint32_t OVFCA1; + __IO uint32_t UDFCA0; + __IO uint32_t UDFCA1; + __IO uint32_t CMAUCA0; + __IO uint32_t CMAUCA1; + __IO uint32_t CMADCA0; + __IO uint32_t CMADCA1; + __IO uint32_t CMBUCA0; + __IO uint32_t CMBUCA1; + __IO uint32_t CMBDCA0; + __IO uint32_t CMBDCA1; + __IO uint32_t FORCA0; + __IO uint32_t FORCA1; + uint32_t RESERVED0[2]; + __IO uint32_t EMBCA0; + __IO uint32_t EMBCA1; + __IO uint32_t EMBRA0; + __IO uint32_t EMBRA1; + __IO uint32_t EMBSA0; + __IO uint32_t EMBSA1; + uint32_t RESERVED1[2]; + __IO uint32_t OUTENA; + uint32_t RESERVED2[2]; + __IO uint32_t CAPMDA; +} stc_tmr6_pcnar_bit_t; + +typedef struct { + __IO uint32_t STACB0; + __IO uint32_t STACB1; + __IO uint32_t STPCB0; + __IO uint32_t STPCB1; + __IO uint32_t OVFCB0; + __IO uint32_t OVFCB1; + __IO uint32_t UDFCB0; + __IO uint32_t UDFCB1; + __IO uint32_t CMAUCB0; + __IO uint32_t CMAUCB1; + __IO uint32_t CMADCB0; + __IO uint32_t CMADCB1; + __IO uint32_t CMBUCB0; + __IO uint32_t CMBUCB1; + __IO uint32_t CMBDCB0; + __IO uint32_t CMBDCB1; + __IO uint32_t FORCB0; + __IO uint32_t FORCB1; + uint32_t RESERVED0[2]; + __IO uint32_t EMBCB0; + __IO uint32_t EMBCB1; + __IO uint32_t EMBRB0; + __IO uint32_t EMBRB1; + __IO uint32_t EMBSB0; + __IO uint32_t EMBSB1; + uint32_t RESERVED1[2]; + __IO uint32_t OUTENB; + uint32_t RESERVED2[2]; + __IO uint32_t CAPMDB; +} stc_tmr6_pcnbr_bit_t; + +typedef struct { + __IO uint32_t NOFIENGA; + __IO uint32_t NOFICKGA0; + __IO uint32_t NOFICKGA1; + uint32_t RESERVED0[1]; + __IO uint32_t NOFIENGB; + __IO uint32_t NOFICKGB0; + __IO uint32_t NOFICKGB1; + uint32_t RESERVED1[25]; +} stc_tmr6_fcngr_bit_t; + +typedef struct { + uint32_t RESERVED0[8]; + __IO uint32_t SPPERIA; + __IO uint32_t SPPERIB; + uint32_t RESERVED1[6]; + __IO uint32_t PCNTE0; + __IO uint32_t PCNTE1; + __IO uint32_t PCNTS0; + __IO uint32_t PCNTS1; + __IO uint32_t PCNTS2; + uint32_t RESERVED2[11]; +} stc_tmr6_vperr_bit_t; + +typedef struct { + __IO uint32_t CMAF; + __IO uint32_t CMBF; + __IO uint32_t CMCF; + __IO uint32_t CMDF; + __IO uint32_t CMEF; + __IO uint32_t CMFF; + __IO uint32_t OVFF; + __IO uint32_t UDFF; + __I uint32_t DTEF; + __IO uint32_t CMSAUF; + __IO uint32_t CMSADF; + __IO uint32_t CMSBUF; + __IO uint32_t CMSBDF; + uint32_t RESERVED0[8]; + __I uint32_t VPERNUM0; + __I uint32_t VPERNUM1; + __I uint32_t VPERNUM2; + uint32_t RESERVED1[7]; + __I uint32_t DIRF; +} stc_tmr6_stflr_bit_t; + +typedef struct { + __IO uint32_t HSTA0; + __IO uint32_t HSTA1; + __IO uint32_t HSTA2; + __IO uint32_t HSTA3; + uint32_t RESERVED0[3]; + __IO uint32_t STAS; + __IO uint32_t HSTA8; + __IO uint32_t HSTA9; + __IO uint32_t HSTA10; + __IO uint32_t HSTA11; + uint32_t RESERVED1[4]; + __IO uint32_t HSTA16; + __IO uint32_t HSTA17; + __IO uint32_t HSTA18; + __IO uint32_t HSTA19; + __IO uint32_t HSTA20; + __IO uint32_t HSTA21; + __IO uint32_t HSTA22; + __IO uint32_t HSTA23; + uint32_t RESERVED2[8]; +} stc_tmr6_hstar_bit_t; + +typedef struct { + __IO uint32_t HSTP0; + __IO uint32_t HSTP1; + __IO uint32_t HSTP2; + __IO uint32_t HSTP3; + uint32_t RESERVED0[3]; + __IO uint32_t STPS; + __IO uint32_t HSTP8; + __IO uint32_t HSTP9; + __IO uint32_t HSTP10; + __IO uint32_t HSTP11; + uint32_t RESERVED1[4]; + __IO uint32_t HSTP16; + __IO uint32_t HSTP17; + __IO uint32_t HSTP18; + __IO uint32_t HSTP19; + __IO uint32_t HSTP20; + __IO uint32_t HSTP21; + __IO uint32_t HSTP22; + __IO uint32_t HSTP23; + uint32_t RESERVED2[8]; +} stc_tmr6_hstpr_bit_t; + +typedef struct { + __IO uint32_t HCLE0; + __IO uint32_t HCLE1; + __IO uint32_t HCLE2; + __IO uint32_t HCLE3; + uint32_t RESERVED0[3]; + __IO uint32_t CLES; + __IO uint32_t HCLE8; + __IO uint32_t HCLE9; + __IO uint32_t HCLE10; + __IO uint32_t HCLE11; + uint32_t RESERVED1[4]; + __IO uint32_t HCLE16; + __IO uint32_t HCLE17; + __IO uint32_t HCLE18; + __IO uint32_t HCLE19; + __IO uint32_t HCLE20; + __IO uint32_t HCLE21; + __IO uint32_t HCLE22; + __IO uint32_t HCLE23; + uint32_t RESERVED2[8]; +} stc_tmr6_hclrr_bit_t; + +typedef struct { + __IO uint32_t HUPD0; + __IO uint32_t HUPD1; + __IO uint32_t HUPD2; + __IO uint32_t HUPD3; + uint32_t RESERVED0[3]; + __IO uint32_t UPDS; + __IO uint32_t HUPD8; + __IO uint32_t HUPD9; + __IO uint32_t HUPD10; + __IO uint32_t HUPD11; + uint32_t RESERVED1[4]; + __IO uint32_t HUPD16; + __IO uint32_t HUPD17; + __IO uint32_t HUPD18; + __IO uint32_t HUPD19; + __IO uint32_t HUPD20; + __IO uint32_t HUPD21; + __IO uint32_t HUPD22; + __IO uint32_t HUPD23; + uint32_t RESERVED2[8]; +} stc_tmr6_hupdr_bit_t; + +typedef struct { + __IO uint32_t HCPA0; + __IO uint32_t HCPA1; + __IO uint32_t HCPA2; + __IO uint32_t HCPA3; + uint32_t RESERVED0[4]; + __IO uint32_t HCPA8; + __IO uint32_t HCPA9; + __IO uint32_t HCPA10; + __IO uint32_t HCPA11; + uint32_t RESERVED1[4]; + __IO uint32_t HCPA16; + __IO uint32_t HCPA17; + __IO uint32_t HCPA18; + __IO uint32_t HCPA19; + __IO uint32_t HCPA20; + __IO uint32_t HCPA21; + __IO uint32_t HCPA22; + __IO uint32_t HCPA23; + uint32_t RESERVED2[8]; +} stc_tmr6_hcpar_bit_t; + +typedef struct { + __IO uint32_t HCPB0; + __IO uint32_t HCPB1; + __IO uint32_t HCPB2; + __IO uint32_t HCPB3; + uint32_t RESERVED0[4]; + __IO uint32_t HCPB8; + __IO uint32_t HCPB9; + __IO uint32_t HCPB10; + __IO uint32_t HCPB11; + uint32_t RESERVED1[4]; + __IO uint32_t HCPB16; + __IO uint32_t HCPB17; + __IO uint32_t HCPB18; + __IO uint32_t HCPB19; + __IO uint32_t HCPB20; + __IO uint32_t HCPB21; + __IO uint32_t HCPB22; + __IO uint32_t HCPB23; + uint32_t RESERVED2[8]; +} stc_tmr6_hcpbr_bit_t; + +typedef struct { + __IO uint32_t HCUP0; + __IO uint32_t HCUP1; + __IO uint32_t HCUP2; + __IO uint32_t HCUP3; + __IO uint32_t HCUP4; + __IO uint32_t HCUP5; + __IO uint32_t HCUP6; + __IO uint32_t HCUP7; + __IO uint32_t HCUP8; + __IO uint32_t HCUP9; + __IO uint32_t HCUP10; + __IO uint32_t HCUP11; + uint32_t RESERVED0[4]; + __IO uint32_t HCUP16; + __IO uint32_t HCUP17; + __IO uint32_t HCUP18; + __IO uint32_t HCUP19; + __IO uint32_t HCUP20; + __IO uint32_t HCUP21; + __IO uint32_t HCUP22; + __IO uint32_t HCUP23; + uint32_t RESERVED1[8]; +} stc_tmr6_hcupr_bit_t; + +typedef struct { + __IO uint32_t HCDO0; + __IO uint32_t HCDO1; + __IO uint32_t HCDO2; + __IO uint32_t HCDO3; + __IO uint32_t HCDO4; + __IO uint32_t HCDO5; + __IO uint32_t HCDO6; + __IO uint32_t HCDO7; + __IO uint32_t HCDO8; + __IO uint32_t HCDO9; + __IO uint32_t HCDO10; + __IO uint32_t HCDO11; + uint32_t RESERVED0[4]; + __IO uint32_t HCDO16; + __IO uint32_t HCDO17; + __IO uint32_t HCDO18; + __IO uint32_t HCDO19; + __IO uint32_t HCDO20; + __IO uint32_t HCDO21; + __IO uint32_t HCDO22; + __IO uint32_t HCDO23; + uint32_t RESERVED1[8]; +} stc_tmr6_hcdor_bit_t; + +typedef struct { + __IO uint32_t NOFIENTA; + __IO uint32_t NOFICKTA0; + __IO uint32_t NOFICKTA1; + uint32_t RESERVED0[1]; + __IO uint32_t NOFIENTB; + __IO uint32_t NOFICKTB0; + __IO uint32_t NOFICKTB1; + uint32_t RESERVED1[1]; + __IO uint32_t NOFIENTC; + __IO uint32_t NOFICKTC0; + __IO uint32_t NOFICKTC1; + uint32_t RESERVED2[1]; + __IO uint32_t NOFIENTD; + __IO uint32_t NOFICKTD0; + __IO uint32_t NOFICKTD1; + uint32_t RESERVED3[17]; +} stc_tmr6cr_fcntr_bit_t; + +typedef struct { + __IO uint32_t SSTA1; + __IO uint32_t SSTA2; + __IO uint32_t SSTA3; + __IO uint32_t SSTA4; + __IO uint32_t SSTA5; + __IO uint32_t SSTA6; + __IO uint32_t SSTA7; + __IO uint32_t SSTA8; + uint32_t RESERVED0[24]; +} stc_tmr6cr_sstar_bit_t; + +typedef struct { + __IO uint32_t SSTP1; + __IO uint32_t SSTP2; + __IO uint32_t SSTP3; + __IO uint32_t SSTP4; + __IO uint32_t SSTP5; + __IO uint32_t SSTP6; + __IO uint32_t SSTP7; + __IO uint32_t SSTP8; + uint32_t RESERVED0[24]; +} stc_tmr6cr_sstpr_bit_t; + +typedef struct { + __IO uint32_t SCLE1; + __IO uint32_t SCLE2; + __IO uint32_t SCLE3; + __IO uint32_t SCLE4; + __IO uint32_t SCLE5; + __IO uint32_t SCLE6; + __IO uint32_t SCLE7; + __IO uint32_t SCLE8; + uint32_t RESERVED0[24]; +} stc_tmr6cr_sclrr_bit_t; + +typedef struct { + __IO uint32_t SUPD1; + __IO uint32_t SUPD2; + __IO uint32_t SUPD3; + __IO uint32_t SUPD4; + __IO uint32_t SUPD5; + __IO uint32_t SUPD6; + __IO uint32_t SUPD7; + __IO uint32_t SUPD8; + uint32_t RESERVED0[24]; +} stc_tmr6cr_supdr_bit_t; + +typedef struct { + __IO uint32_t START; + __IO uint32_t DIR; + __IO uint32_t MODE; + __IO uint32_t SYNST; + uint32_t RESERVED0[4]; + __IO uint32_t OVSTP; + uint32_t RESERVED1[3]; + __IO uint32_t ITENOVF; + __IO uint32_t ITENUDF; + __IO uint32_t OVFF; + __IO uint32_t UDFF; +} stc_tmra_bcstr_bit_t; + +typedef struct { + __IO uint32_t HSTA0; + __IO uint32_t HSTA1; + __IO uint32_t HSTA2; + uint32_t RESERVED0[1]; + __IO uint32_t HSTP0; + __IO uint32_t HSTP1; + __IO uint32_t HSTP2; + uint32_t RESERVED1[1]; + __IO uint32_t HCLE0; + __IO uint32_t HCLE1; + __IO uint32_t HCLE2; + uint32_t RESERVED2[1]; + __IO uint32_t HCLE3; + __IO uint32_t HCLE4; + __IO uint32_t HCLE5; + __IO uint32_t HCLE6; +} stc_tmra_hconr_bit_t; + +typedef struct { + __IO uint32_t HCUP0; + __IO uint32_t HCUP1; + __IO uint32_t HCUP2; + __IO uint32_t HCUP3; + __IO uint32_t HCUP4; + __IO uint32_t HCUP5; + __IO uint32_t HCUP6; + __IO uint32_t HCUP7; + __IO uint32_t HCUP8; + __IO uint32_t HCUP9; + __IO uint32_t HCUP10; + __IO uint32_t HCUP11; + __IO uint32_t HCUP12; + uint32_t RESERVED0[3]; +} stc_tmra_hcupr_bit_t; + +typedef struct { + __IO uint32_t HCDO0; + __IO uint32_t HCDO1; + __IO uint32_t HCDO2; + __IO uint32_t HCDO3; + __IO uint32_t HCDO4; + __IO uint32_t HCDO5; + __IO uint32_t HCDO6; + __IO uint32_t HCDO7; + __IO uint32_t HCDO8; + __IO uint32_t HCDO9; + __IO uint32_t HCDO10; + __IO uint32_t HCDO11; + __IO uint32_t HCDO12; + uint32_t RESERVED0[3]; +} stc_tmra_hcdor_bit_t; + +typedef struct { + __IO uint32_t ITEN1; + __IO uint32_t ITEN2; + __IO uint32_t ITEN3; + __IO uint32_t ITEN4; + uint32_t RESERVED0[12]; +} stc_tmra_iconr_bit_t; + +typedef struct { + __IO uint32_t ETEN1; + __IO uint32_t ETEN2; + __IO uint32_t ETEN3; + __IO uint32_t ETEN4; + uint32_t RESERVED0[12]; +} stc_tmra_econr_bit_t; + +typedef struct { + __IO uint32_t NOFIENTG; + uint32_t RESERVED0[7]; + __IO uint32_t NOFIENCA; + uint32_t RESERVED1[3]; + __IO uint32_t NOFIENCB; + uint32_t RESERVED2[3]; +} stc_tmra_fconr_bit_t; + +typedef struct { + __IO uint32_t CMPF1; + __IO uint32_t CMPF2; + __IO uint32_t CMPF3; + __IO uint32_t CMPF4; + uint32_t RESERVED0[12]; +} stc_tmra_stflr_bit_t; + +typedef struct { + __IO uint32_t BEN; + __IO uint32_t BSE0; + __IO uint32_t BSE1; + uint32_t RESERVED0[13]; +} stc_tmra_bconr_bit_t; + +typedef struct { + __IO uint32_t CAPMD; + uint32_t RESERVED0[3]; + __IO uint32_t HICP0; + __IO uint32_t HICP1; + __IO uint32_t HICP2; + uint32_t RESERVED1[1]; + __IO uint32_t HICP3; + __IO uint32_t HICP4; + uint32_t RESERVED2[2]; + __IO uint32_t NOFIENCP; + uint32_t RESERVED3[3]; +} stc_tmra_cconr_bit_t; + +typedef struct { + __IO uint32_t STAC0; + __IO uint32_t STAC1; + __IO uint32_t STPC0; + __IO uint32_t STPC1; + __IO uint32_t CMPC0; + __IO uint32_t CMPC1; + __IO uint32_t PERC0; + __IO uint32_t PERC1; + __IO uint32_t FORC0; + __IO uint32_t FORC1; + uint32_t RESERVED0[2]; + __IO uint32_t OUTEN; + uint32_t RESERVED1[3]; +} stc_tmra_pconr_bit_t; + +typedef struct { + __IO uint32_t EN; + __IO uint32_t RUN; + uint32_t RESERVED0[30]; +} stc_trng_cr_bit_t; + +typedef struct { + __IO uint32_t LOAD; + uint32_t RESERVED0[31]; +} stc_trng_mr_bit_t; + +typedef struct { + __I uint32_t PE; + __I uint32_t FE; + uint32_t RESERVED0[1]; + __I uint32_t ORE; + __I uint32_t BE; + __I uint32_t RXNE; + __I uint32_t TC; + __I uint32_t TXE; + __I uint32_t RTOF; + __I uint32_t WKUP; + __I uint32_t LBD; + uint32_t RESERVED1[5]; + __I uint32_t MPB; + uint32_t RESERVED2[15]; +} stc_usart_sr_bit_t; + +typedef struct { + uint32_t RESERVED0[9]; + __IO uint32_t MPID; + uint32_t RESERVED1[22]; +} stc_usart_dr_bit_t; + +typedef struct { + __IO uint32_t RTOE; + __IO uint32_t RTOIE; + __IO uint32_t RE; + __IO uint32_t TE; + __IO uint32_t SLME; + __IO uint32_t RIE; + __IO uint32_t TCIE; + __IO uint32_t TXEIE; + uint32_t RESERVED0[1]; + __IO uint32_t PS; + __IO uint32_t PCE; + uint32_t RESERVED1[1]; + __IO uint32_t M; + uint32_t RESERVED2[2]; + __IO uint32_t OVER8; + __IO uint32_t CPE; + __IO uint32_t CFE; + uint32_t RESERVED3[1]; + __IO uint32_t CORE; + __IO uint32_t CRTOF; + __IO uint32_t CBE; + __IO uint32_t CWKUP; + __IO uint32_t CLBD; + __IO uint32_t MS; + uint32_t RESERVED4[3]; + __IO uint32_t ML; + __IO uint32_t FBME; + __IO uint32_t NFE; + __IO uint32_t SBS; +} stc_usart_cr1_bit_t; + +typedef struct { + __IO uint32_t MPE; + __IO uint32_t WKUPIE; + __IO uint32_t BEIE; + __IO uint32_t BEE; + __IO uint32_t LBDIE; + __IO uint32_t LBDL; + __IO uint32_t SBKL0; + __IO uint32_t SBKL1; + __IO uint32_t WKUPE; + uint32_t RESERVED0[2]; + __IO uint32_t CLKC0; + __IO uint32_t CLKC1; + __IO uint32_t STOP; + __IO uint32_t LINEN; + uint32_t RESERVED1[1]; + __IO uint32_t SBK; + __IO uint32_t SBKM; + uint32_t RESERVED2[14]; +} stc_usart_cr2_bit_t; + +typedef struct { + uint32_t RESERVED0[3]; + __IO uint32_t HDSEL; + __IO uint32_t LOOP; + __IO uint32_t SCEN; + uint32_t RESERVED1[2]; + __IO uint32_t RTSE; + __IO uint32_t CTSE; + uint32_t RESERVED2[11]; + __IO uint32_t BCN0; + __IO uint32_t BCN1; + __IO uint32_t BCN2; + uint32_t RESERVED3[8]; +} stc_usart_cr3_bit_t; + +typedef struct { + __IO uint32_t PSC0; + __IO uint32_t PSC1; + __IO uint32_t LBMPSC0; + __IO uint32_t LBMPSC1; + uint32_t RESERVED0[28]; +} stc_usart_pr_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t VBUSOVEN; + __IO uint32_t VBUSVAL; + uint32_t RESERVED1[24]; +} stc_usbfs_gvbuscfg_bit_t; + +typedef struct { + __IO uint32_t GINTMSK; + uint32_t RESERVED0[4]; + __IO uint32_t DMAEN; + uint32_t RESERVED1[1]; + __IO uint32_t TXFELVL; + __IO uint32_t PTXFELVL; + uint32_t RESERVED2[23]; +} stc_usbfs_gahbcfg_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t PHYSEL; + uint32_t RESERVED1[22]; + __IO uint32_t FHMOD; + __IO uint32_t FDMOD; + uint32_t RESERVED2[1]; +} stc_usbfs_gusbcfg_bit_t; + +typedef struct { + __IO uint32_t CSRST; + __IO uint32_t HSRST; + __IO uint32_t FCRST; + uint32_t RESERVED0[1]; + __IO uint32_t RXFFLSH; + __IO uint32_t TXFFLSH; + uint32_t RESERVED1[24]; + __I uint32_t DMAREQ; + __I uint32_t AHBIDL; +} stc_usbfs_grstctl_bit_t; + +typedef struct { + __I uint32_t CMOD; + __IO uint32_t MMIS; + uint32_t RESERVED0[1]; + __IO uint32_t SOF; + __I uint32_t RXFNE; + __I uint32_t NPTXFE; + __I uint32_t GINAKEFF; + __I uint32_t GONAKEFF; + uint32_t RESERVED1[2]; + __IO uint32_t ESUSP; + __IO uint32_t USBSUSP; + __IO uint32_t USBRST; + __IO uint32_t ENUMDNE; + __IO uint32_t ISOODRP; + __IO uint32_t EOPF; + uint32_t RESERVED2[2]; + __I uint32_t IEPINT; + __I uint32_t OEPINT; + __IO uint32_t IISOIXFR; + __IO uint32_t IPXFR_INCOMPISOOUT; + __IO uint32_t DATAFSUSP; + uint32_t RESERVED3[1]; + __I uint32_t HPRTINT; + __I uint32_t HCINT; + __I uint32_t PTXFE; + __IO uint32_t LPMINT; + __IO uint32_t CIDSCHG; + __IO uint32_t DISCINT; + __IO uint32_t VBUSVINT; + __IO uint32_t WKUINT; +} stc_usbfs_gintsts_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t MMISM; + uint32_t RESERVED1[1]; + __IO uint32_t SOFM; + __IO uint32_t RXFNEM; + __IO uint32_t NPTXFEM; + __IO uint32_t GINAKEFFM; + __IO uint32_t GONAKEFFM; + uint32_t RESERVED2[2]; + __IO uint32_t ESUSPM; + __IO uint32_t USBSUSPM; + __IO uint32_t USBRSTM; + __IO uint32_t ENUMDNEM; + __IO uint32_t ISOODRPM; + __IO uint32_t EOPFM; + uint32_t RESERVED3[2]; + __IO uint32_t IEPIM; + __IO uint32_t OEPIM; + __IO uint32_t IISOIXFRM; + __IO uint32_t IPXFRM_INCOMPISOOUTM; + __IO uint32_t DATAFSUSPM; + uint32_t RESERVED4[1]; + __IO uint32_t HPRTIM; + __IO uint32_t HCIM; + __IO uint32_t PTXFEM; + __IO uint32_t LPMINTM; + __IO uint32_t CIDSCHGM; + __IO uint32_t DISCIM; + __IO uint32_t VBUSVIM; + __IO uint32_t WKUIM; +} stc_usbfs_gintmsk_bit_t; + +typedef struct { + __IO uint32_t LPMEN; + __IO uint32_t LPMACK; + uint32_t RESERVED0[4]; + __IO uint32_t REMWAKE; + __IO uint32_t L1SSEN; + uint32_t RESERVED1[4]; + __IO uint32_t L1DSEN; + uint32_t RESERVED2[2]; + __I uint32_t SLPSTS; + __I uint32_t L1RSMOK; + uint32_t RESERVED3[7]; + __IO uint32_t SENDLPM; + uint32_t RESERVED4[3]; + __IO uint32_t ENBSEL; + uint32_t RESERVED5[3]; +} stc_usbfs_glpmcfg_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t FSLSS; + uint32_t RESERVED1[29]; +} stc_usbfs_hcfg_bit_t; + +typedef struct { + __I uint32_t PCSTS; + __IO uint32_t PCDET; + __IO uint32_t PENA; + __IO uint32_t PENCHNG; + uint32_t RESERVED0[2]; + __IO uint32_t PRES; + __IO uint32_t PSUSP; + __IO uint32_t PRST; + uint32_t RESERVED1[3]; + __IO uint32_t PWPR; + uint32_t RESERVED2[19]; +} stc_usbfs_hprt_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __IO uint32_t EPDIR; + uint32_t RESERVED1[1]; + __IO uint32_t LSDEV; + uint32_t RESERVED2[11]; + __IO uint32_t ODDFRM; + __IO uint32_t CHDIS; + __IO uint32_t CHENA; +} stc_usbfs_hcchar_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t CHH; + __IO uint32_t AHBERR; + __IO uint32_t STALL; + __IO uint32_t NAK; + __IO uint32_t ACK; + uint32_t RESERVED0[1]; + __IO uint32_t TXERR; + __IO uint32_t BBERR; + __IO uint32_t FRMOR; + __IO uint32_t DTERR; + uint32_t RESERVED1[21]; +} stc_usbfs_hcint_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t CHHM; + __IO uint32_t AHBERRM; + __IO uint32_t STALLM; + __IO uint32_t NAKM; + __IO uint32_t ACKM; + uint32_t RESERVED0[1]; + __IO uint32_t TXERRM; + __IO uint32_t BBERRM; + __IO uint32_t FRMORM; + __IO uint32_t DTERRM; + uint32_t RESERVED1[21]; +} stc_usbfs_hcintmsk_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t NZLSOHSK; + uint32_t RESERVED1[29]; +} stc_usbfs_dcfg_bit_t; + +typedef struct { + __IO uint32_t RWUSIG; + __IO uint32_t SDIS; + __I uint32_t GINSTS; + __I uint32_t GONSTS; + uint32_t RESERVED0[3]; + __O uint32_t SGINAK; + __O uint32_t CGINAK; + __O uint32_t SGONAK; + __O uint32_t CGONAK; + __IO uint32_t POPRGDNE; + uint32_t RESERVED1[20]; +} stc_usbfs_dctl_bit_t; + +typedef struct { + __I uint32_t SUSPSTS; + uint32_t RESERVED0[2]; + __I uint32_t EERR; + uint32_t RESERVED1[28]; +} stc_usbfs_dsts_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t TOM; + __IO uint32_t ITTXFEMSK; + __IO uint32_t INEPNMM; + __IO uint32_t INEPNEM; + uint32_t RESERVED1[6]; + __IO uint32_t NAKM; + uint32_t RESERVED2[18]; +} stc_usbfs_diepmsk_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t STUPM; + __IO uint32_t OTEPDM; + uint32_t RESERVED1[27]; +} stc_usbfs_doepmsk_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + uint32_t RESERVED1[1]; + __I uint32_t NAKSTS; + uint32_t RESERVED2[3]; + __IO uint32_t STALL; + uint32_t RESERVED3[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + uint32_t RESERVED4[2]; + __IO uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbfs_diepctl0_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t EPDISD; + uint32_t RESERVED0[1]; + __IO uint32_t TOC; + __IO uint32_t TTXFE; + uint32_t RESERVED1[1]; + __IO uint32_t INEPNE; + __I uint32_t TXFE; + uint32_t RESERVED2[24]; +} stc_usbfs_diepint_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __IO uint32_t USBAEP; + __I uint32_t EONUM_DPID; + __I uint32_t NAKSTS; + uint32_t RESERVED1[3]; + __IO uint32_t STALL; + uint32_t RESERVED2[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + __IO uint32_t SD0PID_SEVNFRM; + __IO uint32_t SODDFRM; + __IO uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbfs_diepctl_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + uint32_t RESERVED1[1]; + __I uint32_t NAKSTS; + uint32_t RESERVED2[2]; + __IO uint32_t SNPM; + __IO uint32_t STALL; + uint32_t RESERVED3[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + uint32_t RESERVED4[2]; + __IO uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbfs_doepctl0_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t EPDISD; + uint32_t RESERVED0[1]; + __IO uint32_t STUP; + __IO uint32_t OTEPDIS; + uint32_t RESERVED1[1]; + __IO uint32_t B2BSTUP; + uint32_t RESERVED2[25]; +} stc_usbfs_doepint_bit_t; + +typedef struct { + uint32_t RESERVED0[19]; + __IO uint32_t PKTCNT; + uint32_t RESERVED1[12]; +} stc_usbfs_doeptsiz0_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + __I uint32_t DPID; + __I uint32_t NAKSTS; + uint32_t RESERVED1[2]; + __IO uint32_t SNPM; + __IO uint32_t STALL; + uint32_t RESERVED2[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + __IO uint32_t SD0PID; + __IO uint32_t SD1PID; + __IO uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbfs_doepctl_bit_t; + +typedef struct { + __IO uint32_t STPPCLK; + __IO uint32_t GATEHCLK; + uint32_t RESERVED0[3]; + __IO uint32_t ENL1GTG; + __IO uint32_t PHYSLEEP; + __IO uint32_t SUSP; + uint32_t RESERVED1[24]; +} stc_usbfs_gcctl_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t VBUSOVEN; + __IO uint32_t VBUSVAL; + uint32_t RESERVED1[24]; +} stc_usbhs_gvbuscfg_bit_t; + +typedef struct { + __IO uint32_t GINTMSK; + uint32_t RESERVED0[4]; + __IO uint32_t DMAEN; + uint32_t RESERVED1[1]; + __IO uint32_t TXFELVL; + __IO uint32_t PTXFELVL; + uint32_t RESERVED2[23]; +} stc_usbhs_gahbcfg_bit_t; + +typedef struct { + uint32_t RESERVED0[6]; + __IO uint32_t PHYSEL; + uint32_t RESERVED1[8]; + __IO uint32_t PHYLPCS; + uint32_t RESERVED2[1]; + __IO uint32_t ULFSLS; + __IO uint32_t ULPIAR; + __IO uint32_t ULPICSM; + __IO uint32_t ULPIEVBUSD; + __IO uint32_t ULPIEVBUSI; + uint32_t RESERVED3[1]; + __IO uint32_t PCCI; + __IO uint32_t PTCI; + __IO uint32_t ULPIPD; + uint32_t RESERVED4[3]; + __IO uint32_t FHMOD; + __IO uint32_t FDMOD; + uint32_t RESERVED5[1]; +} stc_usbhs_gusbcfg_bit_t; + +typedef struct { + __IO uint32_t CSRST; + __IO uint32_t HSRST; + __IO uint32_t FCRST; + uint32_t RESERVED0[1]; + __IO uint32_t RXFFLSH; + __IO uint32_t TXFFLSH; + uint32_t RESERVED1[24]; + __I uint32_t DMAREQ; + __I uint32_t AHBIDL; +} stc_usbhs_grstctl_bit_t; + +typedef struct { + __I uint32_t CMOD; + __IO uint32_t MMIS; + uint32_t RESERVED0[1]; + __IO uint32_t SOF; + __I uint32_t RXFNE; + __I uint32_t NPTXFE; + __I uint32_t GINAKEFF; + __I uint32_t GONAKEFF; + uint32_t RESERVED1[2]; + __IO uint32_t ESUSP; + __IO uint32_t USBSUSP; + __IO uint32_t USBRST; + __IO uint32_t ENUMDNE; + __IO uint32_t ISOODRP; + __IO uint32_t EOPF; + uint32_t RESERVED2[2]; + __I uint32_t IEPINT; + __I uint32_t OEPINT; + __IO uint32_t IISOIXFR; + __IO uint32_t IPXFR_INCOMPISOOUT; + __IO uint32_t DATAFSUSP; + uint32_t RESERVED3[1]; + __I uint32_t HPRTINT; + __I uint32_t HCINT; + __I uint32_t PTXFE; + __IO uint32_t LPMINT; + __IO uint32_t CIDSCHG; + __IO uint32_t DISCINT; + __IO uint32_t VBUSVINT; + __IO uint32_t WKUINT; +} stc_usbhs_gintsts_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t MMISM; + uint32_t RESERVED1[1]; + __IO uint32_t SOFM; + __IO uint32_t RXFNEM; + __IO uint32_t NPTXFEM; + __IO uint32_t GINAKEFFM; + __IO uint32_t GONAKEFFM; + uint32_t RESERVED2[2]; + __IO uint32_t ESUSPM; + __IO uint32_t USBSUSPM; + __IO uint32_t USBRSTM; + __IO uint32_t ENUMDNEM; + __IO uint32_t ISOODRPM; + __IO uint32_t EOPFM; + uint32_t RESERVED3[2]; + __IO uint32_t IEPIM; + __IO uint32_t OEPIM; + __IO uint32_t IISOIXFRM; + __IO uint32_t IPXFRM_INCOMPISOOUTM; + __IO uint32_t DATAFSUSPM; + uint32_t RESERVED4[1]; + __IO uint32_t HPRTIM; + __IO uint32_t HCIM; + __IO uint32_t PTXFEM; + __IO uint32_t LPMINTM; + __IO uint32_t CIDSCHGM; + __IO uint32_t DISCIM; + __IO uint32_t VBUSVIM; + __IO uint32_t WKUIM; +} stc_usbhs_gintmsk_bit_t; + +typedef struct { + __IO uint32_t LPMEN; + __IO uint32_t LPMACK; + uint32_t RESERVED0[4]; + __IO uint32_t REMWAKE; + __IO uint32_t L1SSEN; + uint32_t RESERVED1[4]; + __IO uint32_t L1DSEN; + uint32_t RESERVED2[2]; + __I uint32_t SLPSTS; + __I uint32_t L1RSMOK; + uint32_t RESERVED3[7]; + __IO uint32_t SENDLPM; + uint32_t RESERVED4[3]; + __IO uint32_t ENBSEL; + uint32_t RESERVED5[3]; +} stc_usbhs_glpmcfg_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t FSLSS; + uint32_t RESERVED1[29]; +} stc_usbhs_hcfg_bit_t; + +typedef struct { + __I uint32_t PCSTS; + __IO uint32_t PCDET; + __IO uint32_t PENA; + __IO uint32_t PENCHNG; + __IO uint32_t POCA; + __IO uint32_t POCCHNG; + __IO uint32_t PRES; + __IO uint32_t PSUSP; + __IO uint32_t PRST; + uint32_t RESERVED0[3]; + __IO uint32_t PWPR; + uint32_t RESERVED1[19]; +} stc_usbhs_hprt_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __IO uint32_t EPDIR; + uint32_t RESERVED1[1]; + __IO uint32_t LSDEV; + uint32_t RESERVED2[11]; + __IO uint32_t ODDFRM; + __IO uint32_t CHDIS; + __IO uint32_t CHENA; +} stc_usbhs_hcchar_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __IO uint32_t COMPLSPLT; + uint32_t RESERVED1[14]; + __IO uint32_t SPLITEN; +} stc_usbhs_hcsplt_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t CHH; + __IO uint32_t AHBERR; + __IO uint32_t STALL; + __IO uint32_t NAK; + __IO uint32_t ACK; + __IO uint32_t NYET; + __IO uint32_t TXERR; + __IO uint32_t BBERR; + __IO uint32_t FRMOR; + __IO uint32_t DTERR; + uint32_t RESERVED0[21]; +} stc_usbhs_hcint_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t CHHM; + __IO uint32_t AHBERRM; + __IO uint32_t STALLM; + __IO uint32_t NAKM; + __IO uint32_t ACKM; + __IO uint32_t NYETM; + __IO uint32_t TXERRM; + __IO uint32_t BBERRM; + __IO uint32_t FRMORM; + __IO uint32_t DTERRM; + uint32_t RESERVED0[21]; +} stc_usbhs_hcintmsk_bit_t; + +typedef struct { + uint32_t RESERVED0[31]; + __IO uint32_t DOPING; +} stc_usbhs_hctsiz_bit_t; + +typedef struct { + uint32_t RESERVED0[2]; + __IO uint32_t NZLSOHSK; + uint32_t RESERVED1[29]; +} stc_usbhs_dcfg_bit_t; + +typedef struct { + __IO uint32_t RWUSIG; + __IO uint32_t SDIS; + __I uint32_t GINSTS; + __I uint32_t GONSTS; + uint32_t RESERVED0[3]; + __IO uint32_t SGINAK; + __IO uint32_t CGINAK; + __IO uint32_t SGONAK; + __IO uint32_t CGONAK; + __IO uint32_t POPRGDNE; + uint32_t RESERVED1[20]; +} stc_usbhs_dctl_bit_t; + +typedef struct { + __I uint32_t SUSPSTS; + uint32_t RESERVED0[2]; + __I uint32_t EERR; + uint32_t RESERVED1[28]; +} stc_usbhs_dsts_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t TOM; + __IO uint32_t TTXFEMSK; + __IO uint32_t INEPNMM; + __IO uint32_t INEPNEM; + uint32_t RESERVED1[1]; + __IO uint32_t TXFURM; + uint32_t RESERVED2[4]; + __IO uint32_t NAKM; + uint32_t RESERVED3[18]; +} stc_usbhs_diepmsk_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t STUPM; + __IO uint32_t OTEPDM; + uint32_t RESERVED1[1]; + __IO uint32_t B2BSTUP; + uint32_t RESERVED2[1]; + __IO uint32_t OPEM; + uint32_t RESERVED3[5]; + __IO uint32_t NYETM; + uint32_t RESERVED4[17]; +} stc_usbhs_doepmsk_bit_t; + +typedef struct { + __IO uint32_t NONISOTHREN; + __IO uint32_t ISOTHREN; + uint32_t RESERVED0[14]; + __IO uint32_t RXTHREN; + uint32_t RESERVED1[10]; + __IO uint32_t ARPEN; + uint32_t RESERVED2[4]; +} stc_usbhs_dthrctl_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t IEP1INT; + uint32_t RESERVED1[15]; + __IO uint32_t OEP1INT; + uint32_t RESERVED2[14]; +} stc_usbhs_deachint_bit_t; + +typedef struct { + uint32_t RESERVED0[1]; + __IO uint32_t IEP1INTM; + uint32_t RESERVED1[15]; + __IO uint32_t OEP1INTM; + uint32_t RESERVED2[14]; +} stc_usbhs_deachintmsk_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t TOM; + __IO uint32_t TTXFEMSK; + __IO uint32_t INEPNMM; + __IO uint32_t INEPNEM; + uint32_t RESERVED1[1]; + __IO uint32_t TXFURM; + uint32_t RESERVED2[4]; + __IO uint32_t NAKM; + uint32_t RESERVED3[18]; +} stc_usbhs_diepeachmsk1_bit_t; + +typedef struct { + __IO uint32_t XFRCM; + __IO uint32_t EPDM; + uint32_t RESERVED0[1]; + __IO uint32_t STUPM; + __IO uint32_t OTEPDM; + uint32_t RESERVED1[1]; + __IO uint32_t B2BSTUP; + uint32_t RESERVED2[1]; + __IO uint32_t OPEM; + uint32_t RESERVED3[5]; + __IO uint32_t NYETM; + uint32_t RESERVED4[17]; +} stc_usbhs_doepeachmsk1_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + uint32_t RESERVED1[1]; + __I uint32_t NAKSTS; + uint32_t RESERVED2[3]; + __IO uint32_t STALL; + uint32_t RESERVED3[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + uint32_t RESERVED4[2]; + __I uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbhs_diepctl0_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t EPDISD; + uint32_t RESERVED0[1]; + __IO uint32_t TOC; + __IO uint32_t TTXFE; + uint32_t RESERVED1[1]; + __IO uint32_t INEPNE; + __I uint32_t TXFE; + __IO uint32_t TXFIFOUDRN; + uint32_t RESERVED2[2]; + __IO uint32_t PKTDRPSTS; + __IO uint32_t BERR; + __IO uint32_t NAK; + uint32_t RESERVED3[18]; +} stc_usbhs_diepint_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + __I uint32_t EONUM_DPID; + __I uint32_t NAKSTS; + uint32_t RESERVED1[3]; + __IO uint32_t STALL; + uint32_t RESERVED2[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + __IO uint32_t SD0PID_SEVNFRM; + __IO uint32_t SODDFRM; + __I uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbhs_diepctl_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + uint32_t RESERVED1[1]; + __I uint32_t NAKSTS; + __I uint32_t EPTYP0; + __I uint32_t EPTYP1; + __IO uint32_t SNPM; + __IO uint32_t STALL; + uint32_t RESERVED2[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + uint32_t RESERVED3[2]; + __I uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbhs_doepctl0_bit_t; + +typedef struct { + __IO uint32_t XFRC; + __IO uint32_t EPDISD; + uint32_t RESERVED0[1]; + __IO uint32_t STUP; + __IO uint32_t OTEPDIS; + uint32_t RESERVED1[1]; + __IO uint32_t B2BSTUP; + uint32_t RESERVED2[7]; + __IO uint32_t NYET; + uint32_t RESERVED3[17]; +} stc_usbhs_doepint_bit_t; + +typedef struct { + uint32_t RESERVED0[19]; + __IO uint32_t PKTCNT; + uint32_t RESERVED1[12]; +} stc_usbhs_doeptsiz0_bit_t; + +typedef struct { + uint32_t RESERVED0[15]; + __I uint32_t USBAEP; + __I uint32_t DPID; + __I uint32_t NAKSTS; + uint32_t RESERVED1[2]; + __IO uint32_t SNPM; + __IO uint32_t STALL; + uint32_t RESERVED2[4]; + __IO uint32_t CNAK; + __IO uint32_t SNAK; + __IO uint32_t SD0PID; + __IO uint32_t SD1PID; + __I uint32_t EPDIS; + __IO uint32_t EPENA; +} stc_usbhs_doepctl_bit_t; + +typedef struct { + __IO uint32_t STPPCLK; + __IO uint32_t GATEHCLK; + uint32_t RESERVED0[3]; + __IO uint32_t ENL1GTG; + __IO uint32_t PHYSLEEP; + __IO uint32_t SUSP; + uint32_t RESERVED1[24]; +} stc_usbhs_gcctl_bit_t; + +typedef struct { + __IO uint32_t PERI0; + __IO uint32_t PERI1; + uint32_t RESERVED0[2]; + __IO uint32_t CKS0; + __IO uint32_t CKS1; + __IO uint32_t CKS2; + __IO uint32_t CKS3; + __IO uint32_t WDPT0; + __IO uint32_t WDPT1; + __IO uint32_t WDPT2; + __IO uint32_t WDPT3; + uint32_t RESERVED1[4]; + __IO uint32_t SLPOFF; + uint32_t RESERVED2[14]; + __IO uint32_t ITS; +} stc_wdt_cr_bit_t; + +typedef struct { + uint32_t RESERVED0[16]; + __IO uint32_t UDF; + __IO uint32_t REF; + uint32_t RESERVED1[14]; +} stc_wdt_sr_bit_t; + +typedef struct { + stc_adc_str_bit_t STR_b; + uint32_t RESERVED0[8]; + stc_adc_cr0_bit_t CR0_b; + stc_adc_cr1_bit_t CR1_b; + uint32_t RESERVED1[32]; + stc_adc_trgsr_bit_t TRGSR_b; + uint32_t RESERVED2[96]; + stc_adc_exchselr_bit_t EXCHSELR_b; + uint32_t RESERVED3[344]; + stc_adc_isr_bit_t ISR_b; + stc_adc_icr_bit_t ICR_b; + stc_adc_isclrr_bit_t ISCLRR_b; + uint32_t RESERVED4[40]; + stc_adc_synccr_bit_t SYNCCR_b; + uint32_t RESERVED5[656]; + stc_adc_awdcr_bit_t AWDCR_b; + stc_adc_awdsr_bit_t AWDSR_b; + stc_adc_awdsclrr_bit_t AWDSCLRR_b; + uint32_t RESERVED6[32]; + stc_adc_awd0chsr_bit_t AWD0CHSR_b; +} bCM_ADC_TypeDef; + +typedef struct { + stc_aes_cr_bit_t CR_b; +} bCM_AES_TypeDef; + +typedef struct { + stc_aos_intsfttrg_bit_t INTSFTTRG_b; + stc_aos_dcu_trgsel_bit_t DCU_TRGSEL1_b; + stc_aos_dcu_trgsel_bit_t DCU_TRGSEL2_b; + stc_aos_dcu_trgsel_bit_t DCU_TRGSEL3_b; + stc_aos_dcu_trgsel_bit_t DCU_TRGSEL4_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL0_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL1_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL2_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL3_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL4_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL5_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL6_b; + stc_aos_dma1_trgsel_bit_t DMA1_TRGSEL7_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL0_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL1_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL2_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL3_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL4_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL5_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL6_b; + stc_aos_dma2_trgsel_bit_t DMA2_TRGSEL7_b; + stc_aos_dma_trgselrc_bit_t DMA_TRGSELRC_b; + stc_aos_tmr6_htssr_bit_t TMR6_HTSSR0_b; + stc_aos_tmr6_htssr_bit_t TMR6_HTSSR1_b; + stc_aos_tmr6_htssr_bit_t TMR6_HTSSR2_b; + stc_aos_tmr6_htssr_bit_t TMR6_HTSSR3_b; + stc_aos_pevnttrgsr_bit_t PEVNTTRGSR12_b; + stc_aos_pevnttrgsr_bit_t PEVNTTRGSR34_b; + stc_aos_tmr0_htssr_bit_t TMR0_HTSSR_b; + stc_aos_tmr2_htssr_bit_t TMR2_HTSSR_b; + stc_aos_hash_itrgsela_bit_t HASH_ITRGSELA_b; + stc_aos_hash_itrgselb_bit_t HASH_ITRGSELB_b; + stc_aos_tmra_htssr_bit_t TMRA_HTSSR0_b; + stc_aos_tmra_htssr_bit_t TMRA_HTSSR1_b; + stc_aos_tmra_htssr_bit_t TMRA_HTSSR2_b; + stc_aos_tmra_htssr_bit_t TMRA_HTSSR3_b; + stc_aos_ots_trg_bit_t OTS_TRG_b; + stc_aos_adc1_itrgselr_bit_t ADC1_ITRGSELR0_b; + stc_aos_adc1_itrgselr_bit_t ADC1_ITRGSELR1_b; + stc_aos_adc2_itrgselr_bit_t ADC2_ITRGSELR0_b; + stc_aos_adc2_itrgselr_bit_t ADC2_ITRGSELR1_b; + stc_aos_adc3_itrgselr_bit_t ADC3_ITRGSELR0_b; + stc_aos_adc3_itrgselr_bit_t ADC3_ITRGSELR1_b; + uint32_t RESERVED0[1568]; + stc_aos_pevntnfcr_bit_t PEVNTNFCR_b; +} bCM_AOS_TypeDef; + +typedef struct { + uint32_t RESERVED0[1280]; + stc_can_cfg_stat_bit_t CFG_STAT_b; + stc_can_tcmd_bit_t TCMD_b; + stc_can_tctrl_bit_t TCTRL_b; + stc_can_rctrl_bit_t RCTRL_b; + stc_can_rtie_bit_t RTIE_b; + stc_can_rtif_bit_t RTIF_b; + stc_can_errint_bit_t ERRINT_b; + uint32_t RESERVED1[80]; + stc_can_tdc_bit_t TDC_b; + uint32_t RESERVED2[16]; + stc_can_acfctrl_bit_t ACFCTRL_b; + uint32_t RESERVED3[8]; + stc_can_acfen_bit_t ACFEN_b; + stc_can_acf_bit_t ACF_b; + uint32_t RESERVED4[16]; + stc_can_tbslot_bit_t TBSLOT_b; + stc_can_ttcfg_bit_t TTCFG_b; + stc_can_ref_msg_bit_t REF_MSG_b; + stc_can_trg_cfg_bit_t TRG_CFG_b; +} bCM_CAN_TypeDef; + +typedef struct { + stc_cmp_mdr_bit_t MDR_b; + stc_cmp_fir_bit_t FIR_b; + stc_cmp_ocr_bit_t OCR_b; + stc_cmp_pmsr_bit_t PMSR_b; + stc_cmp_twsr_bit_t TWSR_b; + stc_cmp_twpr_bit_t TWPR_b; + stc_cmp_visr_bit_t VISR_b; +} bCM_CMP_TypeDef; + +typedef struct { + stc_cmu_xtal32cr_bit_t XTAL32CR_b; + uint32_t RESERVED0[24]; + stc_cmu_xtal32cfgr_bit_t XTAL32CFGR_b; + uint32_t RESERVED1[184]; + stc_cmu_lrccr_bit_t LRCCR_b; + uint32_t RESERVED2[24]; + stc_cmu_rtclrccr_bit_t RTCLRCCR_b; + uint32_t RESERVED3[17080]; + stc_cmu_xtalcfgr_bit_t XTALCFGR_b; + uint32_t RESERVED4[236936]; + stc_cmu_pllhcr_bit_t PLLHCR_b; + uint32_t RESERVED5[24]; + stc_cmu_pllacr_bit_t PLLACR_b; + uint32_t RESERVED6[24]; + stc_cmu_xtalcr_bit_t XTALCR_b; + uint32_t RESERVED7[24]; + stc_cmu_hrccr_bit_t HRCCR_b; + uint32_t RESERVED8[8]; + stc_cmu_mrccr_bit_t MRCCR_b; + uint32_t RESERVED9[24]; + stc_cmu_oscstbsr_bit_t OSCSTBSR_b; + stc_cmu_mcocfgr_bit_t MCOCFGR1_b; + stc_cmu_mcocfgr_bit_t MCOCFGR2_b; + stc_cmu_tpiuckcfgr_bit_t TPIUCKCFGR_b; + stc_cmu_xtalstdcr_bit_t XTALSTDCR_b; + stc_cmu_xtalstdsr_bit_t XTALSTDSR_b; + uint32_t RESERVED10[1520]; + stc_cmu_pllhcfgr_bit_t PLLHCFGR_b; +} bCM_CMU_TypeDef; + +typedef struct { + stc_crc_cr_bit_t CR_b; +} bCM_CRC_TypeDef; + +typedef struct { + stc_ctc_cr1_bit_t CR1_b; + uint32_t RESERVED0[32]; + stc_ctc_str_bit_t STR_b; +} bCM_CTC_TypeDef; + +typedef struct { + uint32_t RESERVED0[32]; + stc_dac_dacr_bit_t DACR_b; + stc_dac_daadpcr_bit_t DAADPCR_b; + uint32_t RESERVED1[160]; + stc_dac_daocr_bit_t DAOCR_b; +} bCM_DAC_TypeDef; + +typedef struct { + stc_dcu_ctl_bit_t CTL_b; + stc_dcu_flag_bit_t FLAG_b; + uint32_t RESERVED0[96]; + stc_dcu_flagclr_bit_t FLAGCLR_b; + stc_dcu_intsel_bit_t INTSEL_b; +} bCM_DCU_TypeDef; + +typedef struct { + stc_dma_en_bit_t EN_b; + stc_dma_intstat0_bit_t INTSTAT0_b; + stc_dma_intstat1_bit_t INTSTAT1_b; + stc_dma_intmask0_bit_t INTMASK0_b; + stc_dma_intmask1_bit_t INTMASK1_b; + stc_dma_intclr0_bit_t INTCLR0_b; + stc_dma_intclr1_bit_t INTCLR1_b; + stc_dma_chen_bit_t CHEN_b; + stc_dma_reqstat_bit_t REQSTAT_b; + stc_dma_chstat_bit_t CHSTAT_b; + uint32_t RESERVED0[32]; + stc_dma_rcfgctl_bit_t RCFGCTL_b; + uint32_t RESERVED1[32]; + stc_dma_chenclr_bit_t CHENCLR_b; + uint32_t RESERVED2[288]; + stc_dma_chctl_bit_t CHCTL0_b; + uint32_t RESERVED3[480]; + stc_dma_chctl_bit_t CHCTL1_b; + uint32_t RESERVED4[480]; + stc_dma_chctl_bit_t CHCTL2_b; + uint32_t RESERVED5[480]; + stc_dma_chctl_bit_t CHCTL3_b; + uint32_t RESERVED6[480]; + stc_dma_chctl_bit_t CHCTL4_b; + uint32_t RESERVED7[480]; + stc_dma_chctl_bit_t CHCTL5_b; + uint32_t RESERVED8[480]; + stc_dma_chctl_bit_t CHCTL6_b; + uint32_t RESERVED9[480]; + stc_dma_chctl_bit_t CHCTL7_b; +} bCM_DMA_TypeDef; + +typedef struct { + stc_dvp_ctr_bit_t CTR_b; + uint32_t RESERVED0[32]; + stc_dvp_str_bit_t STR_b; + stc_dvp_ier_bit_t IER_b; +} bCM_DVP_TypeDef; + +typedef struct { + uint32_t RESERVED0[160]; + stc_efm_fstp_bit_t FSTP_b; + stc_efm_frmc_bit_t FRMC_b; + stc_efm_fwmc_bit_t FWMC_b; + stc_efm_fsr_bit_t FSR_b; + stc_efm_fsclr_bit_t FSCLR_b; + stc_efm_fite_bit_t FITE_b; + stc_efm_fswp_bit_t FSWP_b; + uint32_t RESERVED1[1696]; + stc_efm_mmf_remcr_bit_t MMF_REMCR0_b; + stc_efm_mmf_remcr_bit_t MMF_REMCR1_b; + uint32_t RESERVED2[928]; + stc_efm_wlock_bit_t WLOCK_b; + uint32_t RESERVED3[96]; + stc_efm_f0nwprt0_bit_t F0NWPRT0_b; + stc_efm_f0nwprt1_bit_t F0NWPRT1_b; + stc_efm_f0nwprt2_bit_t F0NWPRT2_b; + stc_efm_f0nwprt3_bit_t F0NWPRT3_b; + stc_efm_f1nwprt0_bit_t F1NWPRT0_b; + stc_efm_f1nwprt1_bit_t F1NWPRT1_b; + stc_efm_f1nwprt2_bit_t F1NWPRT2_b; + stc_efm_f1nwprt3_bit_t F1NWPRT3_b; +} bCM_EFM_TypeDef; + +typedef struct { + stc_emb_ctl1_bit_t CTL1_b; + stc_emb_ctl2_bit_t CTL2_b; + stc_emb_soe_bit_t SOE_b; + stc_emb_stat_bit_t STAT_b; + stc_emb_statclr_bit_t STATCLR_b; + stc_emb_inten_bit_t INTEN_b; + stc_emb_rlssel_bit_t RLSSEL_b; +} bCM_EMB_TypeDef; + +typedef struct { + uint32_t RESERVED0[172160]; + stc_eth_mac_ifconfr_bit_t MAC_IFCONFR_b; + uint32_t RESERVED1[352096]; + stc_eth_mac_configr_bit_t MAC_CONFIGR_b; + stc_eth_mac_fltctlr_bit_t MAC_FLTCTLR_b; + uint32_t RESERVED2[64]; + stc_eth_mac_smiaddr_bit_t MAC_SMIADDR_b; + uint32_t RESERVED3[32]; + stc_eth_mac_floctlr_bit_t MAC_FLOCTLR_b; + stc_eth_mac_vtafltr_bit_t MAC_VTAFLTR_b; + uint32_t RESERVED4[32]; + stc_eth_mac_macstsr_bit_t MAC_MACSTSR_b; + uint32_t RESERVED5[32]; + stc_eth_mac_pmtctlr_bit_t MAC_PMTCTLR_b; + uint32_t RESERVED6[64]; + stc_eth_mac_intstsr_bit_t MAC_INTSTSR_b; + stc_eth_mac_intmskr_bit_t MAC_INTMSKR_b; + stc_eth_mac_macadhr0_bit_t MAC_MACADHR0_b; + uint32_t RESERVED7[32]; + stc_eth_mac_macadhr1_bit_t MAC_MACADHR1_b; + uint32_t RESERVED8[32]; + stc_eth_mac_macadhr2_bit_t MAC_MACADHR2_b; + uint32_t RESERVED9[32]; + stc_eth_mac_macadhr3_bit_t MAC_MACADHR3_b; + uint32_t RESERVED10[32]; + stc_eth_mac_macadhr4_bit_t MAC_MACADHR4_b; + uint32_t RESERVED11[1248]; + stc_eth_mmc_mmcctlr_bit_t MMC_MMCCTLR_b; + stc_eth_mmc_revstsr_bit_t MMC_REVSTSR_b; + stc_eth_mmc_trsstsr_bit_t MMC_TRSSTSR_b; + stc_eth_mmc_ritctlr_bit_t MMC_RITCTLR_b; + stc_eth_mmc_titctlr_bit_t MMC_TITCTLR_b; + uint32_t RESERVED12[5984]; + stc_eth_mac_l34ctlr_bit_t MAC_L34CTLR_b; + uint32_t RESERVED13[3072]; + stc_eth_mac_vtactlr_bit_t MAC_VTACTLR_b; + uint32_t RESERVED14[3008]; + stc_eth_ptp_tspctlr_bit_t PTP_TSPCTLR_b; + uint32_t RESERVED15[128]; + stc_eth_ptp_tmunser_bit_t PTP_TMUNSER_b; + uint32_t RESERVED16[128]; + stc_eth_ptp_tspstsr_bit_t PTP_TSPSTSR_b; + stc_eth_ptp_ppsctlr_bit_t PTP_PPSCTLR_b; + uint32_t RESERVED17[18048]; + stc_eth_dma_busmodr_bit_t DMA_BUSMODR_b; + uint32_t RESERVED18[128]; + stc_eth_dma_dmastsr_bit_t DMA_DMASTSR_b; + stc_eth_dma_oprmodr_bit_t DMA_OPRMODR_b; + stc_eth_dma_intenar_bit_t DMA_INTENAR_b; + stc_eth_dma_rfrcntr_bit_t DMA_RFRCNTR_b; +} bCM_ETH_TypeDef; + +typedef struct { + uint32_t RESERVED0[96]; + stc_fcm_str_bit_t STR_b; + uint32_t RESERVED1[32]; + stc_fcm_rccr_bit_t RCCR_b; + stc_fcm_rier_bit_t RIER_b; + stc_fcm_sr_bit_t SR_b; + stc_fcm_clr_bit_t CLR_b; +} bCM_FCM_TypeDef; + +typedef struct { + stc_fmac_enr_bit_t ENR_b; + uint32_t RESERVED0[32]; + stc_fmac_ier_bit_t IER_b; + uint32_t RESERVED1[96]; + stc_fmac_str_bit_t STR_b; +} bCM_FMAC_TypeDef; + +typedef struct { + stc_gpio_pidr_bit_t PIDRA_b; + uint32_t RESERVED0[16]; + stc_gpio_podr_bit_t PODRA_b; + stc_gpio_poer_bit_t POERA_b; + stc_gpio_posr_bit_t POSRA_b; + stc_gpio_porr_bit_t PORRA_b; + stc_gpio_potr_bit_t POTRA_b; + uint32_t RESERVED1[16]; + stc_gpio_pidr_bit_t PIDRB_b; + uint32_t RESERVED2[16]; + stc_gpio_podr_bit_t PODRB_b; + stc_gpio_poer_bit_t POERB_b; + stc_gpio_posr_bit_t POSRB_b; + stc_gpio_porr_bit_t PORRB_b; + stc_gpio_potr_bit_t POTRB_b; + uint32_t RESERVED3[16]; + stc_gpio_pidr_bit_t PIDRC_b; + uint32_t RESERVED4[16]; + stc_gpio_podr_bit_t PODRC_b; + stc_gpio_poer_bit_t POERC_b; + stc_gpio_posr_bit_t POSRC_b; + stc_gpio_porr_bit_t PORRC_b; + stc_gpio_potr_bit_t POTRC_b; + uint32_t RESERVED5[16]; + stc_gpio_pidr_bit_t PIDRD_b; + uint32_t RESERVED6[16]; + stc_gpio_podr_bit_t PODRD_b; + stc_gpio_poer_bit_t POERD_b; + stc_gpio_posr_bit_t POSRD_b; + stc_gpio_porr_bit_t PORRD_b; + stc_gpio_potr_bit_t POTRD_b; + uint32_t RESERVED7[16]; + stc_gpio_pidr_bit_t PIDRE_b; + uint32_t RESERVED8[16]; + stc_gpio_podr_bit_t PODRE_b; + stc_gpio_poer_bit_t POERE_b; + stc_gpio_posr_bit_t POSRE_b; + stc_gpio_porr_bit_t PORRE_b; + stc_gpio_potr_bit_t POTRE_b; + uint32_t RESERVED9[16]; + stc_gpio_pidr_bit_t PIDRF_b; + uint32_t RESERVED10[16]; + stc_gpio_podr_bit_t PODRF_b; + stc_gpio_poer_bit_t POERF_b; + stc_gpio_posr_bit_t POSRF_b; + stc_gpio_porr_bit_t PORRF_b; + stc_gpio_potr_bit_t POTRF_b; + uint32_t RESERVED11[16]; + stc_gpio_pidr_bit_t PIDRG_b; + uint32_t RESERVED12[16]; + stc_gpio_podr_bit_t PODRG_b; + stc_gpio_poer_bit_t POERG_b; + stc_gpio_posr_bit_t POSRG_b; + stc_gpio_porr_bit_t PORRG_b; + stc_gpio_potr_bit_t POTRG_b; + uint32_t RESERVED13[16]; + stc_gpio_pidr_bit_t PIDRH_b; + uint32_t RESERVED14[16]; + stc_gpio_podr_bit_t PODRH_b; + stc_gpio_poer_bit_t POERH_b; + stc_gpio_posr_bit_t POSRH_b; + stc_gpio_porr_bit_t PORRH_b; + stc_gpio_potr_bit_t POTRH_b; + uint32_t RESERVED15[16]; + stc_gpio_pidri_bit_t PIDRI_b; + uint32_t RESERVED16[16]; + stc_gpio_podri_bit_t PODRI_b; + stc_gpio_poeri_bit_t POERI_b; + stc_gpio_posri_bit_t POSRI_b; + stc_gpio_porri_bit_t PORRI_b; + stc_gpio_potri_bit_t POTRI_b; + uint32_t RESERVED17[6960]; + stc_gpio_pspcr_bit_t PSPCR_b; + uint32_t RESERVED18[32]; + stc_gpio_pinaer_bit_t PINAER_b; + stc_gpio_pwpr_bit_t PWPR_b; + uint32_t RESERVED19[16]; + stc_gpio_pcr_bit_t PCRA0_b; + stc_gpio_pfsr_bit_t PFSRA0_b; + stc_gpio_pcr_bit_t PCRA1_b; + stc_gpio_pfsr_bit_t PFSRA1_b; + stc_gpio_pcr_bit_t PCRA2_b; + stc_gpio_pfsr_bit_t PFSRA2_b; + stc_gpio_pcr_bit_t PCRA3_b; + stc_gpio_pfsr_bit_t PFSRA3_b; + stc_gpio_pcr_bit_t PCRA4_b; + stc_gpio_pfsr_bit_t PFSRA4_b; + stc_gpio_pcr_bit_t PCRA5_b; + stc_gpio_pfsr_bit_t PFSRA5_b; + stc_gpio_pcr_bit_t PCRA6_b; + stc_gpio_pfsr_bit_t PFSRA6_b; + stc_gpio_pcr_bit_t PCRA7_b; + stc_gpio_pfsr_bit_t PFSRA7_b; + stc_gpio_pcr_bit_t PCRA8_b; + stc_gpio_pfsr_bit_t PFSRA8_b; + stc_gpio_pcr_bit_t PCRA9_b; + stc_gpio_pfsr_bit_t PFSRA9_b; + stc_gpio_pcr_bit_t PCRA10_b; + stc_gpio_pfsr_bit_t PFSRA10_b; + stc_gpio_pcr_bit_t PCRA11_b; + stc_gpio_pfsr_bit_t PFSRA11_b; + stc_gpio_pcr_bit_t PCRA12_b; + stc_gpio_pfsr_bit_t PFSRA12_b; + stc_gpio_pcr_bit_t PCRA13_b; + stc_gpio_pfsr_bit_t PFSRA13_b; + stc_gpio_pcr_bit_t PCRA14_b; + stc_gpio_pfsr_bit_t PFSRA14_b; + stc_gpio_pcr_bit_t PCRA15_b; + stc_gpio_pfsr_bit_t PFSRA15_b; + stc_gpio_pcr_bit_t PCRB0_b; + stc_gpio_pfsr_bit_t PFSRB0_b; + stc_gpio_pcr_bit_t PCRB1_b; + stc_gpio_pfsr_bit_t PFSRB1_b; + stc_gpio_pcr_bit_t PCRB2_b; + stc_gpio_pfsr_bit_t PFSRB2_b; + stc_gpio_pcr_bit_t PCRB3_b; + stc_gpio_pfsr_bit_t PFSRB3_b; + stc_gpio_pcr_bit_t PCRB4_b; + stc_gpio_pfsr_bit_t PFSRB4_b; + stc_gpio_pcr_bit_t PCRB5_b; + stc_gpio_pfsr_bit_t PFSRB5_b; + stc_gpio_pcr_bit_t PCRB6_b; + stc_gpio_pfsr_bit_t PFSRB6_b; + stc_gpio_pcr_bit_t PCRB7_b; + stc_gpio_pfsr_bit_t PFSRB7_b; + stc_gpio_pcr_bit_t PCRB8_b; + stc_gpio_pfsr_bit_t PFSRB8_b; + stc_gpio_pcr_bit_t PCRB9_b; + stc_gpio_pfsr_bit_t PFSRB9_b; + stc_gpio_pcr_bit_t PCRB10_b; + stc_gpio_pfsr_bit_t PFSRB10_b; + stc_gpio_pcr_bit_t PCRB11_b; + stc_gpio_pfsr_bit_t PFSRB11_b; + stc_gpio_pcr_bit_t PCRB12_b; + stc_gpio_pfsr_bit_t PFSRB12_b; + stc_gpio_pcr_bit_t PCRB13_b; + stc_gpio_pfsr_bit_t PFSRB13_b; + stc_gpio_pcr_bit_t PCRB14_b; + stc_gpio_pfsr_bit_t PFSRB14_b; + stc_gpio_pcr_bit_t PCRB15_b; + stc_gpio_pfsr_bit_t PFSRB15_b; + stc_gpio_pcr_bit_t PCRC0_b; + stc_gpio_pfsr_bit_t PFSRC0_b; + stc_gpio_pcr_bit_t PCRC1_b; + stc_gpio_pfsr_bit_t PFSRC1_b; + stc_gpio_pcr_bit_t PCRC2_b; + stc_gpio_pfsr_bit_t PFSRC2_b; + stc_gpio_pcr_bit_t PCRC3_b; + stc_gpio_pfsr_bit_t PFSRC3_b; + stc_gpio_pcr_bit_t PCRC4_b; + stc_gpio_pfsr_bit_t PFSRC4_b; + stc_gpio_pcr_bit_t PCRC5_b; + stc_gpio_pfsr_bit_t PFSRC5_b; + stc_gpio_pcr_bit_t PCRC6_b; + stc_gpio_pfsr_bit_t PFSRC6_b; + stc_gpio_pcr_bit_t PCRC7_b; + stc_gpio_pfsr_bit_t PFSRC7_b; + stc_gpio_pcr_bit_t PCRC8_b; + stc_gpio_pfsr_bit_t PFSRC8_b; + stc_gpio_pcr_bit_t PCRC9_b; + stc_gpio_pfsr_bit_t PFSRC9_b; + stc_gpio_pcr_bit_t PCRC10_b; + stc_gpio_pfsr_bit_t PFSRC10_b; + stc_gpio_pcr_bit_t PCRC11_b; + stc_gpio_pfsr_bit_t PFSRC11_b; + stc_gpio_pcr_bit_t PCRC12_b; + stc_gpio_pfsr_bit_t PFSRC12_b; + stc_gpio_pcr_bit_t PCRC13_b; + stc_gpio_pfsr_bit_t PFSRC13_b; + stc_gpio_pcr_bit_t PCRC14_b; + stc_gpio_pfsr_bit_t PFSRC14_b; + stc_gpio_pcr_bit_t PCRC15_b; + stc_gpio_pfsr_bit_t PFSRC15_b; + stc_gpio_pcr_bit_t PCRD0_b; + stc_gpio_pfsr_bit_t PFSRD0_b; + stc_gpio_pcr_bit_t PCRD1_b; + stc_gpio_pfsr_bit_t PFSRD1_b; + stc_gpio_pcr_bit_t PCRD2_b; + stc_gpio_pfsr_bit_t PFSRD2_b; + stc_gpio_pcr_bit_t PCRD3_b; + stc_gpio_pfsr_bit_t PFSRD3_b; + stc_gpio_pcr_bit_t PCRD4_b; + stc_gpio_pfsr_bit_t PFSRD4_b; + stc_gpio_pcr_bit_t PCRD5_b; + stc_gpio_pfsr_bit_t PFSRD5_b; + stc_gpio_pcr_bit_t PCRD6_b; + stc_gpio_pfsr_bit_t PFSRD6_b; + stc_gpio_pcr_bit_t PCRD7_b; + stc_gpio_pfsr_bit_t PFSRD7_b; + stc_gpio_pcr_bit_t PCRD8_b; + stc_gpio_pfsr_bit_t PFSRD8_b; + stc_gpio_pcr_bit_t PCRD9_b; + stc_gpio_pfsr_bit_t PFSRD9_b; + stc_gpio_pcr_bit_t PCRD10_b; + stc_gpio_pfsr_bit_t PFSRD10_b; + stc_gpio_pcr_bit_t PCRD11_b; + stc_gpio_pfsr_bit_t PFSRD11_b; + stc_gpio_pcr_bit_t PCRD12_b; + stc_gpio_pfsr_bit_t PFSRD12_b; + stc_gpio_pcr_bit_t PCRD13_b; + stc_gpio_pfsr_bit_t PFSRD13_b; + stc_gpio_pcr_bit_t PCRD14_b; + stc_gpio_pfsr_bit_t PFSRD14_b; + stc_gpio_pcr_bit_t PCRD15_b; + stc_gpio_pfsr_bit_t PFSRD15_b; + stc_gpio_pcr_bit_t PCRE0_b; + stc_gpio_pfsr_bit_t PFSRE0_b; + stc_gpio_pcr_bit_t PCRE1_b; + stc_gpio_pfsr_bit_t PFSRE1_b; + stc_gpio_pcr_bit_t PCRE2_b; + stc_gpio_pfsr_bit_t PFSRE2_b; + stc_gpio_pcr_bit_t PCRE3_b; + stc_gpio_pfsr_bit_t PFSRE3_b; + stc_gpio_pcr_bit_t PCRE4_b; + stc_gpio_pfsr_bit_t PFSRE4_b; + stc_gpio_pcr_bit_t PCRE5_b; + stc_gpio_pfsr_bit_t PFSRE5_b; + stc_gpio_pcr_bit_t PCRE6_b; + stc_gpio_pfsr_bit_t PFSRE6_b; + stc_gpio_pcr_bit_t PCRE7_b; + stc_gpio_pfsr_bit_t PFSRE7_b; + stc_gpio_pcr_bit_t PCRE8_b; + stc_gpio_pfsr_bit_t PFSRE8_b; + stc_gpio_pcr_bit_t PCRE9_b; + stc_gpio_pfsr_bit_t PFSRE9_b; + stc_gpio_pcr_bit_t PCRE10_b; + stc_gpio_pfsr_bit_t PFSRE10_b; + stc_gpio_pcr_bit_t PCRE11_b; + stc_gpio_pfsr_bit_t PFSRE11_b; + stc_gpio_pcr_bit_t PCRE12_b; + stc_gpio_pfsr_bit_t PFSRE12_b; + stc_gpio_pcr_bit_t PCRE13_b; + stc_gpio_pfsr_bit_t PFSRE13_b; + stc_gpio_pcr_bit_t PCRE14_b; + stc_gpio_pfsr_bit_t PFSRE14_b; + stc_gpio_pcr_bit_t PCRE15_b; + stc_gpio_pfsr_bit_t PFSRE15_b; + stc_gpio_pcr_bit_t PCRF0_b; + stc_gpio_pfsr_bit_t PFSRF0_b; + stc_gpio_pcr_bit_t PCRF1_b; + stc_gpio_pfsr_bit_t PFSRF1_b; + stc_gpio_pcr_bit_t PCRF2_b; + stc_gpio_pfsr_bit_t PFSRF2_b; + stc_gpio_pcr_bit_t PCRF3_b; + stc_gpio_pfsr_bit_t PFSRF3_b; + stc_gpio_pcr_bit_t PCRF4_b; + stc_gpio_pfsr_bit_t PFSRF4_b; + stc_gpio_pcr_bit_t PCRF5_b; + stc_gpio_pfsr_bit_t PFSRF5_b; + stc_gpio_pcr_bit_t PCRF6_b; + stc_gpio_pfsr_bit_t PFSRF6_b; + stc_gpio_pcr_bit_t PCRF7_b; + stc_gpio_pfsr_bit_t PFSRF7_b; + stc_gpio_pcr_bit_t PCRF8_b; + stc_gpio_pfsr_bit_t PFSRF8_b; + stc_gpio_pcr_bit_t PCRF9_b; + stc_gpio_pfsr_bit_t PFSRF9_b; + stc_gpio_pcr_bit_t PCRF10_b; + stc_gpio_pfsr_bit_t PFSRF10_b; + stc_gpio_pcr_bit_t PCRF11_b; + stc_gpio_pfsr_bit_t PFSRF11_b; + stc_gpio_pcr_bit_t PCRF12_b; + stc_gpio_pfsr_bit_t PFSRF12_b; + stc_gpio_pcr_bit_t PCRF13_b; + stc_gpio_pfsr_bit_t PFSRF13_b; + stc_gpio_pcr_bit_t PCRF14_b; + stc_gpio_pfsr_bit_t PFSRF14_b; + stc_gpio_pcr_bit_t PCRF15_b; + stc_gpio_pfsr_bit_t PFSRF15_b; + stc_gpio_pcr_bit_t PCRG0_b; + stc_gpio_pfsr_bit_t PFSRG0_b; + stc_gpio_pcr_bit_t PCRG1_b; + stc_gpio_pfsr_bit_t PFSRG1_b; + stc_gpio_pcr_bit_t PCRG2_b; + stc_gpio_pfsr_bit_t PFSRG2_b; + stc_gpio_pcr_bit_t PCRG3_b; + stc_gpio_pfsr_bit_t PFSRG3_b; + stc_gpio_pcr_bit_t PCRG4_b; + stc_gpio_pfsr_bit_t PFSRG4_b; + stc_gpio_pcr_bit_t PCRG5_b; + stc_gpio_pfsr_bit_t PFSRG5_b; + stc_gpio_pcr_bit_t PCRG6_b; + stc_gpio_pfsr_bit_t PFSRG6_b; + stc_gpio_pcr_bit_t PCRG7_b; + stc_gpio_pfsr_bit_t PFSRG7_b; + stc_gpio_pcr_bit_t PCRG8_b; + stc_gpio_pfsr_bit_t PFSRG8_b; + stc_gpio_pcr_bit_t PCRG9_b; + stc_gpio_pfsr_bit_t PFSRG9_b; + stc_gpio_pcr_bit_t PCRG10_b; + stc_gpio_pfsr_bit_t PFSRG10_b; + stc_gpio_pcr_bit_t PCRG11_b; + stc_gpio_pfsr_bit_t PFSRG11_b; + stc_gpio_pcr_bit_t PCRG12_b; + stc_gpio_pfsr_bit_t PFSRG12_b; + stc_gpio_pcr_bit_t PCRG13_b; + stc_gpio_pfsr_bit_t PFSRG13_b; + stc_gpio_pcr_bit_t PCRG14_b; + stc_gpio_pfsr_bit_t PFSRG14_b; + stc_gpio_pcr_bit_t PCRG15_b; + stc_gpio_pfsr_bit_t PFSRG15_b; + stc_gpio_pcr_bit_t PCRH0_b; + stc_gpio_pfsr_bit_t PFSRH0_b; + stc_gpio_pcr_bit_t PCRH1_b; + stc_gpio_pfsr_bit_t PFSRH1_b; + stc_gpio_pcr_bit_t PCRH2_b; + stc_gpio_pfsr_bit_t PFSRH2_b; + stc_gpio_pcr_bit_t PCRH3_b; + stc_gpio_pfsr_bit_t PFSRH3_b; + stc_gpio_pcr_bit_t PCRH4_b; + stc_gpio_pfsr_bit_t PFSRH4_b; + stc_gpio_pcr_bit_t PCRH5_b; + stc_gpio_pfsr_bit_t PFSRH5_b; + stc_gpio_pcr_bit_t PCRH6_b; + stc_gpio_pfsr_bit_t PFSRH6_b; + stc_gpio_pcr_bit_t PCRH7_b; + stc_gpio_pfsr_bit_t PFSRH7_b; + stc_gpio_pcr_bit_t PCRH8_b; + stc_gpio_pfsr_bit_t PFSRH8_b; + stc_gpio_pcr_bit_t PCRH9_b; + stc_gpio_pfsr_bit_t PFSRH9_b; + stc_gpio_pcr_bit_t PCRH10_b; + stc_gpio_pfsr_bit_t PFSRH10_b; + stc_gpio_pcr_bit_t PCRH11_b; + stc_gpio_pfsr_bit_t PFSRH11_b; + stc_gpio_pcr_bit_t PCRH12_b; + stc_gpio_pfsr_bit_t PFSRH12_b; + stc_gpio_pcr_bit_t PCRH13_b; + stc_gpio_pfsr_bit_t PFSRH13_b; + stc_gpio_pcr_bit_t PCRH14_b; + stc_gpio_pfsr_bit_t PFSRH14_b; + stc_gpio_pcr_bit_t PCRH15_b; + stc_gpio_pfsr_bit_t PFSRH15_b; + stc_gpio_pcr_bit_t PCRI0_b; + stc_gpio_pfsr_bit_t PFSRI0_b; + stc_gpio_pcr_bit_t PCRI1_b; + stc_gpio_pfsr_bit_t PFSRI1_b; + stc_gpio_pcr_bit_t PCRI2_b; + stc_gpio_pfsr_bit_t PFSRI2_b; + stc_gpio_pcr_bit_t PCRI3_b; + stc_gpio_pfsr_bit_t PFSRI3_b; + stc_gpio_pcr_bit_t PCRI4_b; + stc_gpio_pfsr_bit_t PFSRI4_b; + stc_gpio_pcr_bit_t PCRI5_b; + stc_gpio_pfsr_bit_t PFSRI5_b; + stc_gpio_pcr_bit_t PCRI6_b; + stc_gpio_pfsr_bit_t PFSRI6_b; + stc_gpio_pcr_bit_t PCRI7_b; + stc_gpio_pfsr_bit_t PFSRI7_b; + stc_gpio_pcr_bit_t PCRI8_b; + stc_gpio_pfsr_bit_t PFSRI8_b; + stc_gpio_pcr_bit_t PCRI9_b; + stc_gpio_pfsr_bit_t PFSRI9_b; + stc_gpio_pcr_bit_t PCRI10_b; + stc_gpio_pfsr_bit_t PFSRI10_b; + stc_gpio_pcr_bit_t PCRI11_b; + stc_gpio_pfsr_bit_t PFSRI11_b; + stc_gpio_pcr_bit_t PCRI12_b; + stc_gpio_pfsr_bit_t PFSRI12_b; + stc_gpio_pcr_bit_t PCRI13_b; + stc_gpio_pfsr_bit_t PFSRI13_b; +} bCM_GPIO_TypeDef; + +typedef struct { + stc_hash_cr_bit_t CR_b; +} bCM_HASH_TypeDef; + +typedef struct { + stc_hrpwm_cr_bit_t CR1_b; + stc_hrpwm_cr_bit_t CR2_b; + stc_hrpwm_cr_bit_t CR3_b; + stc_hrpwm_cr_bit_t CR4_b; + stc_hrpwm_cr_bit_t CR5_b; + stc_hrpwm_cr_bit_t CR6_b; + stc_hrpwm_cr_bit_t CR7_b; + stc_hrpwm_cr_bit_t CR8_b; + stc_hrpwm_cr_bit_t CR9_b; + stc_hrpwm_cr_bit_t CR10_b; + stc_hrpwm_cr_bit_t CR11_b; + stc_hrpwm_cr_bit_t CR12_b; + stc_hrpwm_cr_bit_t CR13_b; + stc_hrpwm_cr_bit_t CR14_b; + stc_hrpwm_cr_bit_t CR15_b; + stc_hrpwm_cr_bit_t CR16_b; + uint32_t RESERVED0[128]; + stc_hrpwm_calcr_bit_t CALCR0_b; + stc_hrpwm_calcr_bit_t CALCR1_b; +} bCM_HRPWM_TypeDef; + +typedef struct { + stc_i2c_cr1_bit_t CR1_b; + stc_i2c_cr2_bit_t CR2_b; + stc_i2c_cr3_bit_t CR3_b; + stc_i2c_cr4_bit_t CR4_b; + stc_i2c_slr0_bit_t SLR0_b; + stc_i2c_slr1_bit_t SLR1_b; + uint32_t RESERVED0[32]; + stc_i2c_sr_bit_t SR_b; + stc_i2c_clr_bit_t CLR_b; + uint32_t RESERVED1[96]; + stc_i2c_fltr_bit_t FLTR_b; +} bCM_I2C_TypeDef; + +typedef struct { + stc_i2s_ctrl_bit_t CTRL_b; + stc_i2s_sr_bit_t SR_b; + stc_i2s_er_bit_t ER_b; + stc_i2s_cfgr_bit_t CFGR_b; +} bCM_I2S_TypeDef; + +typedef struct { + stc_icg_icg0_bit_t ICG0_b; + stc_icg_icg1_bit_t ICG1_b; +} bCM_ICG_TypeDef; + +typedef struct { + uint32_t RESERVED0[32]; + stc_intc_nmienr_bit_t NMIENR_b; + stc_intc_nmifr_bit_t NMIFR_b; + stc_intc_nmicfr_bit_t NMICFR_b; + stc_intc_eirqcr_bit_t EIRQCR0_b; + stc_intc_eirqcr_bit_t EIRQCR1_b; + stc_intc_eirqcr_bit_t EIRQCR2_b; + stc_intc_eirqcr_bit_t EIRQCR3_b; + stc_intc_eirqcr_bit_t EIRQCR4_b; + stc_intc_eirqcr_bit_t EIRQCR5_b; + stc_intc_eirqcr_bit_t EIRQCR6_b; + stc_intc_eirqcr_bit_t EIRQCR7_b; + stc_intc_eirqcr_bit_t EIRQCR8_b; + stc_intc_eirqcr_bit_t EIRQCR9_b; + stc_intc_eirqcr_bit_t EIRQCR10_b; + stc_intc_eirqcr_bit_t EIRQCR11_b; + stc_intc_eirqcr_bit_t EIRQCR12_b; + stc_intc_eirqcr_bit_t EIRQCR13_b; + stc_intc_eirqcr_bit_t EIRQCR14_b; + stc_intc_eirqcr_bit_t EIRQCR15_b; + stc_intc_wupen_bit_t WUPEN_b; + stc_intc_eirqfr_bit_t EIRQFR_b; + stc_intc_eirqcfr_bit_t EIRQCFR_b; + uint32_t RESERVED1[4096]; + stc_intc_vssel_bit_t VSSEL128_b; + stc_intc_vssel_bit_t VSSEL129_b; + stc_intc_vssel_bit_t VSSEL130_b; + stc_intc_vssel_bit_t VSSEL131_b; + stc_intc_vssel_bit_t VSSEL132_b; + stc_intc_vssel_bit_t VSSEL133_b; + stc_intc_vssel_bit_t VSSEL134_b; + stc_intc_vssel_bit_t VSSEL135_b; + stc_intc_vssel_bit_t VSSEL136_b; + stc_intc_vssel_bit_t VSSEL137_b; + stc_intc_vssel_bit_t VSSEL138_b; + stc_intc_vssel_bit_t VSSEL139_b; + stc_intc_vssel_bit_t VSSEL140_b; + stc_intc_vssel_bit_t VSSEL141_b; + stc_intc_vssel_bit_t VSSEL142_b; + stc_intc_vssel_bit_t VSSEL143_b; + stc_intc_swier_bit_t SWIER_b; + stc_intc_evter_bit_t EVTER_b; + stc_intc_ier_bit_t IER_b; +} bCM_INTC_TypeDef; + +typedef struct { + stc_keyscan_scr_bit_t SCR_b; + stc_keyscan_ser_bit_t SER_b; +} bCM_KEYSCAN_TypeDef; + +typedef struct { + stc_mau_csr_bit_t CSR_b; +} bCM_MAU_TypeDef; + +typedef struct { + stc_mpu_rgd_bit_t RGD0_b; + stc_mpu_rgd_bit_t RGD1_b; + stc_mpu_rgd_bit_t RGD2_b; + stc_mpu_rgd_bit_t RGD3_b; + stc_mpu_rgd_bit_t RGD4_b; + stc_mpu_rgd_bit_t RGD5_b; + stc_mpu_rgd_bit_t RGD6_b; + stc_mpu_rgd_bit_t RGD7_b; + stc_mpu_rgd_bit_t RGD8_b; + stc_mpu_rgd_bit_t RGD9_b; + stc_mpu_rgd_bit_t RGD10_b; + stc_mpu_rgd_bit_t RGD11_b; + stc_mpu_rgd_bit_t RGD12_b; + stc_mpu_rgd_bit_t RGD13_b; + stc_mpu_rgd_bit_t RGD14_b; + stc_mpu_rgd_bit_t RGD15_b; + stc_mpu_sr_bit_t SR_b; + stc_mpu_eclr_bit_t ECLR_b; + stc_mpu_wp_bit_t WP_b; + stc_mpu_ippr_bit_t IPPR_b; + stc_mpu_s1rge_bit_t S1RGE_b; + stc_mpu_s1rgwp_bit_t S1RGWP_b; + stc_mpu_s1rgrp_bit_t S1RGRP_b; + stc_mpu_s1cr_bit_t S1CR_b; + stc_mpu_s2rge_bit_t S2RGE_b; + stc_mpu_s2rgwp_bit_t S2RGWP_b; + stc_mpu_s2rgrp_bit_t S2RGRP_b; + stc_mpu_s2cr_bit_t S2CR_b; + stc_mpu_frge_bit_t FRGE_b; + stc_mpu_frgwp_bit_t FRGWP_b; + stc_mpu_frgrp_bit_t FRGRP_b; + stc_mpu_fcr_bit_t FCR_b; + stc_mpu_hrge_bit_t HRGE_b; + stc_mpu_hrgwp_bit_t HRGWP_b; + stc_mpu_hrgrp_bit_t HRGRP_b; + stc_mpu_hcr_bit_t HCR_b; + stc_mpu_erge_bit_t ERGE_b; + stc_mpu_ergwp_bit_t ERGWP_b; + stc_mpu_ergrp_bit_t ERGRP_b; + stc_mpu_ecr_bit_t ECR_b; +} bCM_MPU_TypeDef; + +typedef struct { + uint32_t RESERVED0[1904640]; + stc_ots_ctl_bit_t CTL_b; +} bCM_OTS_TypeDef; + +typedef struct { + stc_peric_usb_syctlreg_bit_t USB_SYCTLREG_b; + stc_peric_sdioc_syctlreg_bit_t SDIOC_SYCTLREG_b; + stc_peric_nfc_stcr_bit_t NFC_STCR_b; + union { + stc_peric_nfc_enar_bit_t NFC_ENAR_b; + stc_peric_smc_enar_bit_t SMC_ENAR_b; + stc_peric_dmc_enar_bit_t DMC_ENAR_b; + }; + uint32_t RESERVED0[96]; + stc_peric_usart1_nfc_bit_t USART1_NFC_b; + uint32_t RESERVED1[64]; + stc_peric_nfc_stsr_bit_t NFC_STSR_b; +} bCM_PERIC_TypeDef; + +typedef struct { + stc_pwc_fcg0_bit_t FCG0_b; + stc_pwc_fcg1_bit_t FCG1_b; + stc_pwc_fcg2_bit_t FCG2_b; + stc_pwc_fcg3_bit_t FCG3_b; + stc_pwc_fcg0pc_bit_t FCG0PC_b; + uint32_t RESERVED0[139616]; + stc_pwc_vbatcr_bit_t VBATCR_b; + uint32_t RESERVED1[184]; + stc_pwc_wktc2_bit_t WKTC2_b; + uint32_t RESERVED2[15672]; + stc_pwc_pwrc0_bit_t PWRC0_b; + uint32_t RESERVED3[24]; + stc_pwc_pwrc1_bit_t PWRC1_b; + uint32_t RESERVED4[24]; + stc_pwc_pwrc2_bit_t PWRC2_b; + uint32_t RESERVED5[56]; + stc_pwc_pwrc4_bit_t PWRC4_b; + uint32_t RESERVED6[24]; + stc_pwc_pvdcr0_bit_t PVDCR0_b; + uint32_t RESERVED7[24]; + stc_pwc_pvdcr1_bit_t PVDCR1_b; + uint32_t RESERVED8[24]; + stc_pwc_pvdfcr_bit_t PVDFCR_b; + uint32_t RESERVED9[88]; + stc_pwc_pdwke0_bit_t PDWKE0_b; + uint32_t RESERVED10[24]; + stc_pwc_pdwke1_bit_t PDWKE1_b; + uint32_t RESERVED11[24]; + stc_pwc_pdwke2_bit_t PDWKE2_b; + uint32_t RESERVED12[24]; + stc_pwc_pdwkes_bit_t PDWKES_b; + uint32_t RESERVED13[24]; + stc_pwc_pdwkf0_bit_t PDWKF0_b; + uint32_t RESERVED14[24]; + stc_pwc_pdwkf1_bit_t PDWKF1_b; + uint32_t RESERVED15[1304]; + stc_pwc_rampc0_bit_t RAMPC0_b; + uint32_t RESERVED16[32]; + stc_pwc_pramlpc_bit_t PRAMLPC_b; + uint32_t RESERVED17[32]; + stc_pwc_pvdicr_bit_t PVDICR_b; + uint32_t RESERVED18[24]; + stc_pwc_pvddsr_bit_t PVDDSR_b; + uint32_t RESERVED19[235704]; + stc_pwc_stpmcr_bit_t STPMCR_b; + uint32_t RESERVED20[8064]; + stc_pwc_fprc_bit_t FPRC_b; +} bCM_PWC_TypeDef; + +typedef struct { + uint32_t RESERVED0[1984]; + stc_rmu_prstcr0_bit_t PRSTCR0_b; + uint32_t RESERVED1[24]; + stc_rmu_rstf0_bit_t RSTF0_b; +} bCM_RMU_TypeDef; + +typedef struct { + stc_rtc_cr0_bit_t CR0_b; + uint32_t RESERVED0[24]; + stc_rtc_cr1_bit_t CR1_b; + uint32_t RESERVED1[24]; + stc_rtc_cr2_bit_t CR2_b; + uint32_t RESERVED2[24]; + stc_rtc_cr3_bit_t CR3_b; + uint32_t RESERVED3[88]; + stc_rtc_hour_bit_t HOUR_b; + uint32_t RESERVED4[184]; + stc_rtc_almhour_bit_t ALMHOUR_b; + uint32_t RESERVED5[24]; + stc_rtc_almweek_bit_t ALMWEEK_b; + uint32_t RESERVED6[24]; + stc_rtc_errcrh_bit_t ERRCRH_b; + uint32_t RESERVED7[56]; + stc_rtc_tpcr0_bit_t TPCR0_b; + uint32_t RESERVED8[24]; + stc_rtc_tpcr1_bit_t TPCR1_b; + uint32_t RESERVED9[24]; + stc_rtc_tpsr_bit_t TPSR_b; + uint32_t RESERVED10[88]; + stc_rtc_hourtp_bit_t HOURTP_b; +} bCM_RTC_TypeDef; + +typedef struct { + uint32_t RESERVED0[96]; + stc_sdioc_transmode_bit_t TRANSMODE_b; + stc_sdioc_cmd_bit_t CMD_b; + uint32_t RESERVED1[160]; + stc_sdioc_pstat_bit_t PSTAT_b; + stc_sdioc_hostcon_bit_t HOSTCON_b; + stc_sdioc_pwrcon_bit_t PWRCON_b; + stc_sdioc_blkgpcon_bit_t BLKGPCON_b; + uint32_t RESERVED2[8]; + stc_sdioc_clkcon_bit_t CLKCON_b; + uint32_t RESERVED3[8]; + stc_sdioc_sftrst_bit_t SFTRST_b; + stc_sdioc_norintst_bit_t NORINTST_b; + stc_sdioc_errintst_bit_t ERRINTST_b; + stc_sdioc_norintsten_bit_t NORINTSTEN_b; + stc_sdioc_errintsten_bit_t ERRINTSTEN_b; + stc_sdioc_norintsgen_bit_t NORINTSGEN_b; + stc_sdioc_errintsgen_bit_t ERRINTSGEN_b; + stc_sdioc_atcerrst_bit_t ATCERRST_b; + uint32_t RESERVED4[144]; + stc_sdioc_fea_bit_t FEA_b; + stc_sdioc_fee_bit_t FEE_b; +} bCM_SDIOC_TypeDef; + +typedef struct { + uint32_t RESERVED0[32]; + stc_spi_cr1_bit_t CR1_b; + uint32_t RESERVED1[32]; + stc_spi_cfg1_bit_t CFG1_b; + uint32_t RESERVED2[32]; + stc_spi_sr_bit_t SR_b; + stc_spi_cfg2_bit_t CFG2_b; +} bCM_SPI_TypeDef; + +typedef struct { + uint32_t RESERVED0[32]; + stc_sramc_wtpr_bit_t WTPR_b; + stc_sramc_ckcr_bit_t CKCR_b; + stc_sramc_ckpr_bit_t CKPR_b; + stc_sramc_cksr_bit_t CKSR_b; +} bCM_SRAMC_TypeDef; + +typedef struct { + stc_swdt_cr_bit_t CR_b; + stc_swdt_sr_bit_t SR_b; +} bCM_SWDT_TypeDef; + +typedef struct { + uint32_t RESERVED0[128]; + stc_tmr0_bconr_bit_t BCONR_b; + stc_tmr0_stflr_bit_t STFLR_b; +} bCM_TMR0_TypeDef; + +typedef struct { + uint32_t RESERVED0[128]; + stc_tmr2_bconr_bit_t BCONR_b; + stc_tmr2_iconr_bit_t ICONR_b; + stc_tmr2_pconr_bit_t PCONR_b; + stc_tmr2_hconr_bit_t HCONR_b; + stc_tmr2_stflr_bit_t STFLR_b; +} bCM_TMR2_TypeDef; + +typedef struct { + uint32_t RESERVED0[192]; + stc_tmr4_ocsr_bit_t OCSRU_b; + stc_tmr4_ocer_bit_t OCERU_b; + stc_tmr4_ocsr_bit_t OCSRV_b; + stc_tmr4_ocer_bit_t OCERV_b; + stc_tmr4_ocsr_bit_t OCSRW_b; + stc_tmr4_ocer_bit_t OCERW_b; + stc_tmr4_ocmrh_bit_t OCMRHUH_b; + uint32_t RESERVED1[16]; + stc_tmr4_ocmrl_bit_t OCMRLUL_b; + stc_tmr4_ocmrh_bit_t OCMRHVH_b; + uint32_t RESERVED2[16]; + stc_tmr4_ocmrl_bit_t OCMRLVL_b; + stc_tmr4_ocmrh_bit_t OCMRHWH_b; + uint32_t RESERVED3[16]; + stc_tmr4_ocmrl_bit_t OCMRLWL_b; + uint32_t RESERVED4[96]; + stc_tmr4_ccsr_bit_t CCSR_b; + uint32_t RESERVED5[624]; + stc_tmr4_pocr_bit_t POCRU_b; + uint32_t RESERVED6[16]; + stc_tmr4_pocr_bit_t POCRV_b; + uint32_t RESERVED7[16]; + stc_tmr4_pocr_bit_t POCRW_b; + uint32_t RESERVED8[16]; + stc_tmr4_rcsr_bit_t RCSR_b; + uint32_t RESERVED9[272]; + stc_tmr4_scsr_bit_t SCSRUH_b; + stc_tmr4_scmr_bit_t SCMRUH_b; + stc_tmr4_scsr_bit_t SCSRUL_b; + stc_tmr4_scmr_bit_t SCMRUL_b; + stc_tmr4_scsr_bit_t SCSRVH_b; + stc_tmr4_scmr_bit_t SCMRVH_b; + stc_tmr4_scsr_bit_t SCSRVL_b; + stc_tmr4_scmr_bit_t SCMRVL_b; + stc_tmr4_scsr_bit_t SCSRWH_b; + stc_tmr4_scmr_bit_t SCMRWH_b; + stc_tmr4_scsr_bit_t SCSRWL_b; + stc_tmr4_scmr_bit_t SCMRWL_b; + stc_tmr4_pscr_bit_t PSCR_b; + stc_tmr4_scer_bit_t SCER_b; +} bCM_TMR4_TypeDef; + +typedef struct { + uint32_t RESERVED0[2560]; + stc_tmr6_gconr_bit_t GCONR_b; + stc_tmr6_iconr_bit_t ICONR_b; + stc_tmr6_bconr_bit_t BCONR_b; + stc_tmr6_dconr_bit_t DCONR_b; + uint32_t RESERVED1[32]; + stc_tmr6_pcnar_bit_t PCNAR_b; + stc_tmr6_pcnbr_bit_t PCNBR_b; + stc_tmr6_fcngr_bit_t FCNGR_b; + stc_tmr6_vperr_bit_t VPERR_b; + stc_tmr6_stflr_bit_t STFLR_b; + uint32_t RESERVED2[192]; + stc_tmr6_hstar_bit_t HSTAR_b; + stc_tmr6_hstpr_bit_t HSTPR_b; + stc_tmr6_hclrr_bit_t HCLRR_b; + stc_tmr6_hupdr_bit_t HUPDR_b; + stc_tmr6_hcpar_bit_t HCPAR_b; + stc_tmr6_hcpbr_bit_t HCPBR_b; + stc_tmr6_hcupr_bit_t HCUPR_b; + stc_tmr6_hcdor_bit_t HCDOR_b; +} bCM_TMR6_TypeDef; + +typedef struct { + uint32_t RESERVED0[8032]; + stc_tmr6cr_fcntr_bit_t FCNTR_b; + stc_tmr6cr_sstar_bit_t SSTAR_b; + stc_tmr6cr_sstpr_bit_t SSTPR_b; + stc_tmr6cr_sclrr_bit_t SCLRR_b; + stc_tmr6cr_supdr_bit_t SUPDR_b; +} bCM_TMR6CR_TypeDef; + +typedef struct { + uint32_t RESERVED0[1024]; + stc_tmra_bcstr_bit_t BCSTR_b; + uint32_t RESERVED1[16]; + stc_tmra_hconr_bit_t HCONR_b; + uint32_t RESERVED2[16]; + stc_tmra_hcupr_bit_t HCUPR_b; + uint32_t RESERVED3[16]; + stc_tmra_hcdor_bit_t HCDOR_b; + uint32_t RESERVED4[16]; + stc_tmra_iconr_bit_t ICONR_b; + uint32_t RESERVED5[16]; + stc_tmra_econr_bit_t ECONR_b; + uint32_t RESERVED6[16]; + stc_tmra_fconr_bit_t FCONR_b; + uint32_t RESERVED7[16]; + stc_tmra_stflr_bit_t STFLR_b; + uint32_t RESERVED8[272]; + stc_tmra_bconr_bit_t BCONR1_b; + uint32_t RESERVED9[48]; + stc_tmra_bconr_bit_t BCONR2_b; + uint32_t RESERVED10[432]; + stc_tmra_cconr_bit_t CCONR1_b; + uint32_t RESERVED11[16]; + stc_tmra_cconr_bit_t CCONR2_b; + uint32_t RESERVED12[16]; + stc_tmra_cconr_bit_t CCONR3_b; + uint32_t RESERVED13[16]; + stc_tmra_cconr_bit_t CCONR4_b; + uint32_t RESERVED14[400]; + stc_tmra_pconr_bit_t PCONR1_b; + uint32_t RESERVED15[16]; + stc_tmra_pconr_bit_t PCONR2_b; + uint32_t RESERVED16[16]; + stc_tmra_pconr_bit_t PCONR3_b; + uint32_t RESERVED17[16]; + stc_tmra_pconr_bit_t PCONR4_b; +} bCM_TMRA_TypeDef; + +typedef struct { + stc_trng_cr_bit_t CR_b; + stc_trng_mr_bit_t MR_b; +} bCM_TRNG_TypeDef; + +typedef struct { + stc_usart_sr_bit_t SR_b; + stc_usart_dr_bit_t DR_b; + uint32_t RESERVED0[32]; + stc_usart_cr1_bit_t CR1_b; + stc_usart_cr2_bit_t CR2_b; + stc_usart_cr3_bit_t CR3_b; + stc_usart_pr_bit_t PR_b; +} bCM_USART_TypeDef; + +typedef struct { + stc_usbfs_gvbuscfg_bit_t GVBUSCFG_b; + uint32_t RESERVED0[32]; + stc_usbfs_gahbcfg_bit_t GAHBCFG_b; + stc_usbfs_gusbcfg_bit_t GUSBCFG_b; + stc_usbfs_grstctl_bit_t GRSTCTL_b; + stc_usbfs_gintsts_bit_t GINTSTS_b; + stc_usbfs_gintmsk_bit_t GINTMSK_b; + uint32_t RESERVED1[448]; + stc_usbfs_glpmcfg_bit_t GLPMCFG_b; + uint32_t RESERVED2[7488]; + stc_usbfs_hcfg_bit_t HCFG_b; + uint32_t RESERVED3[480]; + stc_usbfs_hprt_bit_t HPRT_b; + uint32_t RESERVED4[1504]; + stc_usbfs_hcchar_bit_t HCCHAR0_b; + uint32_t RESERVED5[32]; + stc_usbfs_hcint_bit_t HCINT0_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK0_b; + uint32_t RESERVED6[128]; + stc_usbfs_hcchar_bit_t HCCHAR1_b; + uint32_t RESERVED7[32]; + stc_usbfs_hcint_bit_t HCINT1_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK1_b; + uint32_t RESERVED8[128]; + stc_usbfs_hcchar_bit_t HCCHAR2_b; + uint32_t RESERVED9[32]; + stc_usbfs_hcint_bit_t HCINT2_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK2_b; + uint32_t RESERVED10[128]; + stc_usbfs_hcchar_bit_t HCCHAR3_b; + uint32_t RESERVED11[32]; + stc_usbfs_hcint_bit_t HCINT3_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK3_b; + uint32_t RESERVED12[128]; + stc_usbfs_hcchar_bit_t HCCHAR4_b; + uint32_t RESERVED13[32]; + stc_usbfs_hcint_bit_t HCINT4_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK4_b; + uint32_t RESERVED14[128]; + stc_usbfs_hcchar_bit_t HCCHAR5_b; + uint32_t RESERVED15[32]; + stc_usbfs_hcint_bit_t HCINT5_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK5_b; + uint32_t RESERVED16[128]; + stc_usbfs_hcchar_bit_t HCCHAR6_b; + uint32_t RESERVED17[32]; + stc_usbfs_hcint_bit_t HCINT6_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK6_b; + uint32_t RESERVED18[128]; + stc_usbfs_hcchar_bit_t HCCHAR7_b; + uint32_t RESERVED19[32]; + stc_usbfs_hcint_bit_t HCINT7_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK7_b; + uint32_t RESERVED20[128]; + stc_usbfs_hcchar_bit_t HCCHAR8_b; + uint32_t RESERVED21[32]; + stc_usbfs_hcint_bit_t HCINT8_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK8_b; + uint32_t RESERVED22[128]; + stc_usbfs_hcchar_bit_t HCCHAR9_b; + uint32_t RESERVED23[32]; + stc_usbfs_hcint_bit_t HCINT9_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK9_b; + uint32_t RESERVED24[128]; + stc_usbfs_hcchar_bit_t HCCHAR10_b; + uint32_t RESERVED25[32]; + stc_usbfs_hcint_bit_t HCINT10_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK10_b; + uint32_t RESERVED26[128]; + stc_usbfs_hcchar_bit_t HCCHAR11_b; + uint32_t RESERVED27[32]; + stc_usbfs_hcint_bit_t HCINT11_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK11_b; + uint32_t RESERVED28[128]; + stc_usbfs_hcchar_bit_t HCCHAR12_b; + uint32_t RESERVED29[32]; + stc_usbfs_hcint_bit_t HCINT12_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK12_b; + uint32_t RESERVED30[128]; + stc_usbfs_hcchar_bit_t HCCHAR13_b; + uint32_t RESERVED31[32]; + stc_usbfs_hcint_bit_t HCINT13_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK13_b; + uint32_t RESERVED32[128]; + stc_usbfs_hcchar_bit_t HCCHAR14_b; + uint32_t RESERVED33[32]; + stc_usbfs_hcint_bit_t HCINT14_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK14_b; + uint32_t RESERVED34[128]; + stc_usbfs_hcchar_bit_t HCCHAR15_b; + uint32_t RESERVED35[32]; + stc_usbfs_hcint_bit_t HCINT15_b; + stc_usbfs_hcintmsk_bit_t HCINTMSK15_b; + uint32_t RESERVED36[2176]; + stc_usbfs_dcfg_bit_t DCFG_b; + stc_usbfs_dctl_bit_t DCTL_b; + stc_usbfs_dsts_bit_t DSTS_b; + uint32_t RESERVED37[32]; + stc_usbfs_diepmsk_bit_t DIEPMSK_b; + stc_usbfs_doepmsk_bit_t DOEPMSK_b; + uint32_t RESERVED38[1856]; + stc_usbfs_diepctl0_bit_t DIEPCTL0_b; + uint32_t RESERVED39[32]; + stc_usbfs_diepint_bit_t DIEPINT0_b; + uint32_t RESERVED40[160]; + stc_usbfs_diepctl_bit_t DIEPCTL1_b; + uint32_t RESERVED41[32]; + stc_usbfs_diepint_bit_t DIEPINT1_b; + uint32_t RESERVED42[160]; + stc_usbfs_diepctl_bit_t DIEPCTL2_b; + uint32_t RESERVED43[32]; + stc_usbfs_diepint_bit_t DIEPINT2_b; + uint32_t RESERVED44[160]; + stc_usbfs_diepctl_bit_t DIEPCTL3_b; + uint32_t RESERVED45[32]; + stc_usbfs_diepint_bit_t DIEPINT3_b; + uint32_t RESERVED46[160]; + stc_usbfs_diepctl_bit_t DIEPCTL4_b; + uint32_t RESERVED47[32]; + stc_usbfs_diepint_bit_t DIEPINT4_b; + uint32_t RESERVED48[160]; + stc_usbfs_diepctl_bit_t DIEPCTL5_b; + uint32_t RESERVED49[32]; + stc_usbfs_diepint_bit_t DIEPINT5_b; + uint32_t RESERVED50[160]; + stc_usbfs_diepctl_bit_t DIEPCTL6_b; + uint32_t RESERVED51[32]; + stc_usbfs_diepint_bit_t DIEPINT6_b; + uint32_t RESERVED52[160]; + stc_usbfs_diepctl_bit_t DIEPCTL7_b; + uint32_t RESERVED53[32]; + stc_usbfs_diepint_bit_t DIEPINT7_b; + uint32_t RESERVED54[160]; + stc_usbfs_diepctl_bit_t DIEPCTL8_b; + uint32_t RESERVED55[32]; + stc_usbfs_diepint_bit_t DIEPINT8_b; + uint32_t RESERVED56[160]; + stc_usbfs_diepctl_bit_t DIEPCTL9_b; + uint32_t RESERVED57[32]; + stc_usbfs_diepint_bit_t DIEPINT9_b; + uint32_t RESERVED58[160]; + stc_usbfs_diepctl_bit_t DIEPCTL10_b; + uint32_t RESERVED59[32]; + stc_usbfs_diepint_bit_t DIEPINT10_b; + uint32_t RESERVED60[160]; + stc_usbfs_diepctl_bit_t DIEPCTL11_b; + uint32_t RESERVED61[32]; + stc_usbfs_diepint_bit_t DIEPINT11_b; + uint32_t RESERVED62[160]; + stc_usbfs_diepctl_bit_t DIEPCTL12_b; + uint32_t RESERVED63[32]; + stc_usbfs_diepint_bit_t DIEPINT12_b; + uint32_t RESERVED64[160]; + stc_usbfs_diepctl_bit_t DIEPCTL13_b; + uint32_t RESERVED65[32]; + stc_usbfs_diepint_bit_t DIEPINT13_b; + uint32_t RESERVED66[160]; + stc_usbfs_diepctl_bit_t DIEPCTL14_b; + uint32_t RESERVED67[32]; + stc_usbfs_diepint_bit_t DIEPINT14_b; + uint32_t RESERVED68[160]; + stc_usbfs_diepctl_bit_t DIEPCTL15_b; + uint32_t RESERVED69[32]; + stc_usbfs_diepint_bit_t DIEPINT15_b; + uint32_t RESERVED70[160]; + stc_usbfs_doepctl0_bit_t DOEPCTL0_b; + uint32_t RESERVED71[32]; + stc_usbfs_doepint_bit_t DOEPINT0_b; + uint32_t RESERVED72[32]; + stc_usbfs_doeptsiz0_bit_t DOEPTSIZ0_b; + uint32_t RESERVED73[96]; + stc_usbfs_doepctl_bit_t DOEPCTL1_b; + uint32_t RESERVED74[32]; + stc_usbfs_doepint_bit_t DOEPINT1_b; + uint32_t RESERVED75[160]; + stc_usbfs_doepctl_bit_t DOEPCTL2_b; + uint32_t RESERVED76[32]; + stc_usbfs_doepint_bit_t DOEPINT2_b; + uint32_t RESERVED77[160]; + stc_usbfs_doepctl_bit_t DOEPCTL3_b; + uint32_t RESERVED78[32]; + stc_usbfs_doepint_bit_t DOEPINT3_b; + uint32_t RESERVED79[160]; + stc_usbfs_doepctl_bit_t DOEPCTL4_b; + uint32_t RESERVED80[32]; + stc_usbfs_doepint_bit_t DOEPINT4_b; + uint32_t RESERVED81[160]; + stc_usbfs_doepctl_bit_t DOEPCTL5_b; + uint32_t RESERVED82[32]; + stc_usbfs_doepint_bit_t DOEPINT5_b; + uint32_t RESERVED83[160]; + stc_usbfs_doepctl_bit_t DOEPCTL6_b; + uint32_t RESERVED84[32]; + stc_usbfs_doepint_bit_t DOEPINT6_b; + uint32_t RESERVED85[160]; + stc_usbfs_doepctl_bit_t DOEPCTL7_b; + uint32_t RESERVED86[32]; + stc_usbfs_doepint_bit_t DOEPINT7_b; + uint32_t RESERVED87[160]; + stc_usbfs_doepctl_bit_t DOEPCTL8_b; + uint32_t RESERVED88[32]; + stc_usbfs_doepint_bit_t DOEPINT8_b; + uint32_t RESERVED89[160]; + stc_usbfs_doepctl_bit_t DOEPCTL9_b; + uint32_t RESERVED90[32]; + stc_usbfs_doepint_bit_t DOEPINT9_b; + uint32_t RESERVED91[160]; + stc_usbfs_doepctl_bit_t DOEPCTL10_b; + uint32_t RESERVED92[32]; + stc_usbfs_doepint_bit_t DOEPINT10_b; + uint32_t RESERVED93[160]; + stc_usbfs_doepctl_bit_t DOEPCTL11_b; + uint32_t RESERVED94[32]; + stc_usbfs_doepint_bit_t DOEPINT11_b; + uint32_t RESERVED95[160]; + stc_usbfs_doepctl_bit_t DOEPCTL12_b; + uint32_t RESERVED96[32]; + stc_usbfs_doepint_bit_t DOEPINT12_b; + uint32_t RESERVED97[160]; + stc_usbfs_doepctl_bit_t DOEPCTL13_b; + uint32_t RESERVED98[32]; + stc_usbfs_doepint_bit_t DOEPINT13_b; + uint32_t RESERVED99[160]; + stc_usbfs_doepctl_bit_t DOEPCTL14_b; + uint32_t RESERVED100[32]; + stc_usbfs_doepint_bit_t DOEPINT14_b; + uint32_t RESERVED101[160]; + stc_usbfs_doepctl_bit_t DOEPCTL15_b; + uint32_t RESERVED102[32]; + stc_usbfs_doepint_bit_t DOEPINT15_b; + uint32_t RESERVED103[2208]; + stc_usbfs_gcctl_bit_t GCCTL_b; +} bCM_USBFS_TypeDef; + +typedef struct { + stc_usbhs_gvbuscfg_bit_t GVBUSCFG_b; + uint32_t RESERVED0[32]; + stc_usbhs_gahbcfg_bit_t GAHBCFG_b; + stc_usbhs_gusbcfg_bit_t GUSBCFG_b; + stc_usbhs_grstctl_bit_t GRSTCTL_b; + stc_usbhs_gintsts_bit_t GINTSTS_b; + stc_usbhs_gintmsk_bit_t GINTMSK_b; + uint32_t RESERVED1[448]; + stc_usbhs_glpmcfg_bit_t GLPMCFG_b; + uint32_t RESERVED2[7488]; + stc_usbhs_hcfg_bit_t HCFG_b; + uint32_t RESERVED3[480]; + stc_usbhs_hprt_bit_t HPRT_b; + uint32_t RESERVED4[1504]; + stc_usbhs_hcchar_bit_t HCCHAR0_b; + stc_usbhs_hcsplt_bit_t HCSPLT0_b; + stc_usbhs_hcint_bit_t HCINT0_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK0_b; + stc_usbhs_hctsiz_bit_t HCTSIZ0_b; + uint32_t RESERVED5[96]; + stc_usbhs_hcchar_bit_t HCCHAR1_b; + stc_usbhs_hcsplt_bit_t HCSPLT1_b; + stc_usbhs_hcint_bit_t HCINT1_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK1_b; + stc_usbhs_hctsiz_bit_t HCTSIZ1_b; + uint32_t RESERVED6[96]; + stc_usbhs_hcchar_bit_t HCCHAR2_b; + stc_usbhs_hcsplt_bit_t HCSPLT2_b; + stc_usbhs_hcint_bit_t HCINT2_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK2_b; + stc_usbhs_hctsiz_bit_t HCTSIZ2_b; + uint32_t RESERVED7[96]; + stc_usbhs_hcchar_bit_t HCCHAR3_b; + stc_usbhs_hcsplt_bit_t HCSPLT3_b; + stc_usbhs_hcint_bit_t HCINT3_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK3_b; + stc_usbhs_hctsiz_bit_t HCTSIZ3_b; + uint32_t RESERVED8[96]; + stc_usbhs_hcchar_bit_t HCCHAR4_b; + stc_usbhs_hcsplt_bit_t HCSPLT4_b; + stc_usbhs_hcint_bit_t HCINT4_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK4_b; + stc_usbhs_hctsiz_bit_t HCTSIZ4_b; + uint32_t RESERVED9[96]; + stc_usbhs_hcchar_bit_t HCCHAR5_b; + stc_usbhs_hcsplt_bit_t HCSPLT5_b; + stc_usbhs_hcint_bit_t HCINT5_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK5_b; + stc_usbhs_hctsiz_bit_t HCTSIZ5_b; + uint32_t RESERVED10[96]; + stc_usbhs_hcchar_bit_t HCCHAR6_b; + stc_usbhs_hcsplt_bit_t HCSPLT6_b; + stc_usbhs_hcint_bit_t HCINT6_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK6_b; + stc_usbhs_hctsiz_bit_t HCTSIZ6_b; + uint32_t RESERVED11[96]; + stc_usbhs_hcchar_bit_t HCCHAR7_b; + stc_usbhs_hcsplt_bit_t HCSPLT7_b; + stc_usbhs_hcint_bit_t HCINT7_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK7_b; + stc_usbhs_hctsiz_bit_t HCTSIZ7_b; + uint32_t RESERVED12[96]; + stc_usbhs_hcchar_bit_t HCCHAR8_b; + stc_usbhs_hcsplt_bit_t HCSPLT8_b; + stc_usbhs_hcint_bit_t HCINT8_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK8_b; + stc_usbhs_hctsiz_bit_t HCTSIZ8_b; + uint32_t RESERVED13[96]; + stc_usbhs_hcchar_bit_t HCCHAR9_b; + stc_usbhs_hcsplt_bit_t HCSPLT9_b; + stc_usbhs_hcint_bit_t HCINT9_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK9_b; + stc_usbhs_hctsiz_bit_t HCTSIZ9_b; + uint32_t RESERVED14[96]; + stc_usbhs_hcchar_bit_t HCCHAR10_b; + stc_usbhs_hcsplt_bit_t HCSPLT10_b; + stc_usbhs_hcint_bit_t HCINT10_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK10_b; + stc_usbhs_hctsiz_bit_t HCTSIZ10_b; + uint32_t RESERVED15[96]; + stc_usbhs_hcchar_bit_t HCCHAR11_b; + stc_usbhs_hcsplt_bit_t HCSPLT11_b; + stc_usbhs_hcint_bit_t HCINT11_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK11_b; + stc_usbhs_hctsiz_bit_t HCTSIZ11_b; + uint32_t RESERVED16[96]; + stc_usbhs_hcchar_bit_t HCCHAR12_b; + stc_usbhs_hcsplt_bit_t HCSPLT12_b; + stc_usbhs_hcint_bit_t HCINT12_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK12_b; + stc_usbhs_hctsiz_bit_t HCTSIZ12_b; + uint32_t RESERVED17[96]; + stc_usbhs_hcchar_bit_t HCCHAR13_b; + stc_usbhs_hcsplt_bit_t HCSPLT13_b; + stc_usbhs_hcint_bit_t HCINT13_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK13_b; + stc_usbhs_hctsiz_bit_t HCTSIZ13_b; + uint32_t RESERVED18[96]; + stc_usbhs_hcchar_bit_t HCCHAR14_b; + stc_usbhs_hcsplt_bit_t HCSPLT14_b; + stc_usbhs_hcint_bit_t HCINT14_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK14_b; + stc_usbhs_hctsiz_bit_t HCTSIZ14_b; + uint32_t RESERVED19[96]; + stc_usbhs_hcchar_bit_t HCCHAR15_b; + stc_usbhs_hcsplt_bit_t HCSPLT15_b; + stc_usbhs_hcint_bit_t HCINT15_b; + stc_usbhs_hcintmsk_bit_t HCINTMSK15_b; + stc_usbhs_hctsiz_bit_t HCTSIZ15_b; + uint32_t RESERVED20[2144]; + stc_usbhs_dcfg_bit_t DCFG_b; + stc_usbhs_dctl_bit_t DCTL_b; + stc_usbhs_dsts_bit_t DSTS_b; + uint32_t RESERVED21[32]; + stc_usbhs_diepmsk_bit_t DIEPMSK_b; + stc_usbhs_doepmsk_bit_t DOEPMSK_b; + uint32_t RESERVED22[192]; + stc_usbhs_dthrctl_bit_t DTHRCTL_b; + uint32_t RESERVED23[32]; + stc_usbhs_deachint_bit_t DEACHINT_b; + stc_usbhs_deachintmsk_bit_t DEACHINTMSK_b; + uint32_t RESERVED24[32]; + stc_usbhs_diepeachmsk1_bit_t DIEPEACHMSK1_b; + uint32_t RESERVED25[480]; + stc_usbhs_doepeachmsk1_bit_t DOEPEACHMSK1_b; + uint32_t RESERVED26[960]; + stc_usbhs_diepctl0_bit_t DIEPCTL0_b; + uint32_t RESERVED27[32]; + stc_usbhs_diepint_bit_t DIEPINT0_b; + uint32_t RESERVED28[160]; + stc_usbhs_diepctl_bit_t DIEPCTL1_b; + uint32_t RESERVED29[32]; + stc_usbhs_diepint_bit_t DIEPINT1_b; + uint32_t RESERVED30[160]; + stc_usbhs_diepctl_bit_t DIEPCTL2_b; + uint32_t RESERVED31[32]; + stc_usbhs_diepint_bit_t DIEPINT2_b; + uint32_t RESERVED32[160]; + stc_usbhs_diepctl_bit_t DIEPCTL3_b; + uint32_t RESERVED33[32]; + stc_usbhs_diepint_bit_t DIEPINT3_b; + uint32_t RESERVED34[160]; + stc_usbhs_diepctl_bit_t DIEPCTL4_b; + uint32_t RESERVED35[32]; + stc_usbhs_diepint_bit_t DIEPINT4_b; + uint32_t RESERVED36[160]; + stc_usbhs_diepctl_bit_t DIEPCTL5_b; + uint32_t RESERVED37[32]; + stc_usbhs_diepint_bit_t DIEPINT5_b; + uint32_t RESERVED38[160]; + stc_usbhs_diepctl_bit_t DIEPCTL6_b; + uint32_t RESERVED39[32]; + stc_usbhs_diepint_bit_t DIEPINT6_b; + uint32_t RESERVED40[160]; + stc_usbhs_diepctl_bit_t DIEPCTL7_b; + uint32_t RESERVED41[32]; + stc_usbhs_diepint_bit_t DIEPINT7_b; + uint32_t RESERVED42[160]; + stc_usbhs_diepctl_bit_t DIEPCTL8_b; + uint32_t RESERVED43[32]; + stc_usbhs_diepint_bit_t DIEPINT8_b; + uint32_t RESERVED44[160]; + stc_usbhs_diepctl_bit_t DIEPCTL9_b; + uint32_t RESERVED45[32]; + stc_usbhs_diepint_bit_t DIEPINT9_b; + uint32_t RESERVED46[160]; + stc_usbhs_diepctl_bit_t DIEPCTL10_b; + uint32_t RESERVED47[32]; + stc_usbhs_diepint_bit_t DIEPINT10_b; + uint32_t RESERVED48[160]; + stc_usbhs_diepctl_bit_t DIEPCTL11_b; + uint32_t RESERVED49[32]; + stc_usbhs_diepint_bit_t DIEPINT11_b; + uint32_t RESERVED50[160]; + stc_usbhs_diepctl_bit_t DIEPCTL12_b; + uint32_t RESERVED51[32]; + stc_usbhs_diepint_bit_t DIEPINT12_b; + uint32_t RESERVED52[160]; + stc_usbhs_diepctl_bit_t DIEPCTL13_b; + uint32_t RESERVED53[32]; + stc_usbhs_diepint_bit_t DIEPINT13_b; + uint32_t RESERVED54[160]; + stc_usbhs_diepctl_bit_t DIEPCTL14_b; + uint32_t RESERVED55[32]; + stc_usbhs_diepint_bit_t DIEPINT14_b; + uint32_t RESERVED56[160]; + stc_usbhs_diepctl_bit_t DIEPCTL15_b; + uint32_t RESERVED57[32]; + stc_usbhs_diepint_bit_t DIEPINT15_b; + uint32_t RESERVED58[160]; + stc_usbhs_doepctl0_bit_t DOEPCTL0_b; + uint32_t RESERVED59[32]; + stc_usbhs_doepint_bit_t DOEPINT0_b; + uint32_t RESERVED60[32]; + stc_usbhs_doeptsiz0_bit_t DOEPTSIZ0_b; + uint32_t RESERVED61[96]; + stc_usbhs_doepctl_bit_t DOEPCTL1_b; + uint32_t RESERVED62[32]; + stc_usbhs_doepint_bit_t DOEPINT1_b; + uint32_t RESERVED63[160]; + stc_usbhs_doepctl_bit_t DOEPCTL2_b; + uint32_t RESERVED64[32]; + stc_usbhs_doepint_bit_t DOEPINT2_b; + uint32_t RESERVED65[160]; + stc_usbhs_doepctl_bit_t DOEPCTL3_b; + uint32_t RESERVED66[32]; + stc_usbhs_doepint_bit_t DOEPINT3_b; + uint32_t RESERVED67[160]; + stc_usbhs_doepctl_bit_t DOEPCTL4_b; + uint32_t RESERVED68[32]; + stc_usbhs_doepint_bit_t DOEPINT4_b; + uint32_t RESERVED69[160]; + stc_usbhs_doepctl_bit_t DOEPCTL5_b; + uint32_t RESERVED70[32]; + stc_usbhs_doepint_bit_t DOEPINT5_b; + uint32_t RESERVED71[160]; + stc_usbhs_doepctl_bit_t DOEPCTL6_b; + uint32_t RESERVED72[32]; + stc_usbhs_doepint_bit_t DOEPINT6_b; + uint32_t RESERVED73[160]; + stc_usbhs_doepctl_bit_t DOEPCTL7_b; + uint32_t RESERVED74[32]; + stc_usbhs_doepint_bit_t DOEPINT7_b; + uint32_t RESERVED75[160]; + stc_usbhs_doepctl_bit_t DOEPCTL8_b; + uint32_t RESERVED76[32]; + stc_usbhs_doepint_bit_t DOEPINT8_b; + uint32_t RESERVED77[160]; + stc_usbhs_doepctl_bit_t DOEPCTL9_b; + uint32_t RESERVED78[32]; + stc_usbhs_doepint_bit_t DOEPINT9_b; + uint32_t RESERVED79[160]; + stc_usbhs_doepctl_bit_t DOEPCTL10_b; + uint32_t RESERVED80[32]; + stc_usbhs_doepint_bit_t DOEPINT10_b; + uint32_t RESERVED81[160]; + stc_usbhs_doepctl_bit_t DOEPCTL11_b; + uint32_t RESERVED82[32]; + stc_usbhs_doepint_bit_t DOEPINT11_b; + uint32_t RESERVED83[160]; + stc_usbhs_doepctl_bit_t DOEPCTL12_b; + uint32_t RESERVED84[32]; + stc_usbhs_doepint_bit_t DOEPINT12_b; + uint32_t RESERVED85[160]; + stc_usbhs_doepctl_bit_t DOEPCTL13_b; + uint32_t RESERVED86[32]; + stc_usbhs_doepint_bit_t DOEPINT13_b; + uint32_t RESERVED87[160]; + stc_usbhs_doepctl_bit_t DOEPCTL14_b; + uint32_t RESERVED88[32]; + stc_usbhs_doepint_bit_t DOEPINT14_b; + uint32_t RESERVED89[160]; + stc_usbhs_doepctl_bit_t DOEPCTL15_b; + uint32_t RESERVED90[32]; + stc_usbhs_doepint_bit_t DOEPINT15_b; + uint32_t RESERVED91[2208]; + stc_usbhs_gcctl_bit_t GCCTL_b; +} bCM_USBHS_TypeDef; + +typedef struct { + stc_wdt_cr_bit_t CR_b; + stc_wdt_sr_bit_t SR_b; +} bCM_WDT_TypeDef; + +/******************************************************************************/ +/* Device Specific Peripheral bit_band declaration & memory map */ +/******************************************************************************/ +#define bCM_ADC1 ((bCM_ADC_TypeDef*)0x42800000UL) +#define bCM_ADC2 ((bCM_ADC_TypeDef*)0x42808000UL) +#define bCM_ADC3 ((bCM_ADC_TypeDef*)0x42810000UL) +#define bCM_AES ((bCM_AES_TypeDef*)0x42100000UL) +#define bCM_AOS ((bCM_AOS_TypeDef*)0x42210000UL) +#define bCM_CAN1 ((bCM_CAN_TypeDef*)0x42120000UL) +#define bCM_CAN2 ((bCM_CAN_TypeDef*)0x42F00000UL) +#define bCM_CMP1 ((bCM_CMP_TypeDef*)0x42940000UL) +#define bCM_CMP2 ((bCM_CMP_TypeDef*)0x42940200UL) +#define bCM_CMP3 ((bCM_CMP_TypeDef*)0x42948000UL) +#define bCM_CMP4 ((bCM_CMP_TypeDef*)0x42948200UL) +#define bCM_CMU ((bCM_CMU_TypeDef*)0x42988000UL) +#define bCM_CRC ((bCM_CRC_TypeDef*)0x42118000UL) +#define bCM_CTC ((bCM_CTC_TypeDef*)0x42938000UL) +#define bCM_DAC1 ((bCM_DAC_TypeDef*)0x42820000UL) +#define bCM_DAC2 ((bCM_DAC_TypeDef*)0x42828000UL) +#define bCM_DCU1 ((bCM_DCU_TypeDef*)0x42AC0000UL) +#define bCM_DCU2 ((bCM_DCU_TypeDef*)0x42AC8000UL) +#define bCM_DCU3 ((bCM_DCU_TypeDef*)0x42AD0000UL) +#define bCM_DCU4 ((bCM_DCU_TypeDef*)0x42AD8000UL) +#define bCM_DCU5 ((bCM_DCU_TypeDef*)0x42AE0000UL) +#define bCM_DCU6 ((bCM_DCU_TypeDef*)0x42AE8000UL) +#define bCM_DCU7 ((bCM_DCU_TypeDef*)0x42AF0000UL) +#define bCM_DCU8 ((bCM_DCU_TypeDef*)0x42AF8000UL) +#define bCM_DMA1 ((bCM_DMA_TypeDef*)0x42A60000UL) +#define bCM_DMA2 ((bCM_DMA_TypeDef*)0x42A68000UL) +#define bCM_DVP ((bCM_DVP_TypeDef*)0x42AB0000UL) +#define bCM_EFM ((bCM_EFM_TypeDef*)0x42208000UL) +#define bCM_EMB0 ((bCM_EMB_TypeDef*)0x422F8000UL) +#define bCM_EMB1 ((bCM_EMB_TypeDef*)0x422F8400UL) +#define bCM_EMB2 ((bCM_EMB_TypeDef*)0x422F8800UL) +#define bCM_EMB3 ((bCM_EMB_TypeDef*)0x422F8C00UL) +#define bCM_EMB4 ((bCM_EMB_TypeDef*)0x422F9000UL) +#define bCM_EMB5 ((bCM_EMB_TypeDef*)0x422F9400UL) +#define bCM_EMB6 ((bCM_EMB_TypeDef*)0x422F9800UL) +#define bCM_ETH ((bCM_ETH_TypeDef*)0x42A00000UL) +#define bCM_FCM ((bCM_FCM_TypeDef*)0x42908000UL) +#define bCM_FMAC1 ((bCM_FMAC_TypeDef*)0x42B00000UL) +#define bCM_FMAC2 ((bCM_FMAC_TypeDef*)0x42B08000UL) +#define bCM_FMAC3 ((bCM_FMAC_TypeDef*)0x42B10000UL) +#define bCM_FMAC4 ((bCM_FMAC_TypeDef*)0x42B18000UL) +#define bCM_GPIO ((bCM_GPIO_TypeDef*)0x42A70000UL) +#define bCM_HASH ((bCM_HASH_TypeDef*)0x42108000UL) +#define bCM_HRPWM ((bCM_HRPWM_TypeDef*)0x42780000UL) +#define bCM_I2C1 ((bCM_I2C_TypeDef*)0x429C0000UL) +#define bCM_I2C2 ((bCM_I2C_TypeDef*)0x429C8000UL) +#define bCM_I2C3 ((bCM_I2C_TypeDef*)0x429D0000UL) +#define bCM_I2C4 ((bCM_I2C_TypeDef*)0x429D8000UL) +#define bCM_I2C5 ((bCM_I2C_TypeDef*)0x429E0000UL) +#define bCM_I2C6 ((bCM_I2C_TypeDef*)0x429E8000UL) +#define bCM_I2S1 ((bCM_I2S_TypeDef*)0x423C0000UL) +#define bCM_I2S2 ((bCM_I2S_TypeDef*)0x423C8000UL) +#define bCM_I2S3 ((bCM_I2S_TypeDef*)0x42440000UL) +#define bCM_I2S4 ((bCM_I2S_TypeDef*)0x42448000UL) +#define bCM_INTC ((bCM_INTC_TypeDef*)0x42A20000UL) +#define bCM_KEYSCAN ((bCM_KEYSCAN_TypeDef*)0x42A18000UL) +#define bCM_MAU ((bCM_MAU_TypeDef*)0x42AA0000UL) +#define bCM_MPU ((bCM_MPU_TypeDef*)0x42A00000UL) +#define bCM_OTS ((bCM_OTS_TypeDef*)0x4220C000UL) +#define bCM_PERIC ((bCM_PERIC_TypeDef*)0x42AA8000UL) +#define bCM_PWC ((bCM_PWC_TypeDef*)0x42900000UL) +#define bCM_RMU ((bCM_RMU_TypeDef*)0x42998000UL) +#define bCM_RTC ((bCM_RTC_TypeDef*)0x42980000UL) +#define bCM_SDIOC1 ((bCM_SDIOC_TypeDef*)0x42E00000UL) +#define bCM_SDIOC2 ((bCM_SDIOC_TypeDef*)0x42F08000UL) +#define bCM_SPI1 ((bCM_SPI_TypeDef*)0x42380000UL) +#define bCM_SPI2 ((bCM_SPI_TypeDef*)0x42388000UL) +#define bCM_SPI3 ((bCM_SPI_TypeDef*)0x42390000UL) +#define bCM_SPI4 ((bCM_SPI_TypeDef*)0x42400000UL) +#define bCM_SPI5 ((bCM_SPI_TypeDef*)0x42408000UL) +#define bCM_SPI6 ((bCM_SPI_TypeDef*)0x42410000UL) +#define bCM_SRAMC ((bCM_SRAMC_TypeDef*)0x42A10000UL) +#define bCM_SWDT ((bCM_SWDT_TypeDef*)0x42928000UL) +#define bCM_TMR0_1 ((bCM_TMR0_TypeDef*)0x42480000UL) +#define bCM_TMR0_2 ((bCM_TMR0_TypeDef*)0x42488000UL) +#define bCM_TMR2_1 ((bCM_TMR2_TypeDef*)0x42490000UL) +#define bCM_TMR2_2 ((bCM_TMR2_TypeDef*)0x42498000UL) +#define bCM_TMR2_3 ((bCM_TMR2_TypeDef*)0x424A0000UL) +#define bCM_TMR2_4 ((bCM_TMR2_TypeDef*)0x424A8000UL) +#define bCM_TMR4_1 ((bCM_TMR4_TypeDef*)0x42700000UL) +#define bCM_TMR4_2 ((bCM_TMR4_TypeDef*)0x42708000UL) +#define bCM_TMR4_3 ((bCM_TMR4_TypeDef*)0x42710000UL) +#define bCM_TMR6_1 ((bCM_TMR6_TypeDef*)0x42300000UL) +#define bCM_TMR6_2 ((bCM_TMR6_TypeDef*)0x42308000UL) +#define bCM_TMR6_3 ((bCM_TMR6_TypeDef*)0x42310000UL) +#define bCM_TMR6_4 ((bCM_TMR6_TypeDef*)0x42318000UL) +#define bCM_TMR6_5 ((bCM_TMR6_TypeDef*)0x42320000UL) +#define bCM_TMR6_6 ((bCM_TMR6_TypeDef*)0x42328000UL) +#define bCM_TMR6_7 ((bCM_TMR6_TypeDef*)0x42330000UL) +#define bCM_TMR6_8 ((bCM_TMR6_TypeDef*)0x42338000UL) +#define bCM_TMR6CR ((bCM_TMR6CR_TypeDef*)0x42300000UL) +#define bCM_TMRA_1 ((bCM_TMRA_TypeDef*)0x42740000UL) +#define bCM_TMRA_10 ((bCM_TMRA_TypeDef*)0x424E8000UL) +#define bCM_TMRA_11 ((bCM_TMRA_TypeDef*)0x424F0000UL) +#define bCM_TMRA_12 ((bCM_TMRA_TypeDef*)0x424F8000UL) +#define bCM_TMRA_2 ((bCM_TMRA_TypeDef*)0x42748000UL) +#define bCM_TMRA_3 ((bCM_TMRA_TypeDef*)0x42750000UL) +#define bCM_TMRA_4 ((bCM_TMRA_TypeDef*)0x42758000UL) +#define bCM_TMRA_5 ((bCM_TMRA_TypeDef*)0x424C0000UL) +#define bCM_TMRA_6 ((bCM_TMRA_TypeDef*)0x424C8000UL) +#define bCM_TMRA_7 ((bCM_TMRA_TypeDef*)0x424D0000UL) +#define bCM_TMRA_8 ((bCM_TMRA_TypeDef*)0x424D8000UL) +#define bCM_TMRA_9 ((bCM_TMRA_TypeDef*)0x424E0000UL) +#define bCM_TRNG ((bCM_TRNG_TypeDef*)0x42840000UL) +#define bCM_USART1 ((bCM_USART_TypeDef*)0x42398000UL) +#define bCM_USART10 ((bCM_USART_TypeDef*)0x42438000UL) +#define bCM_USART2 ((bCM_USART_TypeDef*)0x423A0000UL) +#define bCM_USART3 ((bCM_USART_TypeDef*)0x423A8000UL) +#define bCM_USART4 ((bCM_USART_TypeDef*)0x423B0000UL) +#define bCM_USART5 ((bCM_USART_TypeDef*)0x423B8000UL) +#define bCM_USART6 ((bCM_USART_TypeDef*)0x42418000UL) +#define bCM_USART7 ((bCM_USART_TypeDef*)0x42420000UL) +#define bCM_USART8 ((bCM_USART_TypeDef*)0x42428000UL) +#define bCM_USART9 ((bCM_USART_TypeDef*)0x42430000UL) +#define bCM_USBFS ((bCM_USBFS_TypeDef*)0x43000000UL) +#define bCM_USBHS ((bCM_USBHS_TypeDef*)0x43800000UL) +#define bCM_WDT ((bCM_WDT_TypeDef*)0x42920000UL) + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32F4A0_H__ */ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/include/system_hc32f4a0.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/include/system_hc32f4a0.h new file mode 100644 index 00000000..12817f78 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/include/system_hc32f4a0.h @@ -0,0 +1,142 @@ +/** + ******************************************************************************* + * @file system_hc32f4a0.h + * @brief This file contains all the functions prototypes of the HC32 System. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __SYSTEM_HC32F4A0_H__ +#define __SYSTEM_HC32F4A0_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include + +/** + * @addtogroup CMSIS + * @{ + */ + +/** + * @addtogroup HC32F4A0_System + * @{ + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('define') + ******************************************************************************/ +/** + * @addtogroup HC32F4A0_System_Global_Macros + * @{ + */ + +/** + * @addtogroup HC32F4A0_System_Clock_Source + * @{ + */ +#if !defined (MRC_VALUE) +#define MRC_VALUE (8000000UL) /*!< Internal middle speed RC freq. */ +#endif + +#if !defined (LRC_VALUE) +#define LRC_VALUE (32768UL) /*!< Internal low speed RC freq. */ +#endif + +#if !defined (RTCLRC_VALUE) +#define RTCLRC_VALUE (32768UL) /*!< Internal RTC low speed RC freq. */ +#endif + +#if !defined (SWDTLRC_VALUE) +#define SWDTLRC_VALUE (10000UL) /*!< Internal SWDT low speed RC freq. */ +#endif + +#if !defined (XTAL_VALUE) +#define XTAL_VALUE (8000000UL) /*!< External high speed OSC freq. */ +#endif + +#if !defined (XTAL32_VALUE) +#define XTAL32_VALUE (32768UL) /*!< External low speed OSC freq. */ +#endif + +#if !defined (HCLK_VALUE) +#define HCLK_VALUE (SystemCoreClock >> ((CM_CMU->SCFGR & CMU_SCFGR_HCLKS) >> CMU_SCFGR_HCLKS_POS)) +#endif + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ +/** + * @addtogroup HC32F4A0_System_Exported_Variable + * @{ + */ + +extern uint32_t SystemCoreClock; /*!< System clock frequency (Core clock) */ +extern uint32_t HRC_VALUE; /*!< HRC frequency */ + +/** + * @} + */ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup HC32F4A0_System_Global_Functions + * @{ + */ + +extern void SystemInit(void); /*!< Initialize the system */ +extern void SystemCoreClockUpdate(void); /*!< Update SystemCoreClock variable */ + +#if defined (ROM_EXT_QSPI) +void SystemInit_QspiMem(void); +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __SYSTEM_HC32F4A0_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/link.lds b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/link.lds new file mode 100644 index 00000000..acd77eaf --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/link.lds @@ -0,0 +1,242 @@ +/****************************************************************************** + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + */ +/*****************************************************************************/ +/* File HC32F4A0xI.ld */ +/* Abstract Linker script for HC32F4A0 Device with */ +/* 2MByte FLASH, 516KByte RAM */ +/* Version V1.0 */ +/* Date 2022-04-28 */ +/*****************************************************************************/ + +/** +* @file link.lds +* @brief hc32f4a0 Linker script +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-09-08 +*/ + +/************************************************* +File name: link.lds +Description: hc32f4a0 Linker script +Others: take HC32F4A0xI.ld for references +History: +1. Date: 2022-09-08 +Author: AIIT XUOS Lab +Modification: +1. add shell cmd table and g_service_table +*************************************************/ + +/* Custom defines, according to section 7.7 of the user manual. + Take OTP sector 16 for example. */ +__OTP_DATA_START = 0x03000000; +__OTP_DATA_SIZE = 2048; +__OTP_LOCK_START = 0x03001840; +__OTP_LOCK_SIZE = 4; + +/* Use contiguous memory regions for simple. */ +MEMORY +{ + FLASH (rx): ORIGIN = 0x00000000, LENGTH = 2M + OTP_DATA (rx): ORIGIN = __OTP_DATA_START, LENGTH = __OTP_DATA_SIZE + OTP_LOCK (rx): ORIGIN = __OTP_LOCK_START, LENGTH = __OTP_LOCK_SIZE + RAM (rwx): ORIGIN = 0x1FFE0000, LENGTH = 512K + RAMB (rwx): ORIGIN = 0x200F0000, LENGTH = 4K +} + +ENTRY(Reset_Handler) + +SECTIONS +{ + .interrupts : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) + . = ALIGN(4); + } >FLASH + + .icg_sec 0x00000400 : + { + KEEP(*(.icg_sec)) + } >FLASH + + .text : + { + . = ALIGN(4); + _stext = .; + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + *(.text) /* remaining code */ + *(.text.*) /* remaining code */ + *(.rodata) /* read-only data (constants) */ + *(.rodata*) + *(.glue_7) + *(.glue_7t) + + /* section information for shell */ + . = ALIGN(4); + _shell_command_start = .; + KEEP (*(shellCommand)) + _shell_command_end = .; + . = ALIGN(4); + + PROVIDE(__ctors_start__ = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array)) + PROVIDE(__ctors_end__ = .); + + . = ALIGN(4); + + __isrtbl_idx_start = .; + KEEP(*(.isrtbl.idx)) + __isrtbl_start = .; + KEEP(*(.isrtbl)) + __isrtbl_end = .; + . = ALIGN(4); + + PROVIDE(g_service_table_start = ABSOLUTE(.)); + KEEP(*(.g_service_table)) + PROVIDE(g_service_table_end = ABSOLUTE(.)); + + . = ALIGN(4); + _etext = .; + } >FLASH + + .rodata : + { + . = ALIGN(4); + *(.rodata) + *(.rodata*) + . = ALIGN(4); + } >FLASH + + __exidx_start = .; + .ARM.exidx : + { + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + } >FLASH + __exidx_end = .; + + .preinit_array : + { + . = ALIGN(4); + /* preinit data */ + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP(*(.preinit_array)) + PROVIDE_HIDDEN (__preinit_array_end = .); + . = ALIGN(4); + } >FLASH + + .init_array : + { + . = ALIGN(4); + /* init data */ + PROVIDE_HIDDEN (__init_array_start = .); + KEEP(*(SORT(.init_array.*))) + KEEP(*(.init_array)) + PROVIDE_HIDDEN (__init_array_end = .); + . = ALIGN(4); + } >FLASH + + .fini_array : + { + . = ALIGN(4); + /* finit data */ + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP(*(SORT(.fini_array.*))) + KEEP(*(.fini_array)) + PROVIDE_HIDDEN (__fini_array_end = .); + . = ALIGN(4); + } >FLASH + + __etext = ALIGN(4); + + .otp_data_sec : + { + KEEP(*(.otp_data_sec)) + } >OTP_DATA + + .otp_lock_sec : + { + KEEP(*(.otp_lock_sec)) + } >OTP_LOCK + + .data : AT (__etext) + { + . = ALIGN(4); + __data_start__ = .; + *(.data) + *(.data*) + . = ALIGN(4); + *(.ramfunc) + *(.ramfunc*) + . = ALIGN(4); + __data_end__ = .; + } >RAM + + __etext_ramb = __etext + ALIGN (SIZEOF(.data), 4); + .ramb_data : AT (__etext_ramb) + { + . = ALIGN(4); + __data_start_ramb__ = .; + *(.ramb_data) + *(.ramb_data*) + . = ALIGN(4); + __data_end_ramb__ = .; + } >RAMB + + __bss_start = .; + .bss : + { + . = ALIGN(4); + _sbss = .; + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + . = ALIGN(4); + _ebss = .; + __bss_end__ = _ebss; + } >RAM + __bss_end = .; + + .ramb_bss : + { + . = ALIGN(4); + __bss_start_ramb__ = .; + *(.ramb_bss) + *(.ramb_bss*) + . = ALIGN(4); + __bss_end_ramb__ = .; + } >RAMB + + .heap_stack (COPY) : + { + . = ALIGN(8); + __end__ = .; + PROVIDE(end = .); + PROVIDE(_end = .); + + __StackLimit = .; + *(.stack*) + . = ALIGN(8); + __StackTop = .; + + __heap_start = .; + } >RAM + + .ARM.attributes 0 : { *(.ARM.attributes) } + + PROVIDE(_stack = __StackTop); + PROVIDE(_Min_Stack_Size = __StackTop - __StackLimit); + + __RamEnd = ORIGIN(RAM) + LENGTH(RAM); + ASSERT(__StackTop <= __RamEnd, "region RAM overflowed with stack") +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_compiler.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_compiler.h new file mode 100644 index 00000000..adbf296f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_compiler.h @@ -0,0 +1,283 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.1.0 + * @date 09. October 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6.6 LTM (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100) + #include "cmsis_armclang_ltm.h" + + /* + * Arm Compiler above 6.10.1 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #define __RESTRICT __restrict + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_gcc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_gcc.h new file mode 100644 index 00000000..a2778f58 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_gcc.h @@ -0,0 +1,2177 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.3.0 + * @date 26. March 2020 + ******************************************************************************/ +/* + * Copyright (c) 2009-2020 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START + +/** + \brief Initializes data and bss sections + \details This default implementations initialized all data and additional bss + sections relying on .copy.table and .zero.table specified properly + in the used linker script. + + */ +__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void) +{ + extern void _start(void) __NO_RETURN; + + typedef struct { + uint32_t const* src; + uint32_t* dest; + uint32_t wlen; + } __copy_table_t; + + typedef struct { + uint32_t* dest; + uint32_t wlen; + } __zero_table_t; + + extern const __copy_table_t __copy_table_start__; + extern const __copy_table_t __copy_table_end__; + extern const __zero_table_t __zero_table_start__; + extern const __zero_table_t __zero_table_end__; + + for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = pTable->src[i]; + } + } + + for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = 0u; + } + } + + _start(); +} + +#define __PROGRAM_START __cmsis_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP __StackTop +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT __StackLimit +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute__((used, section(".vectors"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi":::"memory") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe":::"memory") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1, ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1, ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1, ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); \ + __RES; \ + }) + +#define __USAT16(ARG1, ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate) +{ + uint32_t result; + + __ASM ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) ); + + return result; +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_version.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_version.h new file mode 100644 index 00000000..2f048e45 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.0.4 + * @date 23. July 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 4U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/core_cm4.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/core_cm4.h new file mode 100644 index 00000000..4e0e8866 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/core_cm4.h @@ -0,0 +1,2129 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.1.1 + * @date 27. March 2020 + ******************************************************************************/ +/* + * Copyright (c) 2009-2020 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 1U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M4 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/mpu_armv7.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/mpu_armv7.h new file mode 100644 index 00000000..791a8dae --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/CMSIS/include/mpu_armv7.h @@ -0,0 +1,275 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.1.1 + * @date 10. February 2020 + ******************************************************************************/ +/* + * Copyright (c) 2017-2020 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \ + (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | \ + (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \ + (((MPU_RASR_ENABLE_Msk)))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if shareable) or 010b (if non-shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) >> 1U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + __DMB(); + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; + __DSB(); + __ISB(); +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Kconfig new file mode 100644 index 00000000..ac81ec8a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Kconfig @@ -0,0 +1,32 @@ +menuconfig BSP_USING_UART + bool "Using UART device" + default y + select RESOURCES_SERIAL + if BSP_USING_UART + source "$BSP_DIR/third_party_driver/usart/Kconfig" + endif + +menuconfig BSP_USING_GPIO + bool "Using GPIO device " + default y + select RESOURCES_PIN + if BSP_USING_GPIO + source "$BSP_DIR/third_party_driver/gpio/Kconfig" + endif + +menuconfig BSP_USING_LWIP + bool "Using LwIP by ethernet device" + default n + select RESOURCES_LWIP + if BSP_USING_LWIP + source "$BSP_DIR/third_party_driver/ethernet/Kconfig" + endif + +menuconfig BSP_USING_SDIO + bool "Using SD CARD device" + default n + select RESOURCES_SDIO + if BSP_USING_SDIO + source "$BSP_DIR/third_party_driver/sdio/Kconfig" + endif + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Makefile new file mode 100644 index 00000000..f0d54075 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/Makefile @@ -0,0 +1,19 @@ +SRC_DIR += common + +ifeq ($(CONFIG_BSP_USING_UART),y) + SRC_DIR += usart +endif + +ifeq ($(CONFIG_BSP_USING_GPIO),y) + SRC_DIR += gpio +endif + +ifeq ($(CONFIG_BSP_USING_LWIP),y) + SRC_DIR += ethernet ethernet_wiz +endif + +ifeq ($(CONFIG_BSP_USING_SDIO),y) + SRC_DIR += sdio +endif + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/Makefile new file mode 100644 index 00000000..8aff5aab --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/Makefile @@ -0,0 +1,5 @@ +SRC_FILES := system_hc32f4a0.c hardware_irq.c + +SRC_DIR := hc32_ll_driver + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hardware_irq.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hardware_irq.c new file mode 100644 index 00000000..1a0dc45a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hardware_irq.c @@ -0,0 +1,87 @@ +/* + * Copyright (c) 2006-2022, RT-Thread Development Team + * Copyright (c) 2022, Xiaohua Semiconductor Co., Ltd. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Change Logs: + * Date Author Notes + * 2022-04-28 CDT first version + */ + +/** +* @file hardware_irq.c +* @brief support xishutong-arm32-board irq configure +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-09-13 +*/ + +/************************************************* +File name: hardware_irq.c +Description: support xishutong-arm32-board irq configure +Others: +History: +1. Date: 2022-09-13 +Author: AIIT XUOS Lab +Modification: +1. support xishutong-arm32-board irq +*************************************************/ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +x_err_t hc32_install_irq_handler(struct Hc32IrqConfig *irq_config, + void (*irq_hdr)(void), + x_bool irq_enable) +{ + x_err_t result = -ERROR; + stc_irq_signin_config_t stcIrqSignConfig; + + NULL_PARAM_CHECK(irq_config); + NULL_PARAM_CHECK(irq_hdr); + + stcIrqSignConfig.enIRQn = irq_config->irq_num; + stcIrqSignConfig.enIntSrc = irq_config->int_src; + stcIrqSignConfig.pfnCallback = irq_hdr; + if (LL_OK == INTC_IrqSignIn(&stcIrqSignConfig)) { + NVIC_ClearPendingIRQ(stcIrqSignConfig.enIRQn); + NVIC_SetPriority(stcIrqSignConfig.enIRQn, irq_config->irq_prio); + if (irq_enable) { + NVIC_EnableIRQ(stcIrqSignConfig.enIRQn); + } else { + NVIC_DisableIRQ(stcIrqSignConfig.enIRQn); + } + result = EOK; + } + return result; +} + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/Makefile new file mode 100644 index 00000000..d4ee439c --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/Makefile @@ -0,0 +1,3 @@ +SRC_DIR := src + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll.h new file mode 100644 index 00000000..c8bfbd92 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll.h @@ -0,0 +1,369 @@ +/** + ******************************************************************************* + * @file hc32_ll.h + * @brief This file contains HC32 Series Device Driver Library file call + * management. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_H__ +#define __HC32_LL_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_Global + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup LL_Global_Macros LL Global Macros + * @{ + */ + +/** + * @defgroup Peripheral_Register_WP_Local_Macros Peripheral Register Write Protection Local Macros + * @{ + */ +#define LL_PERIPH_EFM (1UL << 0U) +#define LL_PERIPH_FCG (1UL << 1U) +#define LL_PERIPH_GPIO (1UL << 2U) +#define LL_PERIPH_INTC (1UL << 3U) +#define LL_PERIPH_LVD (1UL << 4U) +#define LL_PERIPH_MPU (1UL << 5U) +#define LL_PERIPH_PWC_CLK_RMU (1UL << 6U) +#define LL_PERIPH_SRAM (1UL << 7U) +#define LL_PERIPH_ALL (LL_PERIPH_EFM | LL_PERIPH_FCG | LL_PERIPH_GPIO | LL_PERIPH_INTC | \ + LL_PERIPH_LVD | LL_PERIPH_MPU | LL_PERIPH_SRAM | LL_PERIPH_PWC_CLK_RMU) +/** + * @} + */ + +/* Defined use Device Driver Library */ +#if !defined (USE_DDL_DRIVER) +/** + * @brief Comment the line below if you will not use the Device Driver Library. + * In this case, the application code will be based on direct access to + * peripherals registers. + */ +/* #define USE_DDL_DRIVER */ +#endif /* USE_DDL_DRIVER */ + +/** +* @defgroup HC32_Series_DDL_Version HC32 Series Device Driver Library Version +* @{ +*/ +#define HC32_DDL_VER_MAIN 0x01U /*!< [31:24] main version */ +#define HC32_DDL_VER_SUB1 0x00U /*!< [23:16] sub1 version */ +#define HC32_DDL_VER_SUB2 0x00U /*!< [15:8] sub2 version */ +#define HC32_DDL_VER_PATCH 0x00U /*!< [7:0] patch version */ +#define HC32_DDL_VER ((HC32_DDL_VER_MAIN << 24) | (HC32_DDL_VER_SUB1 << 16) | \ + (HC32_DDL_VER_SUB2 << 8 ) | (HC32_DDL_VER_PATCH)) +/** + * @} + */ + +/** +* @defgroup HC32_Series_DDL_Release_Version HC32 Series DDL Release Version +* @{ +*/ +#define HC32_DDL_REV_MAIN 0x02U /*!< [31:24] main version */ +#define HC32_DDL_REV_SUB1 0x00U /*!< [23:16] sub1 version */ +#define HC32_DDL_REV_SUB2 0x00U /*!< [15:8] sub2 version */ +#define HC32_DDL_REV_PATCH 0x00U /*!< [7:0] patch version */ +#define HC32_DDL_REV ((HC32_DDL_REV_MAIN << 24) | (HC32_DDL_REV_SUB1 << 16) | \ + (HC32_DDL_REV_SUB2 << 8 ) | (HC32_DDL_REV_PATCH)) +/** + * @} + */ + +/** + * @} + */ + +/* Use Device Driver Library */ +#if defined (USE_DDL_DRIVER) + +/** + * @brief Include peripheral module's header file + */ +#if (LL_ADC_ENABLE == DDL_ON) +#include "hc32_ll_adc.h" +#endif /* LL_ADC_ENABLE */ + +#if (LL_AES_ENABLE == DDL_ON) +#include "hc32_ll_aes.h" +#endif /* LL_AES_ENABLE */ + +#if (LL_AOS_ENABLE == DDL_ON) +#include "hc32_ll_aos.h" +#endif /* LL_AOS_ENABLE */ + +#if (LL_CAN_ENABLE == DDL_ON) +#include "hc32_ll_can.h" +#endif /* LL_CAN_ENABLE */ + +#if (LL_CLK_ENABLE == DDL_ON) +#include "hc32_ll_clk.h" +#endif /* LL_CLK_ENABLE */ + +#if (LL_CMP_ENABLE == DDL_ON) +#include "hc32_ll_cmp.h" +#endif /* LL_CMP_ENABLE */ + +#if (LL_CRC_ENABLE == DDL_ON) +#include "hc32_ll_crc.h" +#endif /* LL_CRC_ENABLE */ + +#if (LL_CTC_ENABLE == DDL_ON) +#include "hc32_ll_ctc.h" +#endif /* LL_CTC_ENABLE */ + +#if (LL_DAC_ENABLE == DDL_ON) +#include "hc32_ll_dac.h" +#endif /* LL_DAC_ENABLE */ + +#if (LL_DCU_ENABLE == DDL_ON) +#include "hc32_ll_dcu.h" +#endif /* LL_DCU_ENABLE */ + +#if (LL_DMA_ENABLE == DDL_ON) +#include "hc32_ll_dma.h" +#endif /* LL_DMA_ENABLE */ + +#if (LL_DMC_ENABLE == DDL_ON) +#include "hc32_ll_dmc.h" +#endif /* LL_DMC_ENABLE */ + +#if (LL_DVP_ENABLE == DDL_ON) +#include "hc32_ll_dvp.h" +#endif /* LL_DVP_ENABLE */ + +#if (LL_EFM_ENABLE == DDL_ON) +#include "hc32_ll_efm.h" +#endif /* LL_EFM_ENABLE */ + +#if (LL_EMB_ENABLE == DDL_ON) +#include "hc32_ll_emb.h" +#endif /* LL_EMB_ENABLE */ + +#if (LL_ETH_ENABLE == DDL_ON) +#include "hc32_ll_eth.h" +#endif /* LL_ETH_ENABLE */ + +#if (LL_EVENT_PORT_ENABLE == DDL_ON) +#include "hc32_ll_event_port.h" +#endif /* LL_EVENT_PORT_ENABLE */ + +#if (LL_FCG_ENABLE == DDL_ON) +#include "hc32_ll_fcg.h" +#endif /* LL_FCG_ENABLE */ + +#if (LL_FCM_ENABLE == DDL_ON) +#include "hc32_ll_fcm.h" +#endif /* LL_FCM_ENABLE */ + +#if (LL_FMAC_ENABLE == DDL_ON) +#include "hc32_ll_fmac.h" +#endif /* LL_FMAC_ENABLE */ + +#if (LL_GPIO_ENABLE == DDL_ON) +#include "hc32_ll_gpio.h" +#endif /* LL_GPIO_ENABLE */ + +#if (LL_HASH_ENABLE == DDL_ON) +#include "hc32_ll_hash.h" +#endif /* LL_HASH_ENABLE */ + +#if (LL_HRPWM_ENABLE == DDL_ON) +#include "hc32_ll_hrpwm.h" +#endif /* LL_HRPWM_ENABLE */ + +#if (LL_I2C_ENABLE == DDL_ON) +#include "hc32_ll_i2c.h" +#endif /* LL_I2C_ENABLE */ + +#if (LL_I2S_ENABLE == DDL_ON) +#include "hc32_ll_i2s.h" +#endif /* LL_I2S_ENABLE */ + +#if (LL_ICG_ENABLE == DDL_ON) +#include "hc32_ll_icg.h" +#endif /* LL_ICG_ENABLE */ + +#if (LL_INTERRUPTS_ENABLE == DDL_ON) +#include "hc32_ll_interrupts.h" +#endif /* LL_INTERRUPTS_ENABLE */ + +#if (LL_INTERRUPTS_SHARE_ENABLE == DDL_ON) +#include "hc32f4a0_ll_interrupts_share.h" +#endif /* LL_INTERRUPTS_ENABLE */ + +#if (LL_KEYSCAN_ENABLE == DDL_ON) +#include "hc32_ll_keyscan.h" +#endif /* LL_KEYSCAN_ENABLE */ + +#if (LL_MAU_ENABLE == DDL_ON) +#include "hc32_ll_mau.h" +#endif /* LL_MAU_ENABLE */ + +#if (LL_MPU_ENABLE == DDL_ON) +#include "hc32_ll_mpu.h" +#endif /* LL_MPU_ENABLE */ + +#if (LL_NFC_ENABLE == DDL_ON) +#include "hc32_ll_nfc.h" +#endif /* LL_NFC_ENABLE */ + +#if (LL_OTS_ENABLE == DDL_ON) +#include "hc32_ll_ots.h" +#endif /* LL_OTS_ENABLE */ + +#if (LL_PWC_ENABLE == DDL_ON) +#include "hc32_ll_pwc.h" +#endif /* LL_PWC_ENABLE */ + +#if (LL_QSPI_ENABLE == DDL_ON) +#include "hc32_ll_qspi.h" +#endif /* LL_QSPI_ENABLE */ + +#if (LL_RMU_ENABLE == DDL_ON) +#include "hc32_ll_rmu.h" +#endif /* LL_RMU_ENABLE */ + +#if (LL_RTC_ENABLE == DDL_ON) +#include "hc32_ll_rtc.h" +#endif /* LL_RTC_ENABLE */ + +#if (LL_SDIOC_ENABLE == DDL_ON) +#include "hc32_ll_sdioc.h" +#endif /* LL_SDIOC_ENABLE */ + +#if (LL_SMC_ENABLE == DDL_ON) +#include "hc32_ll_smc.h" +#endif /* LL_SMC_ENABLE */ + +#if (LL_SPI_ENABLE == DDL_ON) +#include "hc32_ll_spi.h" +#endif /* LL_SPI_ENABLE */ + +#if (LL_SRAM_ENABLE == DDL_ON) +#include "hc32_ll_sram.h" +#endif /* LL_SRAM_ENABLE */ + +#if (LL_SWDT_ENABLE == DDL_ON) +#include "hc32_ll_swdt.h" +#endif /* LL_SWDT_ENABLE */ + +#if (LL_TMR0_ENABLE == DDL_ON) +#include "hc32_ll_tmr0.h" +#endif /* LL_TMR0_ENABLE */ + +#if (LL_TMR2_ENABLE == DDL_ON) +#include "hc32_ll_tmr2.h" +#endif /* LL_TMR2_ENABLE */ + +#if (LL_TMR4_ENABLE == DDL_ON) +#include "hc32_ll_tmr4.h" +#endif /* LL_TMR4_ENABLE */ + +#if (LL_TMR6_ENABLE == DDL_ON) +#include "hc32_ll_tmr6.h" +#endif /* LL_TMR6_ENABLE */ + +#if (LL_TMRA_ENABLE == DDL_ON) +#include "hc32_ll_tmra.h" +#endif /* LL_TMRA_ENABLE */ + +#if (LL_TRNG_ENABLE == DDL_ON) +#include "hc32_ll_trng.h" +#endif /* LL_TRNG_ENABLE */ + +#if (LL_USART_ENABLE == DDL_ON) +#include "hc32_ll_usart.h" +#endif /* LL_USART_ENABLE */ + +#if (LL_UTILITY_ENABLE == DDL_ON) +#include "hc32_ll_utility.h" +#endif /* LL_UTILITY_ENABLE */ + +#if (LL_USB_ENABLE == DDL_ON) +#include "hc32_ll_usb.h" +#endif /* LL_USB_ENABLE */ + +#if (LL_WDT_ENABLE == DDL_ON) +#include "hc32_ll_wdt.h" +#endif /* LL_WDT_ENABLE */ + +#endif /* USE_DDL_DRIVER */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup LL_Global_Functions + * @{ + */ +void LL_PERIPH_WE(uint32_t u32Peripheral); +void LL_PERIPH_WP(uint32_t u32Peripheral); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_DDL_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_adc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_adc.h new file mode 100644 index 00000000..f227715b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_adc.h @@ -0,0 +1,518 @@ +/** + ******************************************************************************* + * @file hc32_ll_adc.h + * @brief This file contains all the functions prototypes of the ADC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_ADC_H__ +#define __HC32_LL_ADC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_ADC + * @{ + */ + +#if (LL_ADC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup ADC_Global_Types ADC Global Types + * @{ + */ +/** + * @brief Structure definition of analog watchdog(AWD) configuration. + */ +typedef struct { + uint16_t u16WatchdogMode; /*!< Specifies the ADC analog watchdog mode. + This parameter can be a value of @ref ADC_AWD_Mode */ + uint16_t u16LowThreshold; /*!< Specifies the ADC analog watchdog Low threshold value. */ + uint16_t u16HighThreshold; /*!< Specifies the ADC analog watchdog High threshold value. */ +} stc_adc_awd_config_t; + +/** + * @brief Structure definition of ADC initialization. + */ +typedef struct { + uint16_t u16ScanMode; /*!< Specifies the ADC scan convert mode. + This parameter can be a value of @ref ADC_Scan_Mode */ + uint16_t u16Resolution; /*!< Specifies the ADC resolution. + This parameter can be a value of @ref ADC_Resolution */ + uint16_t u16DataAlign; /*!< Specifies ADC data alignment. + This parameter can be a value of @ref ADC_Data_Align */ +} stc_adc_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ADC_Global_Macros ADC Global Macros + * @{ + */ + +/** + * @defgroup ADC_Sequence ADC Sequence + * @{ + */ +#define ADC_SEQ_A (0U) /*!< ADC sequence A. */ +#define ADC_SEQ_B (1U) /*!< ADC sequence B. */ +/** + * @} + */ + +/** + * @defgroup ADC_Channel ADC Channel + * @{ + */ +#define ADC_CH0 (0U) /*!< Default input pin: PA0 for ADC1, ADC2 and ADC3. */ +#define ADC_CH1 (1U) /*!< Default input pin: PA1 for ADC1, ADC2 and ADC3. */ +#define ADC_CH2 (2U) /*!< Default input pin: PA2 for ADC1, ADC2 and ADC3. */ +#define ADC_CH3 (3U) /*!< Default input pin: PA3 for ADC1, ADC2 and ADC3. */ +#define ADC_CH4 (4U) /*!< Default input pin: PA4 for ADC1 and ADC2, PF6 for ADC3. */ +#define ADC_CH5 (5U) /*!< Default input pin: PA5 for ADC1 and ADC2, PF7 for ADC3. */ +#define ADC_CH6 (6U) /*!< Default input pin: PA6 for ADC1 and ADC2, PF8 for ADC3. */ +#define ADC_CH7 (7U) /*!< Default input pin: PA7 for ADC1 and ADC2, PF9 for ADC3. */ +#define ADC_CH8 (8U) /*!< Default input pin: PB0 for ADC1 and ADC2, PF10 for ADC3. */ +#define ADC_CH9 (9U) /*!< Default input pin: PB1 for ADC1 and ADC2, PF3 for ADC3. */ +#define ADC_CH10 (10U) /*!< Default input pin: PC0 for ADC1, ADC2 and ADC3. */ +#define ADC_CH11 (11U) /*!< Default input pin: PC1 for ADC1, ADC2 and ADC3. */ +#define ADC_CH12 (12U) /*!< Default input pin: PC2 for ADC1, ADC2 and ADC3. */ +#define ADC_CH13 (13U) /*!< Default input pin: PC3 for ADC1, ADC2 and ADC3. */ +#define ADC_CH14 (14U) /*!< Default input pin: PC4 for ADC1 and ADC2, PF4 for ADC3. */ +#define ADC_CH15 (15U) /*!< Default input pin: PC5 for ADC1 and ADC2, PF5 for ADC3. */ +#define ADC_CH16 (16U) /*!< Default input pin: PH2 for ADC3, NOT support ADC1 and ADC2. */ +#define ADC_CH17 (17U) /*!< Default input pin: PH3 for ADC3, NOT support ADC1 and ADC2. */ +#define ADC_CH18 (18U) /*!< Default input pin: PH4 for ADC3, NOT support ADC1 and ADC2. */ +#define ADC_CH19 (19U) /*!< Default input pin: PH5 for ADC3, NOT support ADC1 and ADC2. */ +#define ADC_EXT_CH (ADC_CH15) /*!< ADC1, ADC2 and ADC3: analog input source can be external analog pin, + or internal reference voltage, or VBAT/2. */ +/** + * @} + */ + +/** + * @defgroup ADC_Scan_Mode ADC Scan Convert Mode + * @{ + */ +#define ADC_MD_SEQA_SINGLESHOT (0x0U) /*!< Sequence A single shot. Sequence B is disabled. */ +#define ADC_MD_SEQA_CONT (ADC_CR0_MS_0) /*!< Sequence A continuous. Sequence B is disabled. */ +#define ADC_MD_SEQA_SEQB_SINGLESHOT (ADC_CR0_MS_1) /*!< Sequence A and B both single shot. */ +#define ADC_MD_SEQA_CONT_SEQB_SINGLESHOT (ADC_CR0_MS) /*!< Sequence A continuous and sequence B single shot. */ +/** + * @} + */ + +/** + * @defgroup ADC_Resolution ADC Resolution + * @{ + */ +#define ADC_RESOLUTION_12BIT (0x0U) /*!< Resolution is 12 bit. */ +#define ADC_RESOLUTION_10BIT (ADC_CR0_ACCSEL_0) /*!< Resolution is 10 bit. */ +#define ADC_RESOLUTION_8BIT (ADC_CR0_ACCSEL_1) /*!< Resolution is 8 bit. */ +/** + * @} + */ + +/** + * @defgroup ADC_Data_Align ADC Data Align + * @{ + */ +#define ADC_DATAALIGN_RIGHT (0x0U) /*!< Right alignment of converted data. */ +#define ADC_DATAALIGN_LEFT (ADC_CR0_DFMT) /*!< Left alignment of converted data. */ +/** + * @} + */ + +/** + * @defgroup ADC_Average_Count ADC Average Count + * @{ + */ +#define ADC_AVG_CNT2 (0x0U) /*!< 2 consecutive average conversions. */ +#define ADC_AVG_CNT4 (0x1U << ADC_CR0_AVCNT_POS) /*!< 4 consecutive average conversions. */ +#define ADC_AVG_CNT8 (0x2U << ADC_CR0_AVCNT_POS) /*!< 8 consecutive average conversions. */ +#define ADC_AVG_CNT16 (0x3U << ADC_CR0_AVCNT_POS) /*!< 16 consecutive average conversions. */ +#define ADC_AVG_CNT32 (0x4U << ADC_CR0_AVCNT_POS) /*!< 32 consecutive average conversions. */ +#define ADC_AVG_CNT64 (0x5U << ADC_CR0_AVCNT_POS) /*!< 64 consecutive average conversions. */ +#define ADC_AVG_CNT128 (0x6U << ADC_CR0_AVCNT_POS) /*!< 128 consecutive average conversions. */ +#define ADC_AVG_CNT256 (0x7U << ADC_CR0_AVCNT_POS) /*!< 256 consecutive average conversions. */ +/** + * @} + */ + +/** + * @defgroup ADC_SeqA_Resume_Mode ADC Sequence A Resume Mode + * @brief After interrupted by sequence B, sequence A continues to scan from the interrupt channel or the first channel. + * @{ + */ +#define ADC_SEQA_RESUME_SCAN_CONT (0U) /*!< Scanning will continue from the interrupted channel. */ +#define ADC_SEQA_RESUME_SCAN_RESTART (ADC_CR1_RSCHSEL) /*!< Scanning will start from the first channel. */ +/** + * @} + */ + +/** + * @defgroup ADC_Hard_Trigger_Sel ADC Hard Trigger Selection + * @{ + */ +#define ADC_HARDTRIG_ADTRG_PIN (0x0U) /*!< Selects the following edge of pin ADTRG as the trigger of ADC sequence. */ +#define ADC_HARDTRIG_EVT0 (ADC_TRGSR_TRGSELA_0) /*!< Selects an internal event as the trigger of ADC sequence. + This event is specified by register ADCx_ITRGSELR0(x=(null), 1, 2, 3). */ +#define ADC_HARDTRIG_EVT1 (ADC_TRGSR_TRGSELA_1) /*!< Selects an internal event as the trigger of ADC sequence. + This event is specified by register ADCx_ITRGSELR1(x=(null), 1, 2, 3). */ +#define ADC_HARDTRIG_EVT0_EVT1 (ADC_TRGSR_TRGSELA) /*!< Selects two internal events as the trigger of ADC sequence. + The two events are specified by register ADCx_ITRGSELR0 and register ADCx_ITRGSELR1. */ +/** + * @} + */ + +/** + * @defgroup ADC_Int_Type ADC Interrupt Type + * @{ + */ +#define ADC_INT_EOCA (ADC_ICR_EOCAIEN) /*!< Interrupt of the end of conversion of sequence A. */ +#define ADC_INT_EOCB (ADC_ICR_EOCBIEN) /*!< Interrupt of the end of conversion of sequence B. */ +#define ADC_INT_ALL (ADC_INT_EOCA | ADC_INT_EOCB) +/** + * @} + */ + +/** + * @defgroup ADC_Ext_Ch_Analog_Src ADC Extended Channel Analog Source + * @{ + */ +#define ADC_EXTCH_EXTERN_ANALOG_PIN (0x0U) /*!< The analog source of extended channel is external analog input pin. */ +#define ADC_EXTCH_INTERN_ANALOG_SRC (ADC_EXCHSELR_EXCHSEL) /*!< The analog source of extended channel is internal analog signal. */ +/** + * @} + */ + +/** + * @defgroup ADC_Status_Flag ADC Status Flag + * @{ + */ +#define ADC_FLAG_EOCA (ADC_ISR_EOCAF) /*!< Status flag of the end of conversion of sequence A. */ +#define ADC_FLAG_EOCB (ADC_ISR_EOCBF) /*!< Status flag of the end of conversion of sequence B. */ +#define ADC_FLAG_NESTED (ADC_ISR_SASTPDF) /*!< Status flag of sequence A was interrupted by sequence B. */ +#define ADC_FLAG_ALL (ADC_FLAG_EOCA | ADC_FLAG_EOCB | ADC_FLAG_NESTED) +/** + * @} + */ + +/** + * @defgroup ADC_Sync_Unit ADC Synchronous Unit + * @{ + */ +#define ADC_SYNC_ADC1_ADC2 (0U) /*!< ADC1 and ADC2 work synchronously. */ +#define ADC_SYNC_ADC1_ADC2_ADC3 (ADC_SYNCCR_SYNCMD_0) /*!< ADC1, ADC2 and ADC3 work synchronously. */ +/** + * @} + */ + +/** + * @defgroup ADC_Sync_Mode ADC Synchronous Mode + * @{ + */ +#define ADC_SYNC_SINGLE_DELAY_TRIG (0U) /*!< Single shot delayed trigger mode. + When the trigger condition occurs, ADC1 starts first, then ADC2, last ADC3(if has). + All ADCs scan once. */ +#define ADC_SYNC_SINGLE_PARALLEL_TRIG (ADC_SYNCCR_SYNCMD_1) /*!< Single shot parallel trigger mode. + When the trigger condition occurs, all ADCs start at the same time. + All ADCs scan once. */ +#define ADC_SYNC_CYCLIC_DELAY_TRIG (ADC_SYNCCR_SYNCMD_2) /*!< Cyclic delayed trigger mode. + When the trigger condition occurs, ADC1 starts first, then ADC2, last ADC3(if has). + All ADCs scan cyclicly(keep scaning till you stop them). */ +#define ADC_SYNC_CYCLIC_PARALLEL_TRIG (ADC_SYNCCR_SYNCMD_2 | \ + ADC_SYNCCR_SYNCMD_1) /*!< Single shot parallel trigger mode. + When the trigger condition occurs, all ADCs start at the same time. + All ADCs scan cyclicly(keep scaning till you stop them). */ +/** + * @} + */ + +/** + * @defgroup ADC_AWD_Unit ADC Analog Watchdog Unit + * @{ + */ +#define ADC_AWD0 (0U) /*!< ADC analog watchdog 0. */ +#define ADC_AWD1 (1U) /*!< ADC analog watchdog 1. */ +/** + * @} + */ + +/** + * @defgroup ADC_AWD_Int_Type ADC AWD Interrupt Type + * @{ + */ +#define ADC_AWD_INT_AWD0 (ADC_AWDCR_AWD0IEN) /*!< Interrupt of AWD0. */ +#define ADC_AWD_INT_AWD1 (ADC_AWDCR_AWD1IEN) /*!< Interrupt of AWD1. */ +#define ADC_AWD_INT_ALL (ADC_AWD_INT_AWD0 | ADC_AWD_INT_AWD1) +/** + * @} + */ + +/** + * @defgroup ADC_AWD_Mode ADC Analog Watchdog Mode + * @{ + */ +#define ADC_AWD_MD_CMP_OUT (0x0U) /*!< ADCValue > HighThreshold or ADCValue < LowThreshold */ +#define ADC_AWD_MD_CMP_IN (0x1U) /*!< LowThreshold < ADCValue < HighThreshold */ +/** + * @} + */ + +/** + * @defgroup ADC_AWD_Comb_Mode ADC AWD(Analog Watchdog) Combination Mode + * @note If combination mode is valid(ADC_AWD_COMB_OR/ADC_AWD_COMB_AND/ADC_AWD_COMB_XOR) and + * the Channels selected by the AWD0 and AWD1 are deferent, make sure that the channel + * of AWD1 is converted after the channel conversion of AWD0 ends. + * @{ + */ +#define ADC_AWD_COMB_INVD (0U) /*!< Combination mode is invalid. */ +#define ADC_AWD_COMB_OR (ADC_AWDCR_AWDCM_0) /*!< The status of AWD0 is set or the status of AWD1 is set, the status of combination mode is set. */ +#define ADC_AWD_COMB_AND (ADC_AWDCR_AWDCM_1) /*!< The status of AWD0 is set and the status of AWD1 is set, the status of combination mode is set. */ +#define ADC_AWD_COMB_XOR (ADC_AWDCR_AWDCM) /*!< Only one of the status of AWD0 and AWD1 is set, the status of combination mode is set. */ +/** + * @} + */ + +/** + * @defgroup ADC_AWD_Status_Flag ADC AWD Status Flag + * @{ + */ +#define ADC_AWD_FLAG_AWD0 (ADC_AWDSR_AWD0F) /*!< Flag of AWD0. */ +#define ADC_AWD_FLAG_AWD1 (ADC_AWDSR_AWD1F) /*!< Flag of AWD1. */ +#define ADC_AWD_FLAG_COMB (ADC_AWDSR_AWDCMF) /*!< Flag of combination of mode. */ +#define ADC_AWD_FLAG_ALL (ADC_AWD_FLAG_AWD0 | ADC_AWD_FLAG_AWD1 | ADC_AWD_FLAG_COMB) +/** + * @} + */ + +/** + * @defgroup ADC_PGA_Unit ADC PGA Unit + * @{ + */ +#define ADC_PGA1 (0U) /*!< PGA1, belongs to ADC1. Input pin is ADC123_IN0. */ +#define ADC_PGA2 (1U) /*!< PGA2, belongs to ADC1. Input pin is ADC123_IN1. */ +#define ADC_PGA3 (2U) /*!< PGA3, belongs to ADC1. Input pin is ADC123_IN2. */ +#define ADC_PGA4 (3U) /*!< PGA4, belongs to ADC2. Input pin is ADC12_IN6. */ +/** + * @} + */ + +/** + * @defgroup ADC_PGA_Gain ADC PGA Gain Factor + * @{ + */ +#define ADC_PGA_GAIN_2 (0x0U) /*!< PGA gain factor is 2. */ +#define ADC_PGA_GAIN_2P133 (0x1U) /*!< PGA gain factor is 2.133. */ +#define ADC_PGA_GAIN_2P286 (0x2U) /*!< PGA gain factor is 2.286. */ +#define ADC_PGA_GAIN_2P667 (0x3U) /*!< PGA gain factor is 2.667. */ +#define ADC_PGA_GAIN_2P909 (0x4U) /*!< PGA gain factor is 2.909. */ +#define ADC_PGA_GAIN_3P2 (0x5U) /*!< PGA gain factor is 3.2. */ +#define ADC_PGA_GAIN_3P556 (0x6U) /*!< PGA gain factor is 2.556. */ +#define ADC_PGA_GAIN_4 (0x7U) /*!< PGA gain factor is 4. */ +#define ADC_PGA_GAIN_4P571 (0x8U) /*!< PGA gain factor is 4.571. */ +#define ADC_PGA_GAIN_5P333 (0x9U) /*!< PGA gain factor is 5.333. */ +#define ADC_PGA_GAIN_6P4 (0xAU) /*!< PGA gain factor is 6.4. */ +#define ADC_PGA_GAIN_8 (0xBU) /*!< PGA gain factor is 8. */ +#define ADC_PGA_GAIN_10P667 (0xCU) /*!< PGA gain factor is 10.667. */ +#define ADC_PGA_GAIN_16 (0xDU) /*!< PGA gain factor is 16. */ +#define ADC_PGA_GAIN_32 (0xEU) /*!< PGA gain factor is 32. */ +/** + * @} + */ + +/** + * @defgroup ADC_PGA_VSS ADC PGA VSS + * @{ + */ +#define ADC_PGA_VSS_PGAVSS (0U) /*!< Use pin PGAx_VSS as the reference GND of PGAx. */ +#define ADC_PGA_VSS_AVSS (1U) /*!< Use AVSS as the reference GND of PGAx. */ +/** + * @} + */ + +/** + * @defgroup ADC_Remap_Pin ADC Remap Pin + * @{ + */ +#define ADC12_PIN_PA0 (0U) /*!< ADC123_IN0(PA0): default channel is ADC_CH0 of ADC1 and ADC2 */ +#define ADC12_PIN_PA1 (1U) /*!< ADC123_IN1(PA1): default channel is ADC_CH1 of ADC1 and ADC2 */ +#define ADC12_PIN_PA2 (2U) /*!< ADC123_IN2(PA2): default channel is ADC_CH2 of ADC1 and ADC2 */ +#define ADC12_PIN_PA3 (3U) /*!< ADC123_IN3(PA3): default channel is ADC_CH3 of ADC1 and ADC2 */ +#define ADC12_PIN_PA4 (4U) /*!< ADC12_IN4(PA4): default channel is ADC_CH4 of ADC1 and ADC2 */ +#define ADC12_PIN_PA5 (5U) /*!< ADC12_IN5(PA5): default channel is ADC_CH5 of ADC1 and ADC2 */ +#define ADC12_PIN_PA6 (6U) /*!< ADC12_IN6(PA6): default channel is ADC_CH6 of ADC1 and ADC2 */ +#define ADC12_PIN_PA7 (7U) /*!< ADC12_IN7(PA7): default channel is ADC_CH7 of ADC1 and ADC2 */ +#define ADC12_PIN_PB0 (8U) /*!< ADC12_IN8(PB0): default channel is ADC_CH8 of ADC1 and ADC2 */ +#define ADC12_PIN_PB1 (9U) /*!< ADC12_IN9(PB1): default channel is ADC_CH9 of ADC1 and ADC2 */ +#define ADC12_PIN_PC0 (10U) /*!< ADC123_IN10(PC0): default channel is ADC_CH10 of ADC1 and ADC2 */ +#define ADC12_PIN_PC1 (11U) /*!< ADC123_IN11(PC1): default channel is ADC_CH11 of ADC1 and ADC2 */ +#define ADC12_PIN_PC2 (12U) /*!< ADC123_IN12(PC2): default channel is ADC_CH12 of ADC1 and ADC2 */ +#define ADC12_PIN_PC3 (13U) /*!< ADC123_IN13(PC3): default channel is ADC_CH13 of ADC1 and ADC2 */ +#define ADC12_PIN_PC4 (14U) /*!< ADC12_IN14(PC4): default channel is ADC_CH14 of ADC1 and ADC2 */ +#define ADC12_PIN_PC5 (15U) /*!< ADC12_IN15(PC5): default channel is ADC_CH15 of ADC1 and ADC2 */ + +#define ADC3_PIN_PA0 (0U) /*!< ADC123_IN0(PA0): default channel is ADC_CH0 of ADC3 */ +#define ADC3_PIN_PA1 (1U) /*!< ADC123_IN1(PA1): default channel is ADC_CH1 of ADC3 */ +#define ADC3_PIN_PA2 (2U) /*!< ADC123_IN2(PA2): default channel is ADC_CH2 of ADC3 */ +#define ADC3_PIN_PA3 (3U) /*!< ADC123_IN3(PA3): default channel is ADC_CH3 of ADC3 */ +#define ADC3_PIN_PF6 (4U) /*!< ADC3_IN4(PF6): default channel is ADC_CH4 of ADC3 */ +#define ADC3_PIN_PF7 (5U) /*!< ADC3_IN5(PF7): default channel is ADC_CH5 of ADC3 */ +#define ADC3_PIN_PF8 (6U) /*!< ADC3_IN6(PF8): default channel is ADC_CH6 of ADC3 */ +#define ADC3_PIN_PF9 (7U) /*!< ADC3_IN7(PF9): default channel is ADC_CH7 of ADC3 */ +#define ADC3_PIN_PF10 (8U) /*!< ADC3_IN8(PF10): default channel is ADC_CH8 of ADC3 */ +#define ADC3_PIN_PF3 (9U) /*!< ADC3_IN9(PF3): default channel is ADC_CH9 of ADC3 */ +#define ADC3_PIN_PC0 (10U) /*!< ADC123_IN10(PC0): default channel is ADC_CH10 of ADC3 */ +#define ADC3_PIN_PC1 (11U) /*!< ADC123_IN11(PC1): default channel is ADC_CH11 of ADC3 */ +#define ADC3_PIN_PC2 (12U) /*!< ADC123_IN12(PC2): default channel is ADC_CH12 of ADC3 */ +#define ADC3_PIN_PC3 (13U) /*!< ADC123_IN13(PC3): default channel is ADC_CH13 of ADC3 */ +#define ADC3_PIN_PF4 (14U) /*!< ADC3_IN14(PF4): default channel is ADC_CH14 of ADC3 */ +#define ADC3_PIN_PF5 (15U) /*!< ADC3_IN15(PF5): default channel is ADC_CH15 of ADC3 */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup ADC_Global_Functions + * @{ + */ +/******************************************************************************* + Basic features + ******************************************************************************/ +int32_t ADC_Init(CM_ADC_TypeDef *ADCx, const stc_adc_init_t *pstcAdcInit); +void ADC_DeInit(CM_ADC_TypeDef *ADCx); +int32_t ADC_StructInit(stc_adc_init_t *pstcAdcInit); +void ADC_ChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, uint8_t u8Ch, en_functional_state_t enNewState); + +void ADC_SetSampleTime(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, uint8_t u8SampleTime); + +/* Conversion data average calculation function. */ +void ADC_ConvDataAverageConfig(CM_ADC_TypeDef *ADCx, uint16_t u16AverageCount); +void ADC_ConvDataAverageChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, en_functional_state_t enNewState); + +/* Extended channel. */ +void ADC_SetExtChSrc(CM_ADC_TypeDef *ADCx, uint8_t u8ExtChSrc); + +void ADC_TriggerConfig(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, uint16_t u16TriggerSel); +void ADC_TriggerCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, en_functional_state_t enNewState); +void ADC_IntCmd(CM_ADC_TypeDef *ADCx, uint8_t u8IntType, en_functional_state_t enNewState); + +void ADC_Start(CM_ADC_TypeDef *ADCx); +void ADC_Stop(CM_ADC_TypeDef *ADCx); + +uint16_t ADC_GetValue(const CM_ADC_TypeDef *ADCx, uint8_t u8Ch); + +en_flag_status_t ADC_GetStatus(const CM_ADC_TypeDef *ADCx, uint8_t u8Flag); +void ADC_ClearStatus(CM_ADC_TypeDef *ADCx, uint8_t u8Flag); + +/******************************************************************************* + Advanced features + ******************************************************************************/ +/* Channel remap. */ +void ADC_ChRemap(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, uint8_t u8AdcPin); +uint8_t ADC_GetChPin(const CM_ADC_TypeDef *ADCx, uint8_t u8Ch); +void ADC_ResetChMapping(CM_ADC_TypeDef *ADCx); + +/* Sync mode. */ +void ADC_SyncModeConfig(uint16_t u16SyncUnit, uint16_t u16SyncMode, uint8_t u8TriggerDelay); +void ADC_SyncModeCmd(en_functional_state_t enNewState); + +/* Analog watchdog */ +int32_t ADC_AWD_Config(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint8_t u8Ch, const stc_adc_awd_config_t *pstcAwd); +/* Combination mode. */ +void ADC_AWD_SetCombMode(CM_ADC_TypeDef *ADCx, uint16_t u16CombMode); + +void ADC_AWD_SetMode(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint16_t u16WatchdogMode); +uint16_t ADC_AWD_GetMode(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit); +void ADC_AWD_SetThreshold(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint16_t u16LowThreshold, uint16_t u16HighThreshold); +void ADC_AWD_SelectCh(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint8_t u8Ch); + +void ADC_AWD_Cmd(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, en_functional_state_t enNewState); +void ADC_AWD_IntCmd(CM_ADC_TypeDef *ADCx, uint16_t u16IntType, en_functional_state_t enNewState); +en_flag_status_t ADC_AWD_GetStatus(const CM_ADC_TypeDef *ADCx, uint32_t u32Flag); +void ADC_AWD_ClearStatus(CM_ADC_TypeDef *ADCx, uint32_t u32Flag); + +/* Sample hold */ +void ADC_SH_SetSampleTime(CM_ADC_TypeDef *ADCx, uint8_t u8SampleTime); +void ADC_SH_ChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, en_functional_state_t enNewState); + +/* PGA */ +void ADC_PGA_Config(CM_ADC_TypeDef *ADCx, uint8_t u8PgaUnit, uint8_t u8Gain, uint8_t u8PgaVss); +void ADC_PGA_Cmd(CM_ADC_TypeDef *ADCx, uint8_t u8PgaUnit, en_functional_state_t enNewState); + +void ADC_DataRegAutoClearCmd(CM_ADC_TypeDef *ADCx, en_functional_state_t enNewState); +void ADC_SetSeqAResumeMode(CM_ADC_TypeDef *ADCx, uint16_t u16SeqAResumeMode); + +/** + * @} + */ + +#endif /* LL_ADC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_ADC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aes.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aes.h new file mode 100644 index 00000000..93f0ee10 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aes.h @@ -0,0 +1,115 @@ +/** + ******************************************************************************* + * @file hc32_ll_aes.h + * @brief This file contains all the functions prototypes of the AES driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_AES_H__ +#define __HC32_LL_AES_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_AES + * @{ + */ + +#if (LL_AES_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup AES_Global_Macros AES Global Macros + * @{ + */ + +/** + * @defgroup AES_Key_Size AES Key Size + * @{ + */ +#define AES_KEY_SIZE_16BYTE (16U) +#define AES_KEY_SIZE_24BYTE (24U) +#define AES_KEY_SIZE_32BYTE (32U) +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup AES_Global_Functions + * @{ + */ +int32_t AES_Encrypt(const uint8_t *pu8Plaintext, uint32_t u32PlaintextSize, + const uint8_t *pu8Key, uint8_t u8KeySize, + uint8_t *pu8Ciphertext); + +int32_t AES_Decrypt(const uint8_t *pu8Ciphertext, uint32_t u32CiphertextSize, + const uint8_t *pu8Key, uint8_t u8KeySize, + uint8_t *pu8Plaintext); +/** + * @} + */ + +#endif /* LL_AES_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_AES_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aos.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aos.h new file mode 100644 index 00000000..676c9b6b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_aos.h @@ -0,0 +1,187 @@ +/** + ******************************************************************************* + * @file hc32_ll_aos.h + * @brief This file contains all the functions prototypes of the AOS driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_AOS_H__ +#define __HC32_LL_AOS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_AOS + * @{ + */ + +#if (LL_AOS_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup AOS_Global_Macros AOS Global Macros + * @{ + */ + +/** + * @defgroup AOS_Trigger_Select AOS Trigger Select + * @{ + */ +#define AOS_DCU1 (uint32_t)(&CM_AOS->DCU_TRGSEL1) +#define AOS_DCU2 (uint32_t)(&CM_AOS->DCU_TRGSEL2) +#define AOS_DCU3 (uint32_t)(&CM_AOS->DCU_TRGSEL3) +#define AOS_DCU4 (uint32_t)(&CM_AOS->DCU_TRGSEL4) +#define AOS_DMA1_0 (uint32_t)(&CM_AOS->DMA1_TRGSEL0) +#define AOS_DMA1_1 (uint32_t)(&CM_AOS->DMA1_TRGSEL1) +#define AOS_DMA1_2 (uint32_t)(&CM_AOS->DMA1_TRGSEL2) +#define AOS_DMA1_3 (uint32_t)(&CM_AOS->DMA1_TRGSEL3) +#define AOS_DMA1_4 (uint32_t)(&CM_AOS->DMA1_TRGSEL4) +#define AOS_DMA1_5 (uint32_t)(&CM_AOS->DMA1_TRGSEL5) +#define AOS_DMA1_6 (uint32_t)(&CM_AOS->DMA1_TRGSEL6) +#define AOS_DMA1_7 (uint32_t)(&CM_AOS->DMA1_TRGSEL7) +#define AOS_DMA2_0 (uint32_t)(&CM_AOS->DMA2_TRGSEL0) +#define AOS_DMA2_1 (uint32_t)(&CM_AOS->DMA2_TRGSEL1) +#define AOS_DMA2_2 (uint32_t)(&CM_AOS->DMA2_TRGSEL2) +#define AOS_DMA2_3 (uint32_t)(&CM_AOS->DMA2_TRGSEL3) +#define AOS_DMA2_4 (uint32_t)(&CM_AOS->DMA2_TRGSEL4) +#define AOS_DMA2_5 (uint32_t)(&CM_AOS->DMA2_TRGSEL5) +#define AOS_DMA2_6 (uint32_t)(&CM_AOS->DMA2_TRGSEL6) +#define AOS_DMA2_7 (uint32_t)(&CM_AOS->DMA2_TRGSEL7) +#define AOS_DMA_RC (uint32_t)(&CM_AOS->DMA_TRGSELRC) +#define AOS_TMR6_0 (uint32_t)(&CM_AOS->TMR6_HTSSR0) +#define AOS_TMR6_1 (uint32_t)(&CM_AOS->TMR6_HTSSR1) +#define AOS_TMR6_2 (uint32_t)(&CM_AOS->TMR6_HTSSR2) +#define AOS_TMR6_3 (uint32_t)(&CM_AOS->TMR6_HTSSR3) +#define AOS_EVTPORT12 (uint32_t)(&CM_AOS->PEVNTTRGSR12) +#define AOS_EVTPORT34 (uint32_t)(&CM_AOS->PEVNTTRGSR34) +#define AOS_TMR0 (uint32_t)(&CM_AOS->TMR0_HTSSR) +#define AOS_TMR2 (uint32_t)(&CM_AOS->TMR2_HTSSR) +#define AOS_HASH_A (uint32_t)(&CM_AOS->HASH_ITRGSELA) +#define AOS_HASH_B (uint32_t)(&CM_AOS->HASH_ITRGSELB) +#define AOS_TMRA_0 (uint32_t)(&CM_AOS->TMRA_HTSSR0) +#define AOS_TMRA_1 (uint32_t)(&CM_AOS->TMRA_HTSSR1) +#define AOS_TMRA_2 (uint32_t)(&CM_AOS->TMRA_HTSSR2) +#define AOS_TMRA_3 (uint32_t)(&CM_AOS->TMRA_HTSSR3) +#define AOS_OTS (uint32_t)(&CM_AOS->OTS_TRG) +#define AOS_ADC1_0 (uint32_t)(&CM_AOS->ADC1_ITRGSELR0) +#define AOS_ADC1_1 (uint32_t)(&CM_AOS->ADC1_ITRGSELR1) +#define AOS_ADC2_0 (uint32_t)(&CM_AOS->ADC2_ITRGSELR0) +#define AOS_ADC2_1 (uint32_t)(&CM_AOS->ADC2_ITRGSELR1) +#define AOS_ADC3_0 (uint32_t)(&CM_AOS->ADC3_ITRGSELR0) +#define AOS_ADC3_1 (uint32_t)(&CM_AOS->ADC3_ITRGSELR1) +#define AOS_COMM_1 (uint32_t)(&CM_AOS->COMTRG1) +#define AOS_COMM_2 (uint32_t)(&CM_AOS->COMTRG2) + +/** + * @} + */ + +/** + * @defgroup AOS_Common_Trigger_ID AOS Common Trigger ID + * @{ + */ +#define AOS_COMM_TRIG1 (1UL << 30U) +#define AOS_COMM_TRIG2 (1UL << 31U) +#define AOS_COMM_TRIG_MASK (AOS_COMM_TRIG1 | AOS_COMM_TRIG2) + +/** + * @} + */ + +/** + * @defgroup AOS_Trigger_Select_Mask AOS Trigger Select Mask + * @{ + */ +#define AOS_TRIG_SEL_MASK (0x1FFUL) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup AOS_Global_Functions + * @{ + */ + +/** + * @brief AOS software trigger. + * @param None + * @retval None + */ +__STATIC_INLINE void AOS_SW_Trigger(void) +{ + WRITE_REG32(bCM_AOS->INTSFTTRG_b.STRG, SET); +} + +void AOS_CommonTriggerCmd(uint32_t u32TriggerSel, uint32_t u32CommonTrigger, en_functional_state_t enNewState); +void AOS_SetTriggerEventSrc(uint32_t u32TriggerSel, en_event_src_t enEvent); + +/** + * @} + */ + +#endif /* LL_AOS_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_AOS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_can.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_can.h new file mode 100644 index 00000000..93ab8eae --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_can.h @@ -0,0 +1,717 @@ +/** + ******************************************************************************* + * @file hc32_ll_can.h + * @brief This file contains all the functions prototypes of the CAN driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_CAN_H__ +#define __HC32_LL_CAN_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_CAN + * @{ + */ +#if (LL_CAN_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup CAN_Global_Types CAN Global Types + * @{ + */ +/** + * @brief CAN bit time configuration structure. + * @note 1. TQ = u32Prescaler / CANClock. + * @note 2. Bit time = (u32TimeSeg2 + u32TimeSeg2) x TQ. + * @note 3. Baudrate = CANClock/(u32Prescaler*(u32TimeSeg1 + u32TimeSeg2)) + * @note 4. See user manual of the target MCU and ISO11898-1 for more details. + */ +typedef struct { + uint32_t u32Prescaler; /*!< Specifies the prescaler of CAN clock, [1, 256]. */ + uint32_t u32TimeSeg1; /*!< Specifies the number of time quanta in Bit Segment 1. + u32TimeSeg1 Contains synchronization segment, + propagation time segment and phase buffer segment 1. */ + uint32_t u32TimeSeg2; /*!< Specifies the number of time quanta in Bit Segment 2. + Phase buffer segment 2. */ + uint32_t u32SJW; /*!< Synchronization Jump Width. + Specifies the maximum number of time quanta the CAN hardware + is allowed to lengthen or shorten a bit to perform resynchronization. */ +} stc_can_bit_time_config_t; + +/** + * @brief CAN acceptance filter configuration structure. + */ +typedef struct { + uint32_t u32ID; /*!< Specifies the identifier(ID). 11 bits standard ID or 29 bits extended ID, depending on IDE. */ + uint32_t u32IDMask; /*!< Specifies the identifier(ID) mask. The mask bits of ID will be ignored by the acceptance filter. */ + uint32_t u32IDType; /*!< Specifies the identifier(ID) type. This parameter can be a value of @ref CAN_ID_Type */ +} stc_can_filter_config_t; + +/* CAN-FD structure */ +/** + * @brief CAN-FD configuration structure. + */ +typedef struct { + stc_can_bit_time_config_t stcBitCfg; /*!< Bit time configuration of flexible data-rate bit. */ + uint8_t u8Mode; /*!< CAN-FD mode, Bosch CAN-FD or ISO 11898-1:2015 CAN-FD. + This parameter can be a value of @ref CAN_FD_Mode */ + uint8_t u8TDC; /*!< Enable or disable Transmitter Delay Compensation. + This parameter can be a value of @ref CAN_FD_TDC_En */ + uint8_t u8SSPOffset; /*!< Specifies Secondary Sample Point offset. + The transmitter delay plus u8SSPOffset defines the time of the secondary sample point for TDC. + u8SSPOffset is given as a number of TQ. Range is [0, 127] */ +} stc_canfd_config_t; + +/** + * @brief TTCAN configuration structure. + */ +typedef struct { + uint32_t u32RefMsgID; /*!< Reference message identifier. */ + uint32_t u32RefMsgIDE; /*!< Reference message identifier extension bit. + '1' to set the ID which is specified by parameter 'u32RefMsgID' as an extended ID while + '0' to set it as a standard ID. */ + uint8_t u8NTUPrescaler; /*!< Prescaler of NTU(network time unit). The source is the bit time which is defined by SBT. + This parameter can be a value of @ref TTCAN_NTU_Prescaler */ + uint8_t u8TxBufMode; /*!< TTCAN Transmit Buffer Mode. + This parameter can be a value of @ref TTCAN_Tx_Buf_Mode */ + uint16_t u16TriggerType; /*!< Trigger type of TTCAN. + This parameter can be a value of @ref TTCAN_Trigger_Type */ + uint16_t u16TxEnableWindow; /*!< Tx_Enable window. Time period within which the transmission of a message may be started. Range is [1, 16] */ + uint16_t u16TxTriggerTime; /*!< Specifies for the referred message the time window of the matrix cycle at which it is to be transmitted. Range is [0, 65535] */ + uint16_t u16WatchTriggerTime; /*!< Time mark used to check whether the time since the last valid reference message has been too long. Range is [0, 65535] */ +} stc_can_ttc_config_t; + +/** + * @brief CAN initialization structure. + */ +typedef struct { + stc_can_bit_time_config_t stcBitCfg; /*!< Bit time configuration of classical CAN bit. @ref stc_can_bit_time_config_t */ + stc_can_filter_config_t *pstcFilter; /*!< Pointer to a @ref stc_can_filter_config_t structure that + contains the configuration informations for the acceptance filters. */ + uint16_t u16FilterSelect; /*!< Selects acceptance filters. + This parameter can be values of @ref CAN_Acceptance_Filter */ + uint8_t u8WorkMode; /*!< Specifies the work mode of CAN. + This parameter can be a value of @ref CAN_Work_Mode */ + uint8_t u8PTBSingleShotTx; /*!< Enable or disable single shot transmission of PTB. + This parameter can be a value of @ref PTB_SingleShot_Tx_En */ + uint8_t u8STBSingleShotTx; /*!< Enable or disable single shot transmission of STB. + This parameter can be a value of @ref STB_SingleShot_Tx_En */ + uint8_t u8STBPrioMode; /*!< Enable or disable the priority decision mode of STB. + This parameter can be a value of @ref CAN_STB_Prio_Mode_En + NOTE: A frame in the PTB has always the highest priority regardless of the ID. */ + uint8_t u8RxWarnLimit; /*!< Specifies receive buffer almost full warning limit. Rang is [1, 8]. + Each CAN unit has 8 receive buffers. When the number of received frames reaches + the value specified by u8RxWarnLimit, register bit RTIF.RAFIF is set and the interrupt occurred + if it was enabled. */ + uint8_t u8ErrorWarnLimit; /*!< Specifies programmable error warning limit. Range is [0, 15]. + Error warning limit = (u8ErrorWarnLimit + 1) * 8. */ + uint8_t u8RxAllFrame; /*!< Enable or disable receive all frames(includes frames with error). + This parameter can be a value of @ref CAN_Rx_All_En */ + uint8_t u8RxOvfMode; /*!< Receive buffer overflow mode. In case of a full receive buffer when a new frame is received. + This parameter can be a value of @ref CAN_Rx_Ovf_Mode */ + uint8_t u8SelfAck; /*!< Enable or disable self-acknowledge. + This parameter can be a value of @ref CAN_Self_ACK_En */ + /* CAN-FD configuration */ + stc_canfd_config_t *pstcCanFd; /*!< Pointer to a CAN-FD configuration structure. @ref stc_canfd_config_t + Set it to NULL if not needed CAN-FD. */ + + stc_can_ttc_config_t *pstcCanTtc; /*!< Pointer to a TTCAN configuration structure. @ref stc_can_ttc_config_t + Set it to NULL if not needed TTCAN. */ +} stc_can_init_t; + +/** + * @brief CAN error information structure. + */ +typedef struct { + uint8_t u8ArbitrLostPos; /*!< Bit position in the frame where the arbitration has been lost. */ + uint8_t u8ErrorType; /*!< CAN error type. This parameter can be a value of @ref CAN_Err_Type */ + uint8_t u8RxErrorCount; /*!< Receive error count. */ + uint8_t u8TxErrorCount; /*!< Transmit error count. */ +} stc_can_error_info_t; + +/** + * @brief CAN TX frame data structure. + */ +typedef struct { + uint32_t u32ID; /*!< 11 bits standard ID or 29 bits extended ID, depending on IDE. */ + union { + uint32_t u32Ctrl; + struct { + uint32_t DLC: 4; /*!< Data length code. Length of the data segment of data frame. + It should be zero while the frame is remote frame. + This parameter can be a value of @ref CAN_Data_Length_Code */ + uint32_t BRS: 1; /*!< Bit rate switch. */ + uint32_t FDF: 1; /*!< CAN FD frame. */ + uint32_t RTR: 1; /*!< Remote transmission request bit. + It is used to distinguish between data frames and remote frames. */ + uint32_t IDE: 1; /*!< Identifier extension flag. + It is used to distinguish between standard format and extended format. + This parameter can be a 1 or 0. */ + uint32_t RSVD: 24; /*!< Reserved bits. */ + }; + }; + uint8_t au8Data[64U]; /*!< TX data payload. */ +} stc_can_tx_frame_t; + +/** + * @brief CAN RX frame data structure. + */ +typedef struct { + uint32_t u32ID; /*!< 11 bits standard ID or 29 bits extended ID, depending on IDE. */ + union { + uint32_t u32Ctrl; + struct { + uint32_t DLC: 4; /*!< Data length code. Length of the data segment of data frame. + It should be zero while the frame is remote frame. + This parameter can be a value of @ref CAN_Data_Length_Code */ + uint32_t BRS: 1; /*!< Bit rate switch. */ + uint32_t FDF: 1; /*!< CAN FD frame. */ + uint32_t RTR: 1; /*!< Remote transmission request bit. + It is used to distinguish between data frames and remote frames. */ + uint32_t IDE: 1; /*!< Identifier extension flag. + It is used to distinguish between standard format and extended format. + This parameter can be 1 or 0. */ + uint32_t RSVD: 4; /*!< Reserved bits. */ + uint32_t TX: 1; /*!< This bit is set to 1 when receiving self-transmitted data in loopback mode. */ + uint32_t ERRT: 3; /*!< Error type. */ + uint32_t CYCLE_TIME: 16; /*!< Cycle time of time-triggered communication(TTC). */ + }; + }; + uint8_t au8Data[64U]; /*!< RX data payload. */ +} stc_can_rx_frame_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CAN_Global_Macros CAN Global Macros + * @{ + */ + +/** + * @defgroup CAN_Work_Mode CAN Work Mode + * @{ + */ +#define CAN_WORK_MD_NORMAL (0U) /*!< Normal work mode. */ +#define CAN_WORK_MD_SILENT (1U) /*!< Silent work mode. Prohibit data transmission. */ +#define CAN_WORK_MD_ILB (2U) /*!< Internal loop back mode, just for self-test while developing. */ +#define CAN_WORK_MD_ELB (3U) /*!< External loop back mode, just for self-test while developing. */ +#define CAN_WORK_MD_ELB_SILENT (4U) /*!< External loop back silent mode, just for self-test while developing. + It is forbidden to respond to received frames and error frames, + but data can be transmitted. */ +/** + * @} + */ + +/** + * @defgroup CAN_Tx_Buf_Type CAN Transmit Buffer Type + * @{ + */ +#define CAN_TX_BUF_PTB (0U) /*!< Primary transmit buffer. */ +#define CAN_TX_BUF_STB (1U) /*!< Secondary transmit buffer. */ +/** + * @} + */ + +/** + * @defgroup CAN_Data_Length_Code CAN Data Length Code + * @{ + */ +#define CAN_DLC0 (0x0U) /*!< CAN2.0 and CAN FD: the size of data field is 0 bytes. */ +#define CAN_DLC1 (0x1U) /*!< CAN2.0 and CAN FD: the size of data field is 1 bytes. */ +#define CAN_DLC2 (0x2U) /*!< CAN2.0 and CAN FD: the size of data field is 2 bytes. */ +#define CAN_DLC3 (0x3U) /*!< CAN2.0 and CAN FD: the size of data field is 3 bytes. */ +#define CAN_DLC4 (0x4U) /*!< CAN2.0 and CAN FD: the size of data field is 4 bytes. */ +#define CAN_DLC5 (0x5U) /*!< CAN2.0 and CAN FD: the size of data field is 5 bytes. */ +#define CAN_DLC6 (0x6U) /*!< CAN2.0 and CAN FD: the size of data field is 6 bytes. */ +#define CAN_DLC7 (0x7U) /*!< CAN2.0 and CAN FD: the size of data field is 7 bytes. */ +#define CAN_DLC8 (0x8U) /*!< CAN2.0 and CAN FD: the size of data field is 8 bytes. */ +/* More DLC for CAN-FD. */ +#define CAN_DLC12 (0x9U) /*!< CAN FD: the size of data field is 12 bytes. */ +#define CAN_DLC16 (0xAU) /*!< CAN FD: the size of data field is 16 bytes. */ +#define CAN_DLC20 (0xBU) /*!< CAN FD: the size of data field is 20 bytes. */ +#define CAN_DLC24 (0xCU) /*!< CAN FD: the size of data field is 24 bytes. */ +#define CAN_DLC32 (0xDU) /*!< CAN FD: the size of data field is 32 bytes. */ +#define CAN_DLC48 (0xEU) /*!< CAN FD: the size of data field is 48 bytes. */ +#define CAN_DLC64 (0xFU) /*!< CAN FD: the size of data field is 64 bytes. */ +/** + * @} + */ + +/** + * @defgroup PTB_SingleShot_Tx_En PTB Single Shot Transmission Function Control + * @{ + */ +#define CAN_PTB_SINGLESHOT_TX_DISABLE (0x0U) /*!< Primary transmit buffer auto retransmit. */ +#define CAN_PTB_SINGLESHOT_TX_ENABLE (CAN_CFG_STAT_TPSS) /*!< Primary transmit buffer single short transmit. */ +/** + * @} + */ + +/** + * @defgroup STB_SingleShot_Tx_En STB Single Shot Transmission Function Control + * @{ + */ +#define CAN_STB_SINGLESHOT_TX_DISABLE (0x0U) /*!< Secondary transmit buffer auto retransmit. */ +#define CAN_STB_SINGLESHOT_TX_ENABLE (CAN_CFG_STAT_TSSS) /*!< Secondary transmit buffer single short transmit. */ +/** + * @} + */ + +/** + * @defgroup CAN_Tx_Request CAN Transmission Request + * @{ + */ +#define CAN_TX_REQ_STB_ONE (CAN_TCMD_TSONE) /*!< Transmit one STB frame. */ +#define CAN_TX_REQ_STB_ALL (CAN_TCMD_TSALL) /*!< Transmit all STB frames. */ +#define CAN_TX_REQ_PTB (CAN_TCMD_TPE) /*!< Transmit PTB frame. */ +/** + * @} + */ + +/** + * @defgroup CAN_STB_Prio_Mode_En CAN STB Priority Mode Function Control + * @note A frame in the PTB has always the highest priority regardless of the ID. + * @{ + */ +#define CAN_STB_PRIO_MD_DISABLE (0x0U) /*!< The frame first in will first be transmitted. */ +#define CAN_STB_PRIO_MD_ENABLE (CAN_TCTRL_TSMODE) /*!< The frame with lower ID will first be transmitted. */ +/** + * @} + */ + +/** + * @defgroup CAN_Tx_Buf_Status CAN Transmit Buffer Status + * @{ + */ +#define CAN_TX_BUF_EMPTY (0x0U) /*!< TTCAN is disabled(TTEN == 0): STB is empty. + TTCAN is disabled(TTEN == 1) and transmit buffer is specified by TBPTR and TTPTR(TTTBM == 1): + PTB and STB are both empty. */ +#define CAN_TX_BUF_NOT_MORE_THAN_HALF (0x1U) /*!< TTEN == 0: STB is less than or equal to half full; + TTEN == 1 && TTTBM == 1: PTB and STB are neither empty. */ +#define CAN_TX_BUF_MORE_THAN_HALF (0x2U) /*!< TTEN == 0: STB is more than half full; + TTEN == 1 && TTTBM == 1: reserved value. */ +#define CAN_TX_BUF_FULL (0x3U) /*!< TTEN == 0: STB is full; + TTEN == 1 && TTTBM == 1: PTB and STB are both full. */ +/** + * @} + */ + +/** + * @defgroup CAN_Rx_Buf_Status CAN Receive Buffer Status + * @{ + */ +#define CAN_RX_BUF_EMPTY (0x0U) /*!< Receive buffer is empty. */ +#define CAN_RX_BUF_NOT_WARN (0x1U) /*!< Receive buffer is not empty, but is less than almost full warning limit. */ +#define CAN_RX_BUF_WARN (0x2U) /*!< Receive buffer is not full and not overflow, but is more than or equal to almost full warning limit. */ +#define CAN_RX_BUF_FULL (0x3U) /*!< Receive buffer is full. */ +/** + * @} + */ + +/** + * @defgroup CAN_Rx_All_En CAN Receive All Frames + * @{ + */ +#define CAN_RX_ALL_FRAME_DISABLE (0x0U) /*!< Only receives correct frames. */ +#define CAN_RX_ALL_FRAME_ENABLE (CAN_RCTRL_RBALL) /*!< Receives all frames, including frames with error. */ +/** + * @} + */ + +/** + * @defgroup CAN_Rx_Ovf_Mode CAN Receive Buffer Overflow Mode + * @{ + */ +#define CAN_RX_OVF_SAVE_NEW (0x0U) /*!< Saves the newly received data and the oldest frame will be overwritten. */ +#define CAN_RX_OVF_DISCARD_NEW (CAN_RCTRL_ROM) /*!< Discard the newly received data. */ +/** + * @} + */ + +/** + * @defgroup CAN_Self_ACK_En CAN Self-ACK Function Control + * @{ + */ +#define CAN_SELF_ACK_DISABLE (0x0U) /*!< Disable self-acknowledge. */ +#define CAN_SELF_ACK_ENABLE (CAN_RCTRL_SACK) /*!< Enable self-acknowledge. */ +/** + * @} + */ + +/** + * @defgroup CAN_Interrupt_Type CAN Interrupt Type + * @{ + */ +#define CAN_INT_ERR_INT (1UL << 1U) /*!< Register bit RTIE.EIE. The interrupt RTIF.EIF will be set if enabled by RTIE.EIE under the following conditions: + The border of the error warning limit has been crossed in either direction by RECNT or TECNT or + the BUSOFF bit has been changed in either direction. */ +#define CAN_INT_STB_TX (1UL << 2U) /*!< Register bit RTIE.TSIE. STB was transmitted. */ +#define CAN_INT_PTB_TX (1UL << 3U) /*!< Register bit RTIE.TPIE. PTB was transmitted. */ +#define CAN_INT_RX_BUF_WARN (1UL << 4U) /*!< Register bit RTIE.RAFIE. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. */ +#define CAN_INT_RX_BUF_FULL (1UL << 5U) /*!< Register bit RTIE.RFIE. The FIFO of receive buffer is full. */ +#define CAN_INT_RX_OVERRUN (1UL << 6U) /*!< Register bit RTIE.ROIE. Receive buffers are full and there is a further message to be stored. */ +#define CAN_INT_RX (1UL << 7U) /*!< Register bit RTIE.RIE. Received a valid data frame or remote frame. */ +#define CAN_INT_BUS_ERR (1UL << 9U) /*!< Register bit ERRINT.BEIE. Each of the error defined by EALCAP.KOER can cause bus-error inetrrupt. */ +#define CAN_INT_ARBITR_LOST (1UL << 11U) /*!< Register bit ERRINT.ALIE. Arbitration lost. */ +#define CAN_INT_ERR_PASSIVE (1UL << 13U) /*!< Register bit ERRINT.EPIE. A change from error-passive to error-active or error-active to error-passive has occurred. */ + +#define CAN_INT_ALL (CAN_INT_ERR_INT | \ + CAN_INT_STB_TX | \ + CAN_INT_PTB_TX | \ + CAN_INT_RX_BUF_WARN | \ + CAN_INT_RX_BUF_FULL | \ + CAN_INT_RX_OVERRUN | \ + CAN_INT_RX | \ + CAN_INT_BUS_ERR | \ + CAN_INT_ARBITR_LOST | \ + CAN_INT_ERR_PASSIVE) +/** + * @} + */ + +/** + * @defgroup CAN_Status_Flag CAN Status Flag + * @{ + */ +#define CAN_FLAG_BUS_OFF (1UL << 0U) /*!< Register bit CFG_STAT.BUSOFF. CAN bus off. */ +#define CAN_FLAG_TX_GOING (1UL << 1U) /*!< Register bit CFG_STAT.TACTIVE. CAN bus is transmitting. */ +#define CAN_FLAG_RX_GOING (1UL << 2U) /*!< Register bit CFG_STAT.RACTIVE. CAN bus is receiving. */ +#define CAN_FLAG_RX_BUF_OVF (1UL << 5U) /*!< Register bit RCTRL.ROV. Receive buffer is full and there is a further bit to be stored. At least one frame will be lost. */ +#define CAN_FLAG_TX_BUF_FULL (1UL << 8U) /*!< Register bit RTIE.TSFF. Transmit buffers are all full. + TTCFG.TTEN == 0 or TCTRL.TTTEM == 0: ALL STB slots are filled. + TTCFG.TTEN == 1 and TCTRL.TTTEM == 1: Transmit buffer that pointed by TBSLOT.TBPTR is filled.*/ +#define CAN_FLAG_TX_ABORTED (1UL << 16U) /*!< Register bit RTIF.AIF. Transmit messages requested via TCMD.TPA and TCMD.TSA were successfully canceled. */ +#define CAN_FLAG_ERR_INT (1UL << 17U) /*!< Register bit RTIF.EIF. The interrupt RTIF.EIF will be set if enabled by RTIE.EIE under the following conditions: + The border of the error warning limit has been crossed in either direction by RECNT or TECNT or + the BUSOFF bit has been changed in either direction. */ +#define CAN_FLAG_STB_TX (1UL << 18U) /*!< Register bit RTIF.TSIF. STB was transmitted. */ +#define CAN_FLAG_PTB_TX (1UL << 19U) /*!< Register bit RTIF.TPIF. PTB was transmitted. */ +#define CAN_FLAG_RX_BUF_WARN (1UL << 20U) /*!< Register bit RTIF.RAFIF. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. */ +#define CAN_FLAG_RX_BUF_FULL (1UL << 21U) /*!< Register bit RTIF.RFIF. The FIFO of receive buffer is full. */ +#define CAN_FLAG_RX_OVERRUN (1UL << 22U) /*!< Register bit RTIF.ROIF. Receive buffers are all full and there is a further message to be stored. */ +#define CAN_FLAG_RX (1UL << 23U) /*!< Register bit RTIF.RIF. Received a valid data frame or remote frame. */ +#define CAN_FLAG_BUS_ERR (1UL << 24U) /*!< Register bit ERRINT.BEIF. Each of the error defined by EALCAP.KOER can make this flag set. */ +#define CAN_FLAG_ARBITR_LOST (1UL << 26U) /*!< Register bit ERRINT.ALIF. Arbitration lost. */ +#define CAN_FLAG_ERR_PASSIVE (1UL << 28U) /*!< Register bit ERRINT.EPIF. A change from error-passive to error-active or error-active to error-passive has occurred. */ +#define CAN_FLAG_ERR_PASSIVE_NODE (1UL << 30U) /*!< Register bit ERRINT.EPASS. The node is an error-passive node. */ +#define CAN_FLAG_TEC_REC_WARN (1UL << 31U) /*!< Register bit ERRINT.EWARN. REC or TEC is greater than or equal to the LIMIT.EWL setting value. */ + +#define CAN_FLAG_ALL (CAN_FLAG_BUS_OFF | \ + CAN_FLAG_TX_GOING | \ + CAN_FLAG_RX_GOING | \ + CAN_FLAG_RX_BUF_OVF | \ + CAN_FLAG_TX_BUF_FULL | \ + CAN_FLAG_TX_ABORTED | \ + CAN_FLAG_ERR_INT | \ + CAN_FLAG_STB_TX | \ + CAN_FLAG_PTB_TX | \ + CAN_FLAG_RX_BUF_WARN | \ + CAN_FLAG_RX_BUF_FULL | \ + CAN_FLAG_RX_OVERRUN | \ + CAN_FLAG_RX | \ + CAN_FLAG_BUS_ERR | \ + CAN_FLAG_ARBITR_LOST | \ + CAN_FLAG_ERR_PASSIVE | \ + CAN_FLAG_ERR_PASSIVE_NODE | \ + CAN_FLAG_TEC_REC_WARN) + +#define CAN_FLAG_CLR_ALL (CAN_FLAG_RX_BUF_OVF | \ + CAN_FLAG_TX_ABORTED | \ + CAN_FLAG_ERR_INT | \ + CAN_FLAG_STB_TX | \ + CAN_FLAG_PTB_TX | \ + CAN_FLAG_RX_BUF_WARN | \ + CAN_FLAG_RX_BUF_FULL | \ + CAN_FLAG_RX_OVERRUN | \ + CAN_FLAG_RX | \ + CAN_FLAG_BUS_ERR | \ + CAN_FLAG_ARBITR_LOST | \ + CAN_FLAG_ERR_PASSIVE) +/** + * @} + */ + +/** + * @defgroup CAN_ID_Type CAN Identifier Type + * @{ + */ +#define CAN_ID_STD_EXT (0x0U) /*!< Acceptance filter accept frames with both standard ID and extended ID. */ +#define CAN_ID_STD (CAN_ACF_AIDEE) /*!< Acceptance filter accept frames with only standard ID. */ +#define CAN_ID_EXT (CAN_ACF_AIDEE | \ + CAN_ACF_AIDE) /*!< Acceptance filter accept frames with only extended ID. */ +/** + * @} + */ + +/** + * @defgroup CAN_Err_Type CAN Error Type + * @{ + */ +#define CAN_ERR_NONE (0U) /*!< No error. */ +#define CAN_ERR_BIT (0x1U) /*!< Error is bit error. */ +#define CAN_ERR_FORM (0x2U) /*!< Error is form error. */ +#define CAN_ERR_STUFF (0x3U) /*!< Error is stuff error. */ +#define CAN_ERR_ACK (0x4U) /*!< Error is ACK error. */ +#define CAN_ERR_CRC (0x5U) /*!< Error is CRC error. */ +#define CAN_ERR_OTHER (0x6U) /*!< Error is other error. + Dominant bits after own error flag, received active Error Flag too long, + dominant bit during Passive-Error-Flag after ACK error. */ +/** + * @} + */ + +/** + * @defgroup CAN_Acceptance_Filter CAN Acceptance Filter + * @{ + */ +#define CAN_FILTER1 (CAN_ACFEN_AE_1) /*!< Acceptance filter 1 select bit. */ +#define CAN_FILTER2 (CAN_ACFEN_AE_2) /*!< Acceptance filter 2 select bit. */ +#define CAN_FILTER3 (CAN_ACFEN_AE_3) /*!< Acceptance filter 3 select bit. */ +#define CAN_FILTER4 (CAN_ACFEN_AE_4) /*!< Acceptance filter 4 select bit. */ +#define CAN_FILTER5 (CAN_ACFEN_AE_5) /*!< Acceptance filter 5 select bit. */ +#define CAN_FILTER6 (CAN_ACFEN_AE_6) /*!< Acceptance filter 6 select bit. */ +#define CAN_FILTER7 (CAN_ACFEN_AE_7) /*!< Acceptance filter 7 select bit. */ +#define CAN_FILTER8 (CAN_ACFEN_AE_8) /*!< Acceptance filter 8 select bit. */ +#define CAN_FILTER9 (CAN_ACFEN_AE_9) /*!< Acceptance filter 9 select bit. */ +#define CAN_FILTER10 (CAN_ACFEN_AE_10) /*!< Acceptance filter 10 select bit. */ +#define CAN_FILTER11 (CAN_ACFEN_AE_11) /*!< Acceptance filter 11 select bit. */ +#define CAN_FILTER12 (CAN_ACFEN_AE_12) /*!< Acceptance filter 12 select bit. */ +#define CAN_FILTER13 (CAN_ACFEN_AE_13) /*!< Acceptance filter 13 select bit. */ +#define CAN_FILTER14 (CAN_ACFEN_AE_14) /*!< Acceptance filter 14 select bit. */ +#define CAN_FILTER15 (CAN_ACFEN_AE_15) /*!< Acceptance filter 15 select bit. */ +#define CAN_FILTER16 (CAN_ACFEN_AE_16) /*!< Acceptance filter 16 select bit. */ +#define CAN_FILTER_ALL (0xFFFFU) +/** + * @} + */ + +/** + * @defgroup CAN_FD_Mode CAN-FD Mode + * @{ + */ +#define CAN_FD_MD_BOSCH (0x0U) /*!< Bosch CAN FD (non-ISO) mode. */ +#define CAN_FD_MD_ISO (CAN_TCTRL_FD_ISO) /*!< ISO CAN FD mode (ISO 11898-1:2015). */ +/** + * @} + */ + +/** + * @defgroup CAN_FD_TDC_En CAN-FD TDC Function Control + * @{ + */ +#define CAN_FD_TDC_DISABLE (0x0U) /*!< Disable transmitter delay compensation. */ +#define CAN_FD_TDC_ENABLE (CAN_TDC_TDCEN) /*!< Enable transmitter delay compensation. */ +/** + * @} + */ + +/** + * @defgroup TTCAN_Tx_Buf_Mode TTCAN Transmit Buffer Mode + * @{ + */ +#define CAN_TTC_TX_BUF_MD_CAN (0x0U) /*!< Normal CAN mode. TTCAN transmit buffer depends on the priority mode of STB which is defined by @ref CAN_STB_Prio_Mode_En */ +#define CAN_TTC_TX_BUF_MD_TTCAN (CAN_TCTRL_TTTBM) /*!< Full TTCAN mode. TTCAN transmit buffer is pointed by TBSLOT.TBPTR(for data filling) and + TRG_CFG.TTPTR(for data transmission). */ +/** + * @} + */ + +/** + * @defgroup TTCAN_Tx_Buf_Sel TTCAN Transmit Buffer Selection + * @{ + */ +#define CAN_TTC_TX_BUF_PTB (0x0U) /*!< Point to PTB. */ +#define CAN_TTC_TX_BUF_STB1 (0x1U) /*!< Point to STB slot 1. */ +#define CAN_TTC_TX_BUF_STB2 (0x2U) /*!< Point to STB slot 2. */ +#define CAN_TTC_TX_BUF_STB3 (0x3U) /*!< Point to STB slot 3. */ +/** + * @} + */ + +/** + * @defgroup TTCAN_Tx_Buf_Mark_State TTCAN Transmit Buffer Mark State + * @{ + */ +#define CAN_TTC_TX_BUF_MARK_EMPTY (CAN_TBSLOT_TBE) /*!< Marks the transmit buffer selected by TBSLOT.TBPTR as "empty". + TBE is automatically reset to 0 as soon as the slot is marked as empty and TSFF=0. + If a transmission from this slot is active, then TBE stays set as long as either the + transmission completes or after a transmission error or arbitration loss the transmission + is not active any more. If both TBF and TBE are set, then TBE wins. */ +#define CAN_TTC_TX_BUF_MARK_FILLED (CAN_TBSLOT_TBF) /*!< Marks the transmit buffer selected by TBSLOT.TBPTR as "filled". + TBF is automatically reset to 0 as soon as the slot is marked as filled and RTIE.TSFF=1. + If both TBF and TBE are set, then TBE wins. */ +/** + * @} + */ + +/** + * @defgroup TTCAN_Interrupt_Type TTCAN Interrupt Type + * @{ + */ +#define CAN_TTC_INT_TIME_TRIG (CAN_TTCFG_TTIE) /*!< Time trigger interrupt. */ +#define CAN_TTC_INT_WATCH_TRIG (CAN_TTCFG_WTIE) /*!< Watch trigger interrupt. */ +#define CAN_TTC_INT_ALL (CAN_TTC_INT_TIME_TRIG | \ + CAN_TTC_INT_WATCH_TRIG) +/** + * @} + */ + +/** + * @defgroup TTCAN_Status_Flag TTCAN Status Flag + * @{ + */ +#define CAN_TTC_FLAG_TIME_TRIG (CAN_TTCFG_TTIF) /*!< Time trigger interrupt flag. */ +#define CAN_TTC_FLAG_TRIG_ERR (CAN_TTCFG_TEIF) /*!< Trigger error interrupt flag. */ +#define CAN_TTC_FLAG_WATCH_TRIG (CAN_TTCFG_WTIF) /*!< Watch trigger interrupt flag. */ + +#define CAN_TTC_FLAG_ALL (CAN_TTC_FLAG_TIME_TRIG | \ + CAN_TTC_FLAG_TRIG_ERR | \ + CAN_TTC_FLAG_WATCH_TRIG) +/** + * @} + */ + +/** + * @defgroup TTCAN_NTU_Prescaler TTCAN Network Time Unit Prescaler + * @{ + */ +#define CAN_TTC_NTU_PRESCALER1 (0x0U) /*!< NTU is SBT bit time * 1. */ +#define CAN_TTC_NTU_PRESCALER2 (CAN_TTCFG_T_PRESC_0) /*!< NTU is SBT bit time * 2. */ +#define CAN_TTC_NTU_PRESCALER4 (CAN_TTCFG_T_PRESC_1) /*!< NTU is SBT bit time * 4. */ +#define CAN_TTC_NTU_PRESCALER8 (CAN_TTCFG_T_PRESC) /*!< NTU is SBT bit time * 8. */ +/** + * @} + */ + +/** + * @defgroup TTCAN_Trigger_Type TTCAN Trigger Type + * @note Except for the immediate trigger, all triggers set TTIF if TTIE is enabled. + * @{ + */ +#define CAN_TTC_TRIG_IMMED_TRIG (0x0U) /*!< Immediate trigger for immediate transmission. */ +#define CAN_TTC_TRIG_TIME_TRIG (CAN_TRG_CFG_TTYPE_0) /*!< Time trigger for receive triggers. */ +#define CAN_TTC_TRIG_SINGLESHOT_TX_TRIG (CAN_TRG_CFG_TTYPE_1) /*!< Single shot transmit trigger for exclusive time windows. */ +#define CAN_TTC_TRIG_TX_START_TRIG (CAN_TRG_CFG_TTYPE_1 | \ + CAN_TRG_CFG_TTYPE_0) /*!< Transmit start trigger for merged arbitrating time windows. */ +#define CAN_TTC_TRIG_TX_STOP_TRIG (CAN_TRG_CFG_TTYPE_2) /*!< Transmit stop trigger for merged arbitrating time windows. */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup CAN_Global_Functions + * @{ + */ +/* Classical CAN */ +int32_t CAN_Init(CM_CAN_TypeDef *CANx, const stc_can_init_t *pstcCanInit); +int32_t CAN_StructInit(stc_can_init_t *pstcCanInit); +void CAN_DeInit(CM_CAN_TypeDef *CANx); +void CAN_IntCmd(CM_CAN_TypeDef *CANx, uint32_t u32IntType, en_functional_state_t enNewState); +int32_t CAN_FillTxFrame(CM_CAN_TypeDef *CANx, uint8_t u8TxBufType, const stc_can_tx_frame_t *pstcTx); +void CAN_StartTx(CM_CAN_TypeDef *CANx, uint8_t u8TxRequest); +void CAN_AbortTx(CM_CAN_TypeDef *CANx, uint8_t u8TxBufType); +int32_t CAN_GetRxFrame(CM_CAN_TypeDef *CANx, stc_can_rx_frame_t *pstcRx); + +en_flag_status_t CAN_GetStatus(const CM_CAN_TypeDef *CANx, uint32_t u32Flag); +void CAN_ClearStatus(CM_CAN_TypeDef *CANx, uint32_t u32Flag); +uint32_t CAN_GetStatusValue(const CM_CAN_TypeDef *CANx); +int32_t CAN_GetErrorInfo(const CM_CAN_TypeDef *CANx, stc_can_error_info_t *pstcErr); +uint8_t CAN_GetTxBufStatus(const CM_CAN_TypeDef *CANx); +uint8_t CAN_GetRxBufStatus(const CM_CAN_TypeDef *CANx); +void CAN_FilterCmd(CM_CAN_TypeDef *CANx, uint16_t u16FilterSelect, en_functional_state_t enNewState); +void CAN_SetRxWarnLimit(CM_CAN_TypeDef *CANx, uint8_t u8RxWarnLimit); +void CAN_SetErrorWarnLimit(CM_CAN_TypeDef *CANx, uint8_t u8ErrorWarnLimit); + +int32_t CAN_FD_StructInit(stc_canfd_config_t *pstcCanFd); + +/* TTCAN */ +int32_t CAN_TTC_StructInit(stc_can_ttc_config_t *pstcCanTtc); +int32_t CAN_TTC_Config(CM_CAN_TypeDef *CANx, const stc_can_ttc_config_t *pstcCanTtc); +void CAN_TTC_IntCmd(CM_CAN_TypeDef *CANx, uint8_t u8IntType, en_functional_state_t enNewState); +void CAN_TTC_Cmd(CM_CAN_TypeDef *CANx, en_functional_state_t enNewState); + +en_flag_status_t CAN_TTC_GetStatus(const CM_CAN_TypeDef *CANx, uint8_t u8Flag); +void CAN_TTC_ClearStatus(CM_CAN_TypeDef *CANx, uint8_t u8Flag); +uint8_t CAN_TTC_GetStatusValue(const CM_CAN_TypeDef *CANx); + +void CAN_TTC_SetTriggerType(CM_CAN_TypeDef *CANx, uint16_t u16TriggerType); +void CAN_TTC_SetTxEnableWindow(CM_CAN_TypeDef *CANx, uint16_t u16TxEnableWindow); +void CAN_TTC_SetTxTriggerTime(CM_CAN_TypeDef *CANx, uint16_t u16TxTriggerTime); +void CAN_TTC_SetWatchTriggerTime(CM_CAN_TypeDef *CANx, uint16_t u16WatchTriggerTime); + +int32_t CAN_TTC_FillTxFrame(CM_CAN_TypeDef *CANx, uint8_t u8CANTTCTxBuf, const stc_can_tx_frame_t *pstcTx); + +int32_t CAN_TTC_GetConfig(const CM_CAN_TypeDef *CANx, stc_can_ttc_config_t *pstcCanTtc); + +/** + * @} + */ + +#endif /* LL_CAN_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_CAN_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_clk.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_clk.h new file mode 100644 index 00000000..4c0e85a0 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_clk.h @@ -0,0 +1,779 @@ +/** + ******************************************************************************* + * @file hc32_ll_clk.h + * @brief This file contains all the functions prototypes of the CLK driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_CLK_H__ +#define __HC32_LL_CLK_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_CLK + * @{ + */ + +#if (LL_CLK_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup CLK_Global_Types CLK Global Types + * @{ + */ +/** + * @brief CLK XTAL configuration structure definition + */ +typedef struct { + uint8_t u8State; /*!< The new state of the XTAL. + This parameter can be a value of @ref CLK_XTAL_Config */ + + uint8_t u8Drv; /*!< The XTAL drive ability. + This parameter can be a value of @ref CLK_XTAL_Config */ + + uint8_t u8Mode; /*!< The XTAL mode selection osc or exclk. + This parameter can be a value of @ref CLK_XTAL_Config */ + + uint8_t u8StableTime; /*!< The XTAL stable time selection. + This parameter can be a value of @ref CLK_XTAL_Config */ +} stc_clock_xtal_init_t; + +/** + * @brief CLK XTAL fault detect configuration structure definition + */ +typedef struct { + uint8_t u8State; /*!< Specifies the new state of XTALSTD. + This parameter can be a value of @ref CLK_XTALSTD_Config */ + + uint8_t u8Mode; /*!< Specifies the XTALSTD mode. + This parameter can be a value of @ref CLK_XTALSTD_Config */ + + uint8_t u8Int; /*!< Specifies the XTALSTD interrupt on or off. + This parameter can be a value of @ref CLK_XTALSTD_Config */ + + uint8_t u8Reset; /*!< Specifies the XTALSTD reset on or off. + This parameter can be a value of @ref CLK_XTALSTD_Config */ +} stc_clock_xtalstd_init_t; + +/** + * @brief CLK XTAL32 configuration structure definition + */ +typedef struct { + uint8_t u8State; /*!< Xtal32 new state, + @ref CLK_XTAL32_Config for details */ + + uint8_t u8Drv; /*!< Xtal32 drive capacity setting, + @ref CLK_XTAL32_Config for details */ + + uint8_t u8Filter; /*!< Xtal32 noise filter setting, + @ref CLK_XTAL32_Config for details */ +} stc_clock_xtal32_init_t; + +/** + * @brief CLK clock frequency configuration structure definition + */ +typedef struct { + union { + uint32_t SCFGR; /*!< clock frequency config register */ + struct { + uint32_t PCLK0S : 3; /*!< PCLK0 */ + uint32_t resvd0 : 1; /*!< reserved */ + uint32_t PCLK1S : 3; /*!< PCLK1 */ + uint32_t resvd1 : 1; /*!< reserved */ + uint32_t PCLK2S : 3; /*!< PCLK2 */ + uint32_t resvd2 : 1; /*!< reserved */ + uint32_t PCLK3S : 3; /*!< PCLK3 */ + uint32_t resvd3 : 1; /*!< reserved */ + uint32_t PCLK4S : 3; /*!< PCLK4 */ + uint32_t resvd4 : 1; /*!< reserved */ + uint32_t EXCKS : 3; /*!< EXCLK */ + uint32_t resvd5 : 1; /*!< reserved */ + uint32_t HCLKS : 3; /*!< HCLK */ + uint32_t resvd6 : 5; /*!< reserved */ + } SCFGR_f; + }; +} stc_clock_scale_t; + +/** + * @brief CLK PLL configuration structure definition + * @note PLL for MPLL while HC32F460,HC32F451,HC32F452 + * PLL for PLLH while HC32F4A0 + */ +typedef struct { + uint8_t u8PLLState; /*!< PLL new state, @ref CLK_PLL_Config for details */ + union { + uint32_t PLLCFGR; /*!< PLL config register */ + struct { + uint32_t PLLM : 2; /*!< PLL M divide */ + uint32_t resvd0 : 5; /*!< reserved */ + uint32_t PLLSRC : 1; /*!< PLL/PLLA source clock select */ + uint32_t PLLN : 8; /*! PLLH N multi- */ + uint32_t resvd1 : 4; /*! reserved */ + uint32_t PLLR : 4; /*!< PLL R divide */ + uint32_t PLLQ : 4; /*!< PLL Q divide */ + uint32_t PLLP : 4; /*!< PLL P divide */ + } PLLCFGR_f; + }; +} stc_clock_pll_init_t; + +/** + * @brief CLK PLLx configuration structure definition + * @note PLLx for UPLL while HC32F460,HC32F451,HC32F452 + * PLLx for PLLA while HC32F4A0 + */ +typedef struct { + uint8_t u8PLLState; /*!< PLLx new state, @ref CLK_PLLx_State for details */ + union { + uint32_t PLLCFGR; /*!< PLLx config register */ + struct { + uint32_t PLLM : 5; /*!< PLLx M divide */ + uint32_t resvd0 : 3; /*!< reserved */ + uint32_t PLLN : 9; /*!< PLLx N multi- */ + uint32_t resvd1 : 3; /*!< reserved */ + uint32_t PLLR : 4; /*!< PLLx R divide */ + uint32_t PLLQ : 4; /*!< PLLx Q divide */ + uint32_t PLLP : 4; /*!< PLLx P divide */ + } PLLCFGR_f; + }; +} stc_clock_pllx_init_t; + +/** + * @brief CLK bus frequency structure definition + */ +typedef struct { + uint32_t u32SysclkFreq; /*!< System clock frequency. */ + uint32_t u32HclkFreq; /*!< Hclk frequency. */ + + uint32_t u32Pclk1Freq; /*!< Pclk1 frequency. */ + uint32_t u32Pclk4Freq; /*!< Pclk4 frequency. */ + uint32_t u32Pclk3Freq; /*!< Pclk3 frequency. */ + uint32_t u32ExclkFreq; /*!< Exclk frequency. */ + uint32_t u32Pclk0Freq; /*!< Pclk0 frequency. */ + uint32_t u32Pclk2Freq; /*!< Pclk2 frequency. */ +} stc_clock_freq_t; + +/** + * @brief CLK PLL clock frequency structure definition + */ +typedef struct { + uint32_t u32PllVcin; /*!< PLL vcin clock frequency. */ + uint32_t u32PllVco; /*!< PLL vco clock frequency. */ + uint32_t u32PllP; /*!< PLLp clock frequency. */ + uint32_t u32PllQ; /*!< PLLq clock frequency. */ + uint32_t u32PllR; /*!< PLLr clock frequency. */ + uint32_t u32PllxVcin; /*!< pllx vcin clock frequency. */ + uint32_t u32PllxVco; /*!< pllx vco clock frequency. */ + uint32_t u32PllxP; /*!< pllxp clock frequency. */ + uint32_t u32PllxQ; /*!< pllxq clock frequency. */ + uint32_t u32PllxR; /*!< pllxr clock frequency. */ +} stc_pll_clock_freq_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CLK_Global_Macros CLK Global Macros + * @{ + */ +/** + * @defgroup CLK_PLLx_State CLK PLLx State + * @note PLLx for UPLL while HC32F460,HC32F451,HC32F452 + * PLLx for PLLA while HC32F4A0 + * @{ + */ +#define CLK_PLLX_OFF (0x01U) +#define CLK_PLLX_ON (0x00U) +/** + * @} + */ + +/** + * @defgroup CLK_PLL_Config PLL Config + * @{ + */ +/** + * @brief PLL function config. + */ +#define CLK_PLL_OFF (0x01U) +#define CLK_PLL_ON (0x00U) + +/** + * @brief PLL/A source clock selection. + */ +#define CLK_PLL_SRC_XTAL (0x00UL) +#define CLK_PLL_SRC_HRC (0x01UL) +/** + * @} + */ + +/** + * @defgroup CLK_XTAL_Config XTAL Config + * @{ + */ +/** + * @brief XTAL function config. + */ +#define CLK_XTAL_OFF (CMU_XTALCR_XTALSTP) +#define CLK_XTAL_ON (0x00U) + +/** + * @brief XTAL driver ability + * @note HC32F451/HC32F452 | | | + * @note HC32F4A0/HC32F460 | | | + * @note HC32F472 | HC32M423/HC32M424 | HC32M120/HC32F120/HC32F160 | + * High: [20~25] | [20~24] | [20] | + * Mid: [16~20) | [16~20) | [10~20) | + * Low: (8~16) | (8~16) | (4~10) | + * ULow: [4~8] | [4~8] | [4] | + */ +#define CLK_XTAL_DRV_HIGH (0x00U << CMU_XTALCFGR_XTALDRV_POS) +#define CLK_XTAL_DRV_MID (0x01U << CMU_XTALCFGR_XTALDRV_POS) +#define CLK_XTAL_DRV_LOW (0x02U << CMU_XTALCFGR_XTALDRV_POS) +#define CLK_XTAL_DRV_ULOW (0x03U << CMU_XTALCFGR_XTALDRV_POS) + +/** + * @brief XTAL mode selection osc or exclk + */ +#define CLK_XTAL_MD_OSC (0x00U) +#define CLK_XTAL_MD_EXCLK (CMU_XTALCFGR_XTALMS) + +/** + * @brief XTAL stable time selection. + * @note a cycle of stable counter = a cycle of LRC divide by 8 + */ +#define CLK_XTAL_STB_133US (0x01U) /*!< 35 stable count cycle, approx. 133us */ +#define CLK_XTAL_STB_255US (0x02U) /*!< 67 stable count cycle, approx. 255us */ +#define CLK_XTAL_STB_499US (0x03U) /*!< 131 stable count cycle, approx. 499us */ +#define CLK_XTAL_STB_988US (0x04U) /*!< 259 stable count cycle, approx. 988us */ +#define CLK_XTAL_STB_2MS (0x05U) /*!< 547 stable count cycle, approx. 2ms */ +#define CLK_XTAL_STB_4MS (0x06U) /*!< 1059 stable count cycle, approx. 4ms */ +#define CLK_XTAL_STB_8MS (0x07U) /*!< 2147 stable count cycle, approx. 8ms */ +#define CLK_XTAL_STB_16MS (0x08U) /*!< 4291 stable count cycle, approx. 16ms */ +#define CLK_XTAL_STB_31MS (0x09U) /*!< 8163 stable count cycle, approx. 32ms */ + +/** + * @} + */ + +/** + * @defgroup CLK_XTALSTD_Config XTALSTD Config + * @{ + */ + +/** + * @brief XTAL error detection on or off + */ +#define CLK_XTALSTD_OFF (0x00U) +#define CLK_XTALSTD_ON (CMU_XTALSTDCR_XTALSTDE) + +/** + * @brief XTALSTD mode selection + */ +#define CLK_XTALSTD_MD_RST (CMU_XTALSTDCR_XTALSTDRIS) +#define CLK_XTALSTD_MD_INT (0x00U) + +/** + * @brief XTALSTD reset on or off + */ +#define CLK_XTALSTD_RST_OFF (0x00U) +#define CLK_XTALSTD_RST_ON (CMU_XTALSTDCR_XTALSTDRE) + +/** + * @brief XTALSTD interrupt on or off + */ +#define CLK_XTALSTD_INT_OFF (0x00U) +#define CLK_XTALSTD_INT_ON (CMU_XTALSTDCR_XTALSTDIE) +/** + * @} + */ + +/** + * @defgroup CLK_XTAL32_Config XTAL32 Config + * @{ + */ +/** + * @brief XTAL32 function config. + */ +#define CLK_XTAL32_OFF (CMU_XTAL32CR_XTAL32STP) +#define CLK_XTAL32_ON (0x00U) + +/** + * @brief XTAL32 driver ability. + */ +#define CLK_XTAL32_DRV_MID (0x00U) +#define CLK_XTAL32_DRV_HIGH (0x01U) + +/** + * @brief XTAL32 filtering selection. + */ +#define CLK_XTAL32_FILTER_ALL_MD (0x00U) /*!< Valid in run,stop,power down mode. */ +#define CLK_XTAL32_FILTER_RUN_MD (0x01U) /*!< Valid in run mode. */ +#define CLK_XTAL32_FILTER_OFF (0x03U) /*!< Invalid in run,stop,power down mode. */ +/** + * @} + */ + +/** + * @defgroup CLK_HRC_Config HRC Config + * @{ + */ +#define CLK_HRC_OFF (CMU_HRCCR_HRCSTP) +#define CLK_HRC_ON (0x00U) +/** + * @} + */ + +/** + * @defgroup CLK_HrcFreq_Sel Hrc Freqency Selection + * @{ + */ + +/** + * @} + */ + +/** + * @defgroup CLK_STB_Flag CLK Stable Flags + * @{ + */ +#define CLK_STB_FLAG_HRC (CMU_OSCSTBSR_HRCSTBF) +#define CLK_STB_FLAG_XTAL (CMU_OSCSTBSR_XTALSTBF) +#define CLK_STB_FLAG_PLL (CMU_OSCSTBSR_PLLHSTBF) +#define CLK_STB_FLAG_PLLX (CMU_OSCSTBSR_PLLASTBF) +#define CLK_STB_FLAG_MASK (CMU_OSCSTBSR_HRCSTBF | CMU_OSCSTBSR_XTALSTBF | \ + CMU_OSCSTBSR_PLLASTBF | CMU_OSCSTBSR_PLLHSTBF) + +/** + * @} + */ + +/** + * @defgroup CLK_System_Clock_Source System Clock Source + * @{ + */ +#define CLK_SYSCLK_SRC_HRC (0x00U) +#define CLK_SYSCLK_SRC_MRC (0x01U) +#define CLK_SYSCLK_SRC_LRC (0x02U) +#define CLK_SYSCLK_SRC_XTAL (0x03U) +#define CLK_SYSCLK_SRC_XTAL32 (0x04U) +#define CLK_SYSCLK_SRC_PLL (0x05U) + +/** + * @} + */ + +/** + * @defgroup CLK_Bus_Clock_Sel Clock Bus Clock Category Selection + * @{ + */ +#define CLK_BUS_PCLK0 (CMU_SCFGR_PCLK0S) +#define CLK_BUS_PCLK1 (CMU_SCFGR_PCLK1S) +#define CLK_BUS_PCLK2 (CMU_SCFGR_PCLK2S) +#define CLK_BUS_PCLK3 (CMU_SCFGR_PCLK3S) +#define CLK_BUS_PCLK4 (CMU_SCFGR_PCLK4S) +#define CLK_BUS_EXCLK (CMU_SCFGR_EXCKS) +#define CLK_BUS_HCLK (CMU_SCFGR_HCLKS) +#define CLK_BUS_CLK_ALL (CLK_BUS_PCLK0 | CLK_BUS_PCLK1 | CLK_BUS_PCLK2 | CLK_BUS_PCLK3 | \ + CLK_BUS_PCLK4 | CLK_BUS_EXCLK | CLK_BUS_HCLK) + +/** + * @} + */ + +/** + * @defgroup CLK_Clock_Divider Clock Divider + * @{ + */ + +/** + * @defgroup CLK_System_Clock_Divider System Clock Divider + * @{ + */ +#define CLK_SYSCLK_DIV1 (0x00U) +#define CLK_SYSCLK_DIV2 (0x01U) +#define CLK_SYSCLK_DIV4 (0x02U) +#define CLK_SYSCLK_DIV8 (0x03U) +#define CLK_SYSCLK_DIV16 (0x04U) +#define CLK_SYSCLK_DIV32 (0x05U) +#define CLK_SYSCLK_DIV64 (0x06U) +/** + * @} + */ + +/** + * @defgroup CLK_HCLK_Divider CLK HCLK Divider + * @{ + */ +#define CLK_HCLK_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_HCLKS_POS) +#define CLK_HCLK_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_HCLKS_POS) +/** + * @} + */ + +/** + * @defgroup CLK_PCLK1_Divider CLK PCLK1 Divider + * @{ + */ +#define CLK_PCLK1_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_PCLK1S_POS) +#define CLK_PCLK1_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_PCLK1S_POS) +/** + * @} + */ + +/** + * @defgroup CLK_PCLK4_Divider CLK PCLK4 Divider + * @{ + */ +#define CLK_PCLK4_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_PCLK4S_POS) +#define CLK_PCLK4_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_PCLK4S_POS) +/** + * @} + */ + +/** + * @defgroup CLK_PCLK3_Divider CLK PCLK3 Divider + * @{ + */ +#define CLK_PCLK3_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_PCLK3S_POS) +#define CLK_PCLK3_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_PCLK3S_POS) +/** + * @} + */ + +/** + * @defgroup CLK_EXCLK_Divider CLK EXCLK Divider + * @{ + */ +#define CLK_EXCLK_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_EXCKS_POS) +#define CLK_EXCLK_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_EXCKS_POS) +/** + * @} + */ + +/** + * @defgroup CLK_PCLK2_Divider CLK PCLK2 Divider + * @{ + */ +#define CLK_PCLK2_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_PCLK2S_POS) +#define CLK_PCLK2_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_PCLK2S_POS) +/** + * @} + */ + +/** + * @defgroup CLK_PCLK0_Divider CLK PCLK0 Divider + * @{ + */ +#define CLK_PCLK0_DIV1 (CLK_SYSCLK_DIV1 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV2 (CLK_SYSCLK_DIV2 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV4 (CLK_SYSCLK_DIV4 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV8 (CLK_SYSCLK_DIV8 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV16 (CLK_SYSCLK_DIV16 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV32 (CLK_SYSCLK_DIV32 << CMU_SCFGR_PCLK0S_POS) +#define CLK_PCLK0_DIV64 (CLK_SYSCLK_DIV64 << CMU_SCFGR_PCLK0S_POS) +/** + * @} + */ +/** + * @} + */ + +/** + * @defgroup CLK_USBCLK_Sel CLK USB Clock Selection + * @{ + */ +#define CLK_USBCLK_SYSCLK_DIV2 (0x01U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV3 (0x02U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV4 (0x03U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV5 (0x04U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV6 (0x05U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV7 (0x06U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_SYSCLK_DIV8 (0x07U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_PLLQ (0x08U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_PLLR (0x09U << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_PLLXP (0x0AU << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_PLLXQ (0x0BU << CMU_USBCKCFGR_USBCKS_POS) +#define CLK_USBCLK_PLLXR (0x0CU << CMU_USBCKCFGR_USBCKS_POS) +/** + * @} + */ + +/** + * @defgroup CLK_CANCLK_Sel CLK CAN Clock Selection + * @{ + */ +#define CLK_CANCLK_SYSCLK_DIV2 (0x01U) +#define CLK_CANCLK_SYSCLK_DIV3 (0x02U) +#define CLK_CANCLK_SYSCLK_DIV4 (0x03U) +#define CLK_CANCLK_SYSCLK_DIV5 (0x04U) +#define CLK_CANCLK_SYSCLK_DIV6 (0x05U) +#define CLK_CANCLK_SYSCLK_DIV7 (0x06U) +#define CLK_CANCLK_SYSCLK_DIV8 (0x07U) +#define CLK_CANCLK_PLLQ (0x08U) +#define CLK_CANCLK_PLLR (0x09U) +#define CLK_CANCLK_PLLXP (0x0AU) +#define CLK_CANCLK_PLLXQ (0x0BU) +#define CLK_CANCLK_PLLXR (0x0CU) +#define CLK_CANCLK_XTAL (0x0DU) +/** + * @} + */ + +/** + * @defgroup CLK_CAN_Sel CLK CAN Channel Selection + * @{ + */ +#define CLK_CAN1 (0x01U) +#define CLK_CAN2 (0x02U) +/** + * @} + */ + +/** + * @defgroup CLK_PERIPH_Sel CLK Peripheral Clock Selection + * @note ADC,I2S,DAC,TRANG + * @{ + */ +#define CLK_PERIPHCLK_PCLK (0x0000U) /* PCLK2 is used for ADC clock, \ + PCLK1 is used for I2S clock, \ + PCLK4 is used for DAC/TRANG clock */ +#define CLK_PERIPHCLK_PLLQ (0x0008U) +#define CLK_PERIPHCLK_PLLR (0x0009U) +#define CLK_PERIPHCLK_PLLXP (0x000AU) +#define CLK_PERIPHCLK_PLLXQ (0x000BU) +#define CLK_PERIPHCLK_PLLXR (0x000CU) + +/** + * @} + */ + +/** + * @defgroup CLK_I2S_Sel CLK I2S Channel Selection + * @{ + */ +#define CLK_I2S1 (0x00U) +#define CLK_I2S2 (0x01U) +#define CLK_I2S3 (0x02U) +#define CLK_I2S4 (0x03U) +/** + * @} + */ + +/** + * @defgroup CLK_TPIU_Divider TPIU clock divider + * @{ + */ +#define CLK_TPIUCLK_DIV1 (0x00U) +#define CLK_TPIUCLK_DIV2 (0x01U) +#define CLK_TPIUCLK_DIV4 (0x02U) +/** + * @} + */ + +/** + * @defgroup CLK_MCO_Channel_Sel CLK MCO Channel Select + * @{ + */ +#define CLK_MCO1 (0x00U) +#define CLK_MCO2 (0x01U) +/** + * @} + */ + +/** + * @defgroup CLK_MCO_Clock_Source CLK MCO Clock Source + * @{ + */ +#define CLK_MCO_SRC_HRC (0x00U) +#define CLK_MCO_SRC_MRC (0x01U) +#define CLK_MCO_SRC_LRC (0x02U) +#define CLK_MCO_SRC_XTAL (0x03U) +#define CLK_MCO_SRC_XTAL32 (0x04U) +#define CLK_MCO_SRC_PLLP (0x06U) +#define CLK_MCO_SRC_PLLXP (0x07U) +#define CLK_MCO_SRC_PLLQ (0x08U) +#define CLK_MCO_SRC_PLLXQ (0x09U) +#define CLK_MCO_SRC_PLLXR (0x0AU) +#define CLK_MCO_SRC_HCLK (0x0BU) + +/** + * @} + */ + +/** + * @defgroup CLK_MCO_Clock_Prescaler CLK MCO Clock Prescaler + * @{ + */ +#define CLK_MCO_DIV1 (0x00U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV2 (0x01U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV4 (0x02U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV8 (0x03U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV16 (0x04U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV32 (0x05U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV64 (0x06U << CMU_MCOCFGR_MCODIV_POS) +#define CLK_MCO_DIV128 (0x07U << CMU_MCOCFGR_MCODIV_POS) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup CLK_Global_Functions + * @{ + */ + +int32_t CLK_HrcCmd(en_functional_state_t enNewState); + +int32_t CLK_MrcCmd(en_functional_state_t enNewState); + +int32_t CLK_LrcCmd(en_functional_state_t enNewState); + +void CLK_HrcTrim(int8_t i8TrimVal); +void CLK_MrcTrim(int8_t i8TrimVal); +void CLK_LrcTrim(int8_t i8TrimVal); +void CLK_RtcLrcTrim(int8_t i8TrimVal); + +int32_t CLK_XtalStructInit(stc_clock_xtal_init_t *pstcXtalInit); +int32_t CLK_XtalInit(const stc_clock_xtal_init_t *pstcXtalInit); +int32_t CLK_XtalCmd(en_functional_state_t enNewState); + +int32_t CLK_XtalStdStructInit(stc_clock_xtalstd_init_t *pstcXtalStdInit); +int32_t CLK_XtalStdInit(const stc_clock_xtalstd_init_t *pstcXtalStdInit); +void CLK_ClearXtalStdStatus(void); +en_flag_status_t CLK_GetXtalStdStatus(void); + +int32_t CLK_Xtal32StructInit(stc_clock_xtal32_init_t *pstcXtal32Init); +int32_t CLK_Xtal32Init(const stc_clock_xtal32_init_t *pstcXtal32Init); +int32_t CLK_Xtal32Cmd(en_functional_state_t enNewState); + +void CLK_Xtal32InputCmd(en_functional_state_t enNewState); + +void CLK_SetPLLSrc(uint32_t u32PllSrc); +int32_t CLK_PLLStructInit(stc_clock_pll_init_t *pstcPLLInit); +int32_t CLK_PLLInit(const stc_clock_pll_init_t *pstcPLLInit); +int32_t CLK_PLLCmd(en_functional_state_t enNewState); +int32_t CLK_GetPLLClockFreq(stc_pll_clock_freq_t *pstcPllClkFreq); + +int32_t CLK_PLLxStructInit(stc_clock_pllx_init_t *pstcPLLxInit); +int32_t CLK_PLLxInit(const stc_clock_pllx_init_t *pstcPLLxInit); +int32_t CLK_PLLxCmd(en_functional_state_t enNewState); + +void CLK_MCOConfig(uint8_t u8Ch, uint8_t u8Src, uint8_t u8Div); +void CLK_MCOCmd(uint8_t u8Ch, en_functional_state_t enNewState); + +en_flag_status_t CLK_GetStableStatus(uint8_t u8Flag); + +void CLK_SetSysClockSrc(uint8_t u8Src); +void CLK_SetClockDiv(uint32_t u32Clock, uint32_t u32Div); +int32_t CLK_GetClockFreq(stc_clock_freq_t *pstcClockFreq); +uint32_t CLK_GetBusClockFreq(uint32_t u32Clock); + +void CLK_SetPeriClockSrc(uint16_t u16Src); + +void CLK_SetUSBClockSrc(uint8_t u8Src); +void CLK_SetI2SClockSrc(uint8_t u8Unit, uint8_t u8Src); + +void CLK_SetCANClockSrc(uint8_t u8Unit, uint8_t u8Src); + +void CLK_TpiuClockCmd(en_functional_state_t enNewState); +void CLK_SetTpiuClockDiv(uint8_t u8Div); + +/** + * @} + */ + +#endif /* LL_CLK_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_CLK_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_cmp.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_cmp.h new file mode 100644 index 00000000..db15b7e0 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_cmp.h @@ -0,0 +1,435 @@ +/** + ******************************************************************************* + * @file hc32_ll_cmp.h + * @brief Head file for CMP module. + * + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_CMP_H__ +#define __HC32_LL_CMP_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_CMP + * @{ + */ + +#if (LL_CMP_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup CMP_Global_Types CMP Global Types + * @{ + */ + +/** + * @brief CMP normal mode configuration structure + */ +typedef struct { + uint16_t u16PositiveInput; /*!< Positive(compare voltage) input @ref CMP_Positive_Input_Select */ + uint16_t u16NegativeInput; /*!< Negative(Reference voltage) input @ref CMP_Negative_Input_Select */ + uint16_t u16OutPolarity; /*!< Output polarity select, @ref CMP_Out_Polarity_Select */ + uint16_t u16OutDetectEdge; /*!< Output detect edge, @ref CMP_Out_Detect_Edge_Select */ + uint16_t u16OutFilter; /*!< Output Filter, @ref CMP_Out_Filter */ +} stc_cmp_init_t; + +/** + * @brief CMP window mode configuration structure + */ +typedef struct { + uint8_t u8WinVolLow; /*!< CMP reference low voltage for window mode @ref CMP_Window_Low_Select */ + uint8_t u8WinVolHigh; /*!< CMP reference high voltage for window mode @ref CMP_Window_High_Select */ + uint16_t u16OutPolarity; /*!< Output polarity select, @ref CMP_Out_Polarity_Select */ + uint16_t u16OutDetectEdge; /*!< Output detect edge, @ref CMP_Out_Detect_Edge_Select */ + uint16_t u16OutFilter; /*!< Output Filter, @ref CMP_Out_Filter */ +} stc_cmp_window_init_t; + +/** + * @brief CMP blank window function configuration structure + */ +typedef struct { + uint16_t u16Src; /*!< blank window source select, + can be any combination of @ref CMP_BlankWindow_Src */ + uint8_t u8ValidLevel; /*!< Blank window valid level @ref CMP_BlankWindow_Valid_Level */ + uint8_t u8OutLevel; /*!< CMP output level when blank window valid @ref CMP_BlankWindow_output_Level */ +} stc_cmp_blankwindow_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup CMP_Global_Macros CMP Global Macros + * @{ + */ + +#define VISR_OFFSET (8U) + +/** + * @defgroup CMP_Window_Mode_Unit CMP Window Mode Unit + * @{ + */ +#define CMP_WIN_CMP12 (0x01U) +#define CMP_WIN_CMP34 (0x02U) + +/** + * @} + */ + +/** + * @defgroup CMP_Positive_Input_Select CMP Positive(Compare) Voltage Input + * @{ + */ +#define CMP_POSITIVE_NONE (0x0U) + +/* Select positive input for CMP1 */ +#define CMP1_POSITIVE_PGA1_BP (CMP_PMSR_CVSL_0) /*!< Select PGA1_BP */ +#define CMP1_POSITIVE_PGA1 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_0 << VISR_OFFSET)) /*!< Select PGA1 */ +#define CMP1_POSITIVE_PGA2 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_1 << VISR_OFFSET)) /*!< Select PGA2 */ +#define CMP1_POSITIVE_CMP1_INP2 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_2 << VISR_OFFSET)) /*!< Select CMP1_INP2 */ +#define CMP1_POSITIVE_CMP1_INP3 ((CMP_PMSR_CVSL_2) | (CMP_VISR_P3SL_0 << VISR_OFFSET)) /*!< Select CMP1_INP3 */ +#define CMP1_POSITIVE_CMP2_INP3 ((CMP_PMSR_CVSL_2) | (CMP_VISR_P3SL_1 << VISR_OFFSET)) /*!< Select CMP2_INP3 */ +#define CMP1_POSITIVE_CMP1_INP4 (CMP_PMSR_CVSL_3) /*!< Select CMP1_INP4 */ +/* Select positive input for CMP2 */ +#define CMP2_POSITIVE_PGA2_BP (CMP_PMSR_CVSL_0) /*!< Select PGA2_BP */ +#define CMP2_POSITIVE_PGA2 (CMP_PMSR_CVSL_1) /*!< Select PGA2 */ +#define CMP2_POSITIVE_CMP2_INP3 (CMP_PMSR_CVSL_2) /*!< Select CMP2_INP3 */ +#define CMP2_POSITIVE_CMP2_INP4 (CMP_PMSR_CVSL_3) /*!< Select CMP2_INP4 */ +/* Select positive input for CMP3 */ +#define CMP3_POSITIVE_PGA3_BP (CMP_PMSR_CVSL_0) /*!< Select PGA3_BP */ +#define CMP3_POSITIVE_PGA3 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_0 << VISR_OFFSET)) /*!< Select PGA3 */ +#define CMP3_POSITIVE_PGA4 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_1 << VISR_OFFSET)) /*!< Select PGA4_BP */ +#define CMP3_POSITIVE_CMP3_INP2 ((CMP_PMSR_CVSL_1) | (CMP_VISR_P2SL_2 << VISR_OFFSET)) /*!< Select CMP3_INP2 */ +#define CMP3_POSITIVE_CMP3_INP3 ((CMP_PMSR_CVSL_2) | (CMP_VISR_P2SL_0 << VISR_OFFSET)) /*!< Select CMP3_INP3 */ +#define CMP3_POSITIVE_CMP4_INP3 ((CMP_PMSR_CVSL_2) | (CMP_VISR_P2SL_1 << VISR_OFFSET)) /*!< Select CMP4_INP3 */ +#define CMP3_POSITIVE_CMP3_INP4 (CMP_PMSR_CVSL_3) /*!< Select CMP3_INP4 */ +/* Select positive input for CMP4 */ +#define CMP4_POSITIVE_PGA4_BP (CMP_PMSR_CVSL_0) /*!< Select PGA4_BP */ +#define CMP4_POSITIVE_PGA4 (CMP_PMSR_CVSL_1) /*!< Select PGA4 */ +#define CMP4_POSITIVE_CMP4_INP3 (CMP_PMSR_CVSL_2) /*!< Select CMP4_INP3 */ +#define CMP4_POSITIVE_CMP4_INP4 (CMP_PMSR_CVSL_3) /*!< Select CMP4_INP4 */ + +/** + * @} + */ + +/** + * @defgroup CMP_Negative_Input_Select CMP Negative(Reference) Voltage Input + * @{ + */ +#define CMP_NEGATIVE_NONE (0x0U) + +/* Select negative input for CMP1 */ +#define CMP1_NEGATIVE_DAC1_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC1_OUT1 */ +#define CMP1_NEGATIVE_DAC1_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC1_OUT2 */ +#define CMP1_NEGATIVE_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP1_NEGATIVE_CMP1_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP1_INM4 */ +/* Select negative input for CMP2 */ +#define CMP2_NEGATIVE_DAC1_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC1_OUT1 */ +#define CMP2_NEGATIVE_DAC1_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC1_OUT2 */ +#define CMP2_NEGATIVE_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP2_NEGATIVE_CMP2_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP2_INM4 */ +/* Select negative input for CMP3 */ +#define CMP3_NEGATIVE_DAC2_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC2_OUT1 */ +#define CMP3_NEGATIVE_DAC2_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC2_OUT2 */ +#define CMP3_NEGATIVE_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP3_NEGATIVE_CMP3_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP3_INM4 */ +/* Select negative input for CMP4 */ +#define CMP4_NEGATIVE_DAC2_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC2_OUT1 */ +#define CMP4_NEGATIVE_DAC2_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC2_OUT2 */ +#define CMP4_NEGATIVE_CMP4_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP4_INM3 */ +#define CMP4_NEGATIVE_CMP4_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP4_INM4 */ + +/** + * @} + */ + +/** + * @defgroup CMP_Window_Low_Select CMP Window Mode Window Low Voltage + * @{ + */ +#define CMP_WIN_LOW_NONE (0x0U) +/* Select input for window mode CMP_WIN_CMP12 */ +#define CMP12_WIN_LOW_DAC1_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC1_OUT1 */ +#define CMP12_WIN_LOW_DAC1_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC1_OUT2 */ +#define CMP12_WIN_LOW_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP12_WIN_LOW_CMP1_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP1_INM4 */ +/* Select input for window mode CMP_WIN_CMP34 */ +#define CMP34_WIN_LOW_DAC2_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC2_OUT1 */ +#define CMP34_WIN_LOW_DAC2_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC2_OUT2 */ +#define CMP34_WIN_LOW_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP34_WIN_LOW_CMP3_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP3_INM4 */ + +/** + * @} + */ + +/** + * @defgroup CMP_Window_High_Select CMP Window Mode Window High Voltage + * @{ + */ +#define CMP_WIN_HIGH_NONE (0x0U) +/* Select input for window mode CMP_WIN_CMP12 */ +#define CMP12_WIN_HIGH_DAC1_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC1_OUT1 */ +#define CMP12_WIN_HIGH_DAC1_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC1_OUT2 */ +#define CMP12_WIN_HIGH_CMP123_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP123_INM3 */ +#define CMP12_WIN_HIGH_CMP2_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP2_INM4 */ +/* Select input for window mode CMP_WIN_CMP34 */ +#define CMP34_WIN_HIGH_DAC2_OUT1 (CMP_PMSR_RVSL_0) /*!< DAC voltage DAC2_OUT1 */ +#define CMP34_WIN_HIGH_DAC2_OUT2 (CMP_PMSR_RVSL_1) /*!< DAC voltage DAC2_OUT2 */ +#define CMP34_WIN_HIGH_CMP4_INM3 (CMP_PMSR_RVSL_2) /*!< Pin CMP4_INM3 */ +#define CMP34_WIN_HIGH_CMP4_INM4 (CMP_PMSR_RVSL_3) /*!< Pin CMP4_INM4 */ + +/** + * @} + */ + +/** + * @defgroup CMP_Out_Polarity_Select CMP Output Polarity + * @{ + */ +#define CMP_OUT_INVT_OFF (0x0U) /*!< CMP output don't reverse */ +#define CMP_OUT_INVT_ON (CMP_OCR_COPS) /*!< CMP output level reverse */ +/** + * @} + */ + +/** + * @defgroup CMP_Out_Detect_Edge_Select CMP Output Detect Edge + * @{ + */ +#define CMP_DETECT_EDGS_NONE (0U) /*!< Do not detect edge */ + +#define CMP_DETECT_EDGS_RISING (1U << CMP_FIR_EDGS_POS) /*!< Detect rising edge */ +#define CMP_DETECT_EDGS_FALLING (2U << CMP_FIR_EDGS_POS) /*!< Detect falling edge */ +#define CMP_DETECT_EDGS_BOTH (3U << CMP_FIR_EDGS_POS) /*!< Detect rising and falling edges */ + +/** + * @} + */ + +/** + * @defgroup CMP_Out_Filter CMP Output Filter Configuration + * @{ + */ +#define CMP_OUT_FILTER_NONE (0U) /*!< Do not filter */ + +#define CMP_OUT_FILTER_CLK (1U << CMP_FIR_FCKS_POS) +#define CMP_OUT_FILTER_CLK_DIV8 (2U << CMP_FIR_FCKS_POS) +#define CMP_OUT_FILTER_CLK_DIV32 (3U << CMP_FIR_FCKS_POS) + +/** + * @} + */ + +/** + * @defgroup CMP_BlankWindow_Src CMP Output blank window Function Control Signal + * @{ + */ +/* CMP1 blank window signal */ +#define CMP1_BLANKWIN_TMRA_1_PWM1 (CMP_TWSR_CTWS0) /*!< Select TMRA_1_PWM1 for CMP1 */ +#define CMP1_BLANKWIN_TMRA_1_PWM2 (CMP_TWSR_CTWS1) /*!< Select TMRA_1_PWM2 for CMP1 */ +#define CMP1_BLANKWIN_TMRA_1_PWM3 (CMP_TWSR_CTWS2) /*!< Select TMRA_1_PWM3 for CMP1 */ +#define CMP1_BLANKWIN_TMRA_2_PWM1 (CMP_TWSR_CTWS3) /*!< Select TMRA_2_PWM1 for CMP1 */ +#define CMP1_BLANKWIN_TMRA_2_PWM2 (CMP_TWSR_CTWS4) /*!< Select TMRA_2_PWM2 for CMP1 */ +#define CMP1_BLANKWIN_TMRA_2_PWM3 (CMP_TWSR_CTWS5) /*!< Select TMRA_2_PWM3 for CMP1 */ +#define CMP1_BLANKWIN_TMR6_1_PWMA (CMP_TWSR_CTWS6) /*!< Select TMR6_1_PWMA for CMP1 */ +#define CMP1_BLANKWIN_TMR6_2_PWMA (CMP_TWSR_CTWS7) /*!< Select TMR6_2_PWMA for CMP1 */ +#define CMP1_BLANKWIN_TMR6_3_PWMA (CMP_TWSR_CTWS8) /*!< Select TMR6_3_PWMA for CMP1 */ +#define CMP1_BLANKWIN_TMR6_4_PWMA (CMP_TWSR_CTWS9) /*!< Select TMR6_4_PWMA for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OUH (CMP_TWSR_CTWS10) /*!< Select TMR4_1_OUH for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OUL (CMP_TWSR_CTWS11) /*!< Select TMR4_1_OUL for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OVH (CMP_TWSR_CTWS12) /*!< Select TMR4_1_OVH for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OVL (CMP_TWSR_CTWS13) /*!< Select TMR4_1_OVL for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OWH (CMP_TWSR_CTWS14) /*!< Select TMR4_1_OWH for CMP1 */ +#define CMP1_BLANKWIN_TMR4_1_OWL (CMP_TWSR_CTWS15) /*!< Select TMR4_1_OWL for CMP1 */ +/* CMP2 blank window signal */ +#define CMP2_BLANKWIN_TMRA_3_PWM1 (CMP_TWSR_CTWS0) /*!< Select TMRA_3_PWM1 for CMP2 */ +#define CMP2_BLANKWIN_TMRA_3_PWM2 (CMP_TWSR_CTWS1) /*!< Select TMRA_3_PWM2 for CMP2 */ +#define CMP2_BLANKWIN_TMRA_3_PWM3 (CMP_TWSR_CTWS2) /*!< Select TMRA_3_PWM3 for CMP2 */ +#define CMP2_BLANKWIN_TMRA_4_PWM1 (CMP_TWSR_CTWS3) /*!< Select TMRA_4_PWM1 for CMP2 */ +#define CMP2_BLANKWIN_TMRA_4_PWM2 (CMP_TWSR_CTWS4) /*!< Select TMRA_4_PWM2 for CMP2 */ +#define CMP2_BLANKWIN_TMRA_4_PWM3 (CMP_TWSR_CTWS5) /*!< Select TMRA_4_PWM3 for CMP2 */ +#define CMP2_BLANKWIN_TMR6_5_PWMA (CMP_TWSR_CTWS6) /*!< Select TMR6_5_PWMA for CMP2 */ +#define CMP2_BLANKWIN_TMR6_6_PWMA (CMP_TWSR_CTWS7) /*!< Select TMR6_6_PWMA for CMP2 */ +#define CMP2_BLANKWIN_TMR6_7_PWMA (CMP_TWSR_CTWS8) /*!< Select TMR6_7_PWMA for CMP2 */ +#define CMP2_BLANKWIN_TMR6_8_PWMA (CMP_TWSR_CTWS9) /*!< Select TMR6_8_PWMA for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OUH (CMP_TWSR_CTWS10) /*!< Select TMR4_2_OUH for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OUL (CMP_TWSR_CTWS11) /*!< Select TMR4_2_OUL for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OVH (CMP_TWSR_CTWS12) /*!< Select TMR4_2_OVH for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OVL (CMP_TWSR_CTWS13) /*!< Select TMR4_2_OVL for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OWH (CMP_TWSR_CTWS14) /*!< Select TMR4_2_OWH for CMP2 */ +#define CMP2_BLANKWIN_TMR4_2_OWL (CMP_TWSR_CTWS15) /*!< Select TMR4_2_OWL for CMP2 */ +/* CMP3 blank window signal */ +#define CMP3_BLANKWIN_TMRA_1_PWM1 (CMP_TWSR_CTWS0) /*!< Select TMRA_1_PWM1 for CMP3 */ +#define CMP3_BLANKWIN_TMRA_1_PWM2 (CMP_TWSR_CTWS1) /*!< Select TMRA_1_PWM2 for CMP3 */ +#define CMP3_BLANKWIN_TMRA_1_PWM3 (CMP_TWSR_CTWS2) /*!< Select TMRA_1_PWM3 for CMP3 */ +#define CMP3_BLANKWIN_TMRA_3_PWM1 (CMP_TWSR_CTWS3) /*!< Select TMRA_3_PWM1 for CMP3 */ +#define CMP3_BLANKWIN_TMRA_3_PWM2 (CMP_TWSR_CTWS4) /*!< Select TMRA_3_PWM2 for CMP3 */ +#define CMP3_BLANKWIN_TMRA_3_PWM3 (CMP_TWSR_CTWS5) /*!< Select TMRA_3_PWM3 for CMP3 */ +#define CMP3_BLANKWIN_TMR6_1_PWMB (CMP_TWSR_CTWS6) /*!< Select TMR6_1_PWMB for CMP3 */ +#define CMP3_BLANKWIN_TMR6_2_PWMB (CMP_TWSR_CTWS7) /*!< Select TMR6_2_PWMB for CMP3 */ +#define CMP3_BLANKWIN_TMR6_3_PWMB (CMP_TWSR_CTWS8) /*!< Select TMR6_3_PWMB for CMP3 */ +#define CMP3_BLANKWIN_TMR6_4_PWMB (CMP_TWSR_CTWS9) /*!< Select TMR6_4_PWMB for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OUH (CMP_TWSR_CTWS10) /*!< Select TMR4_3_OUH for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OUL (CMP_TWSR_CTWS11) /*!< Select TMR4_3_OUL for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OVH (CMP_TWSR_CTWS12) /*!< Select TMR4_3_OVH for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OVL (CMP_TWSR_CTWS13) /*!< Select TMR4_3_OVL for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OWH (CMP_TWSR_CTWS14) /*!< Select TMR4_3_OWH for CMP3 */ +#define CMP3_BLANKWIN_TMR4_3_OWL (CMP_TWSR_CTWS15) /*!< Select TMR4_3_OWL for CMP3 */ +/* CMP4 blank window signal */ +#define CMP4_BLANKWIN_TMRA_2_PWM1 (CMP_TWSR_CTWS0) /*!< Select TMRA_2_PWM1 for CMP4 */ +#define CMP4_BLANKWIN_TMRA_2_PWM2 (CMP_TWSR_CTWS1) /*!< Select TMRA_2_PWM2 for CMP4 */ +#define CMP4_BLANKWIN_TMRA_2_PWM3 (CMP_TWSR_CTWS2) /*!< Select TMRA_2_PWM3 for CMP3 */ +#define CMP4_BLANKWIN_TMRA_4_PWM1 (CMP_TWSR_CTWS3) /*!< Select TMRA_4_PWM1 for CMP4 */ +#define CMP4_BLANKWIN_TMRA_4_PWM2 (CMP_TWSR_CTWS4) /*!< Select TMRA_4_PWM2 for CMP4 */ +#define CMP4_BLANKWIN_TMRA_4_PWM3 (CMP_TWSR_CTWS5) /*!< Select TMRA_4_PWM3 for CMP4 */ +#define CMP4_BLANKWIN_TMR6_5_PWMB (CMP_TWSR_CTWS6) /*!< Select TMR6_5_PWMB for CMP4 */ +#define CMP4_BLANKWIN_TMR6_6_PWMB (CMP_TWSR_CTWS7) /*!< Select TMR6_6_PWMB for CMP4 */ +#define CMP4_BLANKWIN_TMR6_7_PWMB (CMP_TWSR_CTWS8) /*!< Select TMR6_7_PWMB for CMP4 */ +#define CMP4_BLANKWIN_TMR6_8_PWMB (CMP_TWSR_CTWS9) /*!< Select TMR6_8_PWMB for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OUH (CMP_TWSR_CTWS10) /*!< Select TMR4_4_OUH for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OUL (CMP_TWSR_CTWS11) /*!< Select TMR4_4_OUL for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OVH (CMP_TWSR_CTWS12) /*!< Select TMR4_4_OVH for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OVL (CMP_TWSR_CTWS13) /*!< Select TMR4_4_OVL for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OWH (CMP_TWSR_CTWS14) /*!< Select TMR4_4_OWH for CMP4 */ +#define CMP4_BLANKWIN_TMR4_3_OWL (CMP_TWSR_CTWS15) /*!< Select TMR4_4_OWL for CMP4 */ + +/** + * @} + */ + +/** + * @defgroup CMP_BlankWindow_Valid_Level CMP Blank Window Valid Level + * @{ + */ +#define CMP_BLANKWIN_VALID_LVL_LOW (0U) /*!< Blank window valid level is low */ +#define CMP_BLANKWIN_VALID_LVL_HIGH (1U) /*!< Blank window valid level is high */ +/** + * @} + */ + +/** + * @defgroup CMP_BlankWindow_output_Level CMP Output Level When Blank Windows Valid + * @{ + */ +#define CMP_BLANKWIN_OUTPUT_LVL_LOW (0U) /*!< Output low when blank windows valid */ +#define CMP_BLANKWIN_OUTPUT_LVL_HIGH (CMP_OCR_TWOL) /*!< Output high when blank windows valid */ +/** + * @} + */ + +/** + * @defgroup CMP_8BitDAC_Adc_Ref_Switch CMP 8 bit DAC ADC Reference Voltage Switch + * @{ + */ +/** + * @} + */ + +/** + * @defgroup CMP_8Bit_Dac_Ch CMP 8 bit DAC Channel + * @{ + */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup CMP_Global_Functions + * @{ + */ + +int32_t CMP_StructInit(stc_cmp_init_t *pstcCmpInit); +int32_t CMP_NormalModeInit(CM_CMP_TypeDef *CMPx, const stc_cmp_init_t *pstcCmpInit); +void CMP_DeInit(CM_CMP_TypeDef *CMPx); + +void CMP_FuncCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState); +void CMP_IntCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState); +void CMP_CompareOutCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState); +void CMP_PinVcoutCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState); +en_flag_status_t CMP_GetStatus(const CM_CMP_TypeDef *CMPx); +void CMP_SetOutDetectEdge(CM_CMP_TypeDef *CMPx, uint8_t u8CmpEdges); +void CMP_SetOutFilter(CM_CMP_TypeDef *CMPx, uint8_t u8CmpFilter); +void CMP_SetOutPolarity(CM_CMP_TypeDef *CMPx, uint16_t u16CmpPolarity); +void CMP_SetPositiveInput(CM_CMP_TypeDef *CMPx, uint16_t u16PositiveInput); +void CMP_SetNegativeInput(CM_CMP_TypeDef *CMPx, uint16_t u16NegativeInput); + +int32_t CMP_WindowModeInit(uint8_t u8WinCMPx, const stc_cmp_window_init_t *pstcCmpWindowInit); +int32_t CMP_WindowStructInit(stc_cmp_window_init_t *pstcCmpWindowInit); + +void CMP_BlankWindowSrcDisable(CM_CMP_TypeDef *CMPx, uint16_t u16BlankWindowSrc); +int32_t CMP_BlankWindowConfig(CM_CMP_TypeDef *CMPx, const stc_cmp_blankwindow_t *pstcBlankWindowInit); +void CMP_BlankWindowCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_CMP_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_CMP_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_crc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_crc.h new file mode 100644 index 00000000..1f45fc81 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_crc.h @@ -0,0 +1,161 @@ +/** + ******************************************************************************* + * @file hc32_ll_crc.h + * @brief This file contains all the functions prototypes of the CRC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_CRC_H__ +#define __HC32_LL_CRC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_CRC + * @{ + */ + +#if (LL_CRC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup CRC_Global_Types CRC Global Types + * @{ + */ + +/** + * @brief CRC initialization structure definition + */ +typedef struct { + uint32_t u32Protocol; /*!< Specifies CRC Protocol. + This parameter can be a value of @ref CRC_Protocol_Control_Bit */ + uint32_t u32InitValue; /*!< Specifies initial CRC value and value upper 16 bit is ignored when using CRC16. + This parameter can be a value of @ref CRC_Initial_Value */ +} stc_crc_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CRC_Global_Macros CRC Global Macros + * @{ + */ + +/** + * @defgroup CRC_Protocol_Control_Bit CRC Protocol Control Bit + * @note: - CRC16 polynomial is X^16 + X^12 + X^5 + 1 + * - CRC32 polynomial is X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + \ + * X^10 + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 + * @{ + */ +#define CRC_CRC16 (0x0UL) +#define CRC_CRC32 (CRC_CR_CR) +/** + * @} + */ + +/** + * @defgroup CRC_Initial_Value CRC Initial Value + * @{ + */ +#define CRC16_INIT_VALUE (0xFFFFUL) +#define CRC32_INIT_VALUE (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup CRC_Global_Functions + * @{ + */ +int32_t CRC_StructInit(stc_crc_init_t *pstcCrcInit); +int32_t CRC_Init(const stc_crc_init_t *pstcCrcInit); +void CRC_DeInit(void); + +en_flag_status_t CRC_GetResultStatus(void); + +uint32_t CRC_AccumulateData8(const uint8_t au8Data[], uint32_t u32Len); +uint32_t CRC_AccumulateData16(const uint16_t au16Data[], uint32_t u32Len); +uint32_t CRC_AccumulateData32(const uint32_t au32Data[], uint32_t u32Len); + +uint32_t CRC_CalculateData8(uint32_t u32InitValue, const uint8_t au8Data[], uint32_t u32Len); +uint32_t CRC_CalculateData16(uint32_t u32InitValue, const uint16_t au16Data[], uint32_t u32Len); +uint32_t CRC_CalculateData32(uint32_t u32InitValue, const uint32_t au32Data[], uint32_t u32Len); + +en_flag_status_t CRC_CheckData8(uint32_t u32InitValue, const uint8_t au8Data[], + uint32_t u32Len, uint32_t u32ExpectValue); +en_flag_status_t CRC_CheckData16(uint32_t u32InitValue, const uint16_t au16Data[], + uint32_t u32Len, uint32_t u32ExpectValue); +en_flag_status_t CRC_CheckData32(uint32_t u32InitValue, const uint32_t au32Data[], + uint32_t u32Len, uint32_t u32ExpectValue); + +/** + * @} + */ + +#endif /* LL_CRC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_CRC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ctc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ctc.h new file mode 100644 index 00000000..80a69be3 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ctc.h @@ -0,0 +1,198 @@ +/** + ******************************************************************************* + * @file hc32_ll_ctc.h + * @brief This file contains all the functions prototypes of the Clock Trimming + * Controller(CTC) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_CTC_H__ +#define __HC32_LL_CTC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_CTC + * @{ + */ + +#if (LL_CTC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup CTC_Global_Types CTC Global Types + * @{ + */ + +/** + * @brief CTC continuous trim initialization structure definition + */ +typedef struct { + uint32_t u32RefClockFreq; /*!< Reference clock frequency + This parameter should refer user manual recommended values */ + uint32_t u32RefClockSrc; /*!< Reference clock source selection + This parameter can be a value of @ref CTC_Continuous_Trim_Reference_Clock_Source */ + uint32_t u32RefClockDiv; /*!< Reference clock division + This parameter can be a value of @ref CTC_Reference_Clock_Division */ + float32_t f32TolerantErrRate; /*!< CTC tolerance deviation + This parameter can be a value between Min_Data=0.0 and Max_Data=1.0(100%) */ + uint8_t u8TrimValue; /*!< CTC TRMVAL value + This parameter can be a value between Min_Data=0 and Max_Data=0x3F */ +} stc_ctc_ct_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CTC_Global_Macros CTC Global Macros + * @{ + */ + +/** + * @defgroup CTC_Continuous_Trim_Reference_Clock_Source CTC Continuous Trim Reference Clock Source + * @{ + */ +#define CTC_REF_CLK_SRC_CTCREF (0UL) /*!< Clock source: CTCREF */ +#define CTC_REF_CLK_SRC_XTAL (CTC_CR1_REFCKS) /*!< Clock source: XTAL */ +#define CTC_REF_CLK_SRC_XTAL32 (CTC_CR1_REFCKS_1) /*!< Clock source: XTAL32 */ +/** + * @} + */ + +/** + * @defgroup CTC_Flag CTC Flag + * @{ + */ +#define CTC_FLAG_TRIM_OK (CTC_STR_TRIMOK) /*!< Trimming OK flag */ +#define CTC_FLAG_TRIM_OVF (CTC_STR_TRMOVF) /*!< Trimming overflow flag */ +#define CTC_FLAG_TRIM_UDF (CTC_STR_TRMUDF) /*!< Trimming underflow flag */ +#define CTC_FLAG_BUSY (CTC_STR_CTCBSY) /*!< CTC busy flag */ +#define CTC_FLAG_ALL (CTC_FLAG_TRIM_OVF | CTC_FLAG_TRIM_UDF | \ + CTC_FLAG_TRIM_OK | CTC_FLAG_BUSY) +/** + * @} + */ + +/** + * @defgroup CTC_Reference_Clock_Division CTC Reference Clock Division + * @{ + */ +#define CTC_REF_CLK_DIV8 (0UL) /*!< REFCLK/8 */ +#define CTC_REF_CLK_DIV32 (1UL) /*!< REFCLK/32 */ +#define CTC_REF_CLK_DIV128 (2UL) /*!< REFCLK/128 */ +#define CTC_REF_CLK_DIV256 (3UL) /*!< REFCLK/256 */ +#define CTC_REF_CLK_DIV512 (4UL) /*!< REFCLK/512 */ +#define CTC_REF_CLK_DIV1024 (5UL) /*!< REFCLK/1024 */ +#define CTC_REF_CLK_DIV2048 (6UL) /*!< REFCLK/2048 */ +#define CTC_REF_CLK_DIV4096 (7UL) /*!< REFCLK/4096 */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup CTC_Global_Functions + * @{ + */ + +/** + * @brief Start CTC trimming. + * @param None + * @retval None + */ +__STATIC_INLINE void CTC_Start(void) +{ + SET_REG32_BIT(CM_CTC->CR1, CTC_CR1_CTCEN); +} + +/** + * @brief Stop CTC trimming. + * @param None + * @retval None + */ +__STATIC_INLINE void CTC_Stop(void) +{ + CLR_REG32_BIT(CM_CTC->CR1, CTC_CR1_CTCEN); +} + +int32_t CTC_CT_StructInit(stc_ctc_ct_init_t *pstcCtcInit); +int32_t CTC_CT_Init(const stc_ctc_ct_init_t *pstcCtcInit); + +int32_t CTC_DeInit(void); +void CTC_IntCmd(en_functional_state_t enNewState); +en_flag_status_t CTC_GetStatus(uint32_t u32Flag); +void CTC_SetTrimValue(uint8_t u8TrimValue); +uint8_t CTC_GetTrimValue(void); +void CTC_SetReloadValue(uint16_t u16ReloadValue); +uint16_t CTC_GetReloadValue(void); +void CTC_SetOffsetValue(uint8_t u8OffsetValue); +uint8_t CTC_GetOffsetValue(void); + +/** + * @} + */ + +#endif /* LL_CTC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_CTC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dac.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dac.h new file mode 100644 index 00000000..764aec70 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dac.h @@ -0,0 +1,191 @@ +/** + ******************************************************************************* + * @file hc32_ll_dac.h + * @brief This file contains all the functions prototypes of the DAC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DAC_H__ +#define __HC32_LL_DAC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_DAC + * @{ + */ + +#if (LL_DAC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup DAC_Global_Types DAC Global Types + * @{ + */ + +/** + * @brief Structure definition of DAC initialization. + */ +typedef struct { + uint16_t u16Src; /*!< Data source to be converted + This parameter can be a value of @ref DAC_DATA_SRC */ + en_functional_state_t enOutput; /*!< Enable or disable analog output + This parameter can be a value of @ref en_functional_state_t */ +} stc_dac_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup DAC_Global_Macros DAC Global Macros + * @{ + */ + +/** + * @defgroup DAC_CH DAC channel + * @{ + */ +#define DAC_CH1 (0U) +#define DAC_CH2 (1U) +/** + * @} + */ + +/** + * @defgroup DAC_DATA_SRC DAC data source + * @{ + */ +#define DAC_DATA_SRC_DATAREG (0U) +#define DAC_DATA_SRC_DCU (DAC_DACR_EXTDSL1) +/** + * @} + */ + +/** + * @defgroup DAC_DATAREG_ALIGN_PATTERN DAC data register alignment pattern + * @{ + */ +#define DAC_DATA_ALIGN_L (DAC_DACR_ALIGN) +#define DAC_DATA_ALIGN_R (0U) +/** + * @} + */ + +/** + * @defgroup DAC_DATAREG_ALIGN_PATTERN DAC data register alignment pattern + * @{ + */ +/** + * @} + */ + +#define DAC_DATAREG_VALUE_MAX (4096UL) + +/** + * @defgroup DAC_ADP_SELECT DAC ADCx priority select + * @{ + */ +#define DAC_ADP_SELECT_ADC1 (DAC_DAADPCR_ADPSL1) +#define DAC_ADP_SELECT_ADC2 (DAC_DAADPCR_ADPSL2) +#define DAC_ADP_SELECT_ADC3 (DAC_DAADPCR_ADPSL3) +#define DAC_ADP_SELECT_ALL (DAC_DAADPCR_ADPSL1 | DAC_DAADPCR_ADPSL2 | DAC_DAADPCR_ADPSL3) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup DAC_Global_Functions + * @{ + */ + +int32_t DAC_StructInit(stc_dac_init_t *pstcDacInit); +int32_t DAC_Init(CM_DAC_TypeDef *DACx, uint16_t u16Ch, const stc_dac_init_t *pstcDacInit); +void DAC_DeInit(CM_DAC_TypeDef *DACx); + +void DAC_SetDataSrc(CM_DAC_TypeDef *DACx, uint16_t u16Ch, uint16_t u16Src); +void DAC_DataRegAlignConfig(CM_DAC_TypeDef *DACx, uint16_t u16Align); +void DAC_OutputCmd(CM_DAC_TypeDef *DACx, uint16_t u16Ch, en_functional_state_t enNewState); +int32_t DAC_AMPCmd(CM_DAC_TypeDef *DACx, uint16_t u16Ch, en_functional_state_t enNewState); +void DAC_ADCPrioCmd(CM_DAC_TypeDef *DACx, en_functional_state_t enNewState); +void DAC_ADCPrioConfig(CM_DAC_TypeDef *DACx, uint16_t u16ADCxPrio, en_functional_state_t enNewState); + +int32_t DAC_Start(CM_DAC_TypeDef *DACx, uint16_t u16Ch); +int32_t DAC_Stop(CM_DAC_TypeDef *DACx, uint16_t u16Ch); +void DAC_StartDualCh(CM_DAC_TypeDef *DACx); +void DAC_StopDualCh(CM_DAC_TypeDef *DACx); + +void DAC_SetChData(CM_DAC_TypeDef *DACx, uint16_t u16Ch, uint16_t u16Data); +void DAC_SetDualChData(CM_DAC_TypeDef *DACx, uint16_t u16Data1, uint16_t u16Data2); +int32_t DAC_GetChConvertState(const CM_DAC_TypeDef *DACx, uint16_t u16Ch); + +/** + * @} + */ + +#endif /* LL_DAC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DAC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dcu.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dcu.h new file mode 100644 index 00000000..81edf77f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dcu.h @@ -0,0 +1,297 @@ +/** + ******************************************************************************* + * @file hc32_ll_dcu.h + * @brief This file contains all the functions prototypes of the DCU(Data + * Computing Unit) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DCU_H__ +#define __HC32_LL_DCU_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_DCU + * @{ + */ + +#if (LL_DCU_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup DCU_Global_Types DCU Global Types + * @{ + */ + +/** + * @brief DCU initialization structure definition + */ +typedef struct { + uint32_t u32Mode; /*!< Specifies DCU operation. + This parameter can be a value of @ref DCU_Mode */ + uint32_t u32DataWidth; /*!< Specifies DCU data width. + This parameter can be a value of @ref DCU_Data_Width */ +} stc_dcu_init_t; + +/** + * @brief DCU wave output configure structure definition + */ +typedef struct { + uint32_t u32LowerLimit; /*!< Defines the wave lower limit of the wave amplitude. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFFF */ + uint32_t u32UpperLimit; /*!< Defines the upper limit of the wave amplitude. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFFF */ + uint32_t u32Step; /*!< Defines the increasing/decreasing step. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFFF */ +} stc_dcu_wave_config_t; +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DCU_Global_Macros DCU Global Macros + * @{ + */ + +/** + * @defgroup DCU_Data_Width DCU Data Width + * @{ + */ +#define DCU_DATA_WIDTH_8BIT (0UL) /*!< DCU data width: 8 bit */ +#define DCU_DATA_WIDTH_16BIT (DCU_CTL_DATASIZE_0) /*!< DCU data width: 16 bit */ +#define DCU_DATA_WIDTH_32BIT (DCU_CTL_DATASIZE_1) /*!< DCU data width: 32 bit */ +/** + * @} + */ + +/** + * @defgroup DCU_Compare_Trigger_Condition DCU Compare Trigger Condition + * @{ + */ +#define DCU_CMP_TRIG_DATA0 (0UL) /*!< DCU compare triggered by DATA0 */ +#define DCU_CMP_TRIG_DATA0_DATA1_DATA2 (DCU_CTL_COMP_TRG) /*!< DCU compare triggered by DATA0 or DATA1 or DATA2 */ +/** + * @} + */ + +/** + * @defgroup DCU_Mode DCU Mode + * @{ + */ +#define DCU_MD_INVD (0UL) /*!< DCU invalid */ +#define DCU_MD_ADD (1UL) /*!< DCU add operation */ +#define DCU_MD_SUB (2UL) /*!< DCU sub operation */ +#define DCU_MD_HW_ADD (3UL) /*!< DCU hardware trigger add */ +#define DCU_MD_HW_SUB (4UL) /*!< DCU hardware trigger sub */ +#define DCU_MD_CMP (5UL) /*!< DCU compare */ +#define DCU_MD_TRIANGLE_WAVE (8UL) /*!< DCU triangle wave output mode */ +#define DCU_MD_SAWTOOTH_WAVE_INC (9UL) /*!< DCU increasing sawtooth wave output mode */ +#define DCU_MD_SAWTOOTH_WAVE_DEC (10UL) /*!< DCU decreasing sawtooth wave output mode */ +/** + * @} + */ + +/** + * @defgroup DCU_Flag DCU Flag + * @{ + */ +#define DCU_FLAG_CARRY (DCU_FLAG_FLAG_OP) /*!< DCU addition overflow or subtraction underflow flag */ +#define DCU_FLAG_DATA0_LT_DATA2 (DCU_FLAG_FLAG_LS2) /*!< DCU DATA0 < DATA2 flag */ +#define DCU_FLAG_DATA0_EQ_DATA2 (DCU_FLAG_FLAG_EQ2) /*!< DCU DATA0 = DATA2 flag */ +#define DCU_FLAG_DATA0_GT_DATA2 (DCU_FLAG_FLAG_GT2) /*!< DCU DATA0 > DATA2 flag */ +#define DCU_FLAG_DATA0_LT_DATA1 (DCU_FLAG_FLAG_LS1) /*!< DCU DATA0 < DATA1 flag */ +#define DCU_FLAG_DATA0_EQ_DATA1 (DCU_FLAG_FLAG_EQ1) /*!< DCU DATA0 = DATA1 flag */ +#define DCU_FLAG_DATA0_GT_DATA1 (DCU_FLAG_FLAG_GT1) /*!< DCU DATA0 > DATA1 flag */ +#define DCU_FLAG_SAWTOOTH_WAVE_RELOAD (DCU_FLAG_FLAG_RLD) /*!< DCU sawtooth wave mode reload interrupt */ +#define DCU_FLAG_TRIANGLE_WAVE_BOTTOM (DCU_FLAG_FLAG_BTM) /*!< DCU triangle wave mode bottom interrupt */ +#define DCU_FLAG_TRIANGLE_WAVE_TOP (DCU_FLAG_FLAG_TOP) /*!< DCU triangle wave mode top interrupt */ + +#define DCU_FLAG_ALL (0x00000E7FUL) +/** + * @} + */ + +/** + * @defgroup DCU_Category DCU Category + * @{ + */ +#define DCU_CATEGORY_OP (0UL) /*!< DCU operation result(overflow/underflow) */ +#define DCU_CATEGORY_CMP_WIN (1UL) /*!< DCU comparison(window) */ +#define DCU_CATEGORY_CMP_NON_WIN (2UL) /*!< DCU comparison(non-window) */ +#define DCU_CATEGORY_WAVE (3UL) /*!< DCU wave mode(sawtooth/triangle wave) */ +/** + * @} + */ + +/** + * @defgroup DCU_Interrupt_Type DCU Interrupt Type + * @{ + */ +/** + * @defgroup DCU_Compare_Interrupt DCU Compare(Non-window) Interrupt + * @{ + * @note Compare interrupt selection is valid only when select DCU comparison(non-window) interrupt(DCU_INTSEL.INT_WIN=0) under DCU compare mode + */ +#define DCU_INT_CMP_DATA0_LT_DATA2 (DCU_INTSEL_INT_LS2) /*!< DCU DATA0 < DATA2 interrupt */ +#define DCU_INT_CMP_DATA0_EQ_DATA2 (DCU_INTSEL_INT_EQ2) /*!< DCU DATA0 = DATA2 interrupt */ +#define DCU_INT_CMP_DATA0_GT_DATA2 (DCU_INTSEL_INT_GT2) /*!< DCU DATA0 > DATA2 interrupt */ +#define DCU_INT_CMP_DATA0_LT_DATA1 (DCU_INTSEL_INT_LS1) /*!< DCU DATA0 < DATA1 interrupt */ +#define DCU_INT_CMP_DATA0_EQ_DATA1 (DCU_INTSEL_INT_EQ1) /*!< DCU DATA0 = DATA1 interrupt */ +#define DCU_INT_CMP_DATA0_GT_DATA1 (DCU_INTSEL_INT_GT1) /*!< DCU DATA0 > DATA1 interrupt */ +#define DCU_INT_CMP_NON_WIN_ALL (DCU_INT_CMP_DATA0_LT_DATA2 | \ + DCU_INT_CMP_DATA0_EQ_DATA2 | \ + DCU_INT_CMP_DATA0_GT_DATA2 | \ + DCU_INT_CMP_DATA0_LT_DATA1 | \ + DCU_INT_CMP_DATA0_EQ_DATA1 | \ + DCU_INT_CMP_DATA0_GT_DATA1) +/** + * @} + */ + +/** + * @defgroup DCU_Window_Compare_Interrupt DCU Window Compare Interrupt + * @{ + */ +#define DCU_INT_CMP_WIN_INSIDE (DCU_INTSEL_INT_WIN_0) /*!< DCU comparison(DATA2 <= DATA0 <= DATA1) interrupt */ +#define DCU_INT_CMP_WIN_OUTSIDE (DCU_INTSEL_INT_WIN_1) /*!< DCU comparison(DATA0 < DATA2 & DATA0 > DATA1 ) interrupt */ +#define DCU_INT_CMP_WIN_ALL (DCU_INT_CMP_WIN_INSIDE | DCU_INT_CMP_WIN_OUTSIDE) +/** + * @} + */ + +/** + * @defgroup DCU_Operation_Interrupt DCU Operation Interrupt + * @{ + */ +#define DCU_INT_OP_CARRY (DCU_INTSEL_INT_OP) /*!< DCU addition overflow or subtraction underflow interrupt */ +/** + * @} + */ + +/** + * @defgroup DCU_Wave_Mode_Interrupt DCU Wave Mode Interrupt + * @{ + */ +#define DCU_INT_SAWTOOTH_WAVE_RELOAD (DCU_INTSEL_INT_RLD) /*!< DCU sawtooth wave mode reload interrupt */ +#define DCU_INT_TRIANGLE_WAVE_BOTTOM (DCU_INTSEL_INT_BTM) /*!< DCU triangle wave mode bottom interrupt */ +#define DCU_INT_TRIANGLE_WAVE_TOP (DCU_INTSEL_INT_TOP) /*!< DCU triangle wave mode top interrupt */ +#define DCU_INT_WAVE_MD_ALL (DCU_INT_TRIANGLE_WAVE_TOP | \ + DCU_INT_TRIANGLE_WAVE_BOTTOM | \ + DCU_INT_SAWTOOTH_WAVE_RELOAD) +/** + * @} + */ +/** + * @} + */ + +/** + * @defgroup DCU_Data_Register_Index DCU Data Register Index + * @{ + */ +#define DCU_DATA0_IDX (0UL) /*!< DCU DATA0 */ +#define DCU_DATA1_IDX (1UL) /*!< DCU DATA1 */ +#define DCU_DATA2_IDX (2UL) /*!< DCU DATA2 */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup DCU_Global_Functions + * @{ + */ + +/* Initialization and configuration functions */ +int32_t DCU_Init(CM_DCU_TypeDef *DCUx, const stc_dcu_init_t *pstcDcuInit); +int32_t DCU_StructInit(stc_dcu_init_t *pstcDcuInit); +int32_t DCU_DeInit(CM_DCU_TypeDef *DCUx); + +int32_t DCU_WaveConfig(CM_DCU_TypeDef *DCUx, const stc_dcu_wave_config_t *pstcWaveconfig); + +void DCU_SetMode(CM_DCU_TypeDef *DCUx, uint32_t u32Mode); +void DCU_SetDataWidth(CM_DCU_TypeDef *DCUx, uint32_t u32DataWidth); +void DCU_SetCompareCond(CM_DCU_TypeDef *DCUx, uint32_t u32Cond); + +/* Interrupt and flag management functions */ +en_flag_status_t DCU_GetStatus(const CM_DCU_TypeDef *DCUx, uint32_t u32Flag); +void DCU_ClearStatus(CM_DCU_TypeDef *DCUx, uint32_t u32Flag); +void DCU_GlobalIntCmd(CM_DCU_TypeDef *DCUx, en_functional_state_t enNewState); +void DCU_IntCmd(CM_DCU_TypeDef *DCUx, uint32_t u32IntCategory, uint32_t u32IntType, en_functional_state_t enNewState); + +/* Read and write functions */ +uint8_t DCU_ReadData8(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex); +void DCU_WriteData8(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint8_t u8Data); +uint16_t DCU_ReadData16(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex); +void DCU_WriteData16(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint16_t u16Data); +uint32_t DCU_ReadData32(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex); +void DCU_WriteData32(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint32_t u32Data); + +/** + * @} + */ + +#endif /* LL_DCU_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DCU_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_def.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_def.h new file mode 100644 index 00000000..8d849f87 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_def.h @@ -0,0 +1,378 @@ +/** + ******************************************************************************* + * @file hc32_ll_def.h + * @brief This file contains LL common definitions: enumeration, macros and + * structures definitions. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DEF_H__ +#define __HC32_LL_DEF_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include + +/** + * @addtogroup LL_Common + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup LL_Common_Global_Types LL Common Global Types + * @{ + */ + +/** + * @brief Single precision floating point number (4 byte) + */ +typedef float float32_t; + +/** + * @brief Double precision floating point number (8 byte) + */ +typedef double float64_t; + +/** + * @brief Function pointer type to void/void function + */ +typedef void (*func_ptr_t)(void); + +/** + * @brief Functional state + */ +typedef enum { + DISABLE = 0U, + ENABLE = 1U, +} en_functional_state_t; + +/** + * @brief Flag status + */ +typedef enum { + RESET = 0U, + SET = 1U, +} en_flag_status_t, en_int_status_t; +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup LL_Common_Global_Macros LL Common Global Macros + * @{ + */ + +/** + * @defgroup Compiler_Macros Compiler Macros + * @{ + */ +#ifndef __UNUSED +#define __UNUSED __attribute__((unused)) +#endif /* __UNUSED */ + +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) +#ifndef __WEAKDEF +#define __WEAKDEF __attribute__((weak)) +#endif /* __WEAKDEF */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN __attribute__((aligned(4))) +#endif /* __ALIGN_BEGIN */ +#ifndef __NOINLINE +#define __NOINLINE __attribute__((noinline)) +#endif /* __NOINLINE */ +/* RAM functions are defined using the toolchain options. +Functions that are executed in RAM should reside in a separate source module. +Using the 'Options for File' dialog you can simply change the 'Code / Const' +area of a module to a memory space in physical RAM. */ +#ifndef __RAM_FUNC +#define __RAM_FUNC +#endif /* __RAM_FUNC */ +#ifndef __NO_INIT +#define __NO_INIT +#endif /* __NO_INIT */ +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /*!< GNU Compiler */ +#ifndef __WEAKDEF +#define __WEAKDEF __attribute__((weak)) +#endif /* __WEAKDEF */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN __attribute__((aligned (4))) +#endif /* __ALIGN_BEGIN */ +#ifndef __NOINLINE +#define __NOINLINE __attribute__((noinline)) +#endif /* __NOINLINE */ +#ifndef __RAM_FUNC +#define __RAM_FUNC __attribute__((long_call, section(".ramfunc"))) +/* Usage: __RAM_FUNC void foo(void) */ +#endif /* __RAM_FUNC */ +#ifndef __NO_INIT +#define __NO_INIT __attribute__((section(".noinit"))) +#endif /* __NO_INIT */ +#elif defined (__ICCARM__) /*!< IAR Compiler */ +#ifndef __WEAKDEF +#define __WEAKDEF __weak +#endif /* __WEAKDEF */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN _Pragma("data_alignment=4") +#endif /* __ALIGN_BEGIN */ +#ifndef __NOINLINE +#define __NOINLINE _Pragma("optimize = no_inline") +#endif /* __NOINLINE */ +#ifndef __RAM_FUNC +#define __RAM_FUNC __ramfunc +#endif /* __RAM_FUNC */ +#ifndef __NO_INIT +#define __NO_INIT __no_init +#endif /* __NO_INIT */ +#elif defined (__CC_ARM) /*!< ARM Compiler */ +#ifndef __WEAKDEF +#define __WEAKDEF __attribute__((weak)) +#endif /* __WEAKDEF */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN __align(4) +#endif /* __ALIGN_BEGIN */ +#ifndef __NOINLINE +#define __NOINLINE __attribute__((noinline)) +#endif /* __NOINLINE */ +#ifndef __NO_INIT +#define __NO_INIT +#endif /* __NO_INIT */ +/* RAM functions are defined using the toolchain options. +Functions that are executed in RAM should reside in a separate source module. +Using the 'Options for File' dialog you can simply change the 'Code / Const' +area of a module to a memory space in physical RAM. */ +#ifndef __RAM_FUNC +#define __RAM_FUNC __attribute__((section("RAMCODE"))) +#endif /* __RAM_FUNC */ +/* Suppress warning message: extended constant initialiser used */ +#pragma diag_suppress 1296 +#else +#error "unsupported compiler!!" +#endif +/** + * @} + */ + +/** + * @defgroup Extend_Macros Extend Macros + * @{ + */ +/* Decimal to BCD */ +#define DEC2BCD(x) ((((x) / 10U) << 4U) + ((x) % 10U)) + +/* BCD to decimal */ +#define BCD2DEC(x) ((((x) >> 4U) * 10U) + ((x) & 0x0FU)) + +/* Returns the dimension of an array */ +#define ARRAY_SZ(x) ((sizeof(x)) / (sizeof((x)[0]))) + +/* Returns the minimum value out of two values */ +#define LL_MIN(x, y) ((x) < (y) ? (x) : (y)) + +/* Returns the maximum value out of two values */ +#define LL_MAX(x, y) ((x) > (y) ? (x) : (y)) +/** + * @} + */ + +/** + * @defgroup Check_Parameters_Validity Check Parameters Validity + * @{ + */ + +/* Check Functional State */ +#define IS_FUNCTIONAL_STATE(state) (((state) == DISABLE) || ((state) == ENABLE)) + +/** + * @defgroup Check_Address_Align_Validity Check Address Align Validity + * @{ + */ +#define IS_ADDR_ALIGN(addr, align) (0UL == (((uint32_t)(addr)) & (((uint32_t)(align)) - 1UL))) +#define IS_ADDR_ALIGN_HALFWORD(addr) (0UL == (((uint32_t)(addr)) & 0x1UL)) +#define IS_ADDR_ALIGN_WORD(addr) (0UL == (((uint32_t)(addr)) & 0x3UL)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup Peripheral_Bit_Band Peripheral Bit Band + * @{ + */ +#define __PERIPH_BIT_BAND_BASE (0x42000000UL) +#define __PERIPH_BASE (0x40000000UL) +#define __REG_OFS(regAddr) ((regAddr) - __PERIPH_BASE) +#define __BIT_BAND_ADDR(regAddr, pos) ((__REG_OFS(regAddr) << 5U) + ((uint32_t)(pos) << 2U) + __PERIPH_BIT_BAND_BASE) +#define PERIPH_BIT_BAND(regAddr, pos) (*(__IO uint32_t *)__BIT_BAND_ADDR((regAddr), (pos))) +/** + * @} + */ + +/** + * @defgroup Generic_Error_Codes Generic Error Codes + * @{ + */ +#define LL_OK (0) /*!< No error */ +#define LL_ERR (-1) /*!< Non-specific error code */ +#define LL_ERR_UNINIT (-2) /*!< Module (or part of it) was not initialized properly */ +#define LL_ERR_INVD_PARAM (-3) /*!< Provided parameter is not valid */ +#define LL_ERR_INVD_MD (-4) /*!< Operation not allowed in current mode */ +#define LL_ERR_NOT_RDY (-5) /*!< A requested final state is not reached */ +#define LL_ERR_BUSY (-6) /*!< A conflicting or requested operation is still in progress */ +#define LL_ERR_ADDR_ALIGN (-7) /*!< Address alignment does not match */ +#define LL_ERR_TIMEOUT (-8) /*!< Time Out error occurred (e.g. I2C arbitration lost, Flash time-out, etc.) */ +#define LL_ERR_BUF_EMPTY (-9) /*!< Circular buffer can not be read because the buffer is empty */ +#define LL_ERR_BUF_FULL (-10) /*!< Circular buffer can not be written because the buffer is full */ +/** + * @} + */ + +/** + * @defgroup Chip_Module_Switch Chip Module Switch + * @{ + */ +#define DDL_ON (1U) +#define DDL_OFF (0U) +/** + * @} + */ + +/** + * @defgroup Bit_Mask_Macros Bit Mask Macros + * @{ + */ +#define BIT_MASK_00 (1UL << 0U) +#define BIT_MASK_01 (1UL << 1U) +#define BIT_MASK_02 (1UL << 2U) +#define BIT_MASK_03 (1UL << 3U) +#define BIT_MASK_04 (1UL << 4U) +#define BIT_MASK_05 (1UL << 5U) +#define BIT_MASK_06 (1UL << 6U) +#define BIT_MASK_07 (1UL << 7U) +#define BIT_MASK_08 (1UL << 8U) +#define BIT_MASK_09 (1UL << 9U) +#define BIT_MASK_10 (1UL << 10U) +#define BIT_MASK_11 (1UL << 11U) +#define BIT_MASK_12 (1UL << 12U) +#define BIT_MASK_13 (1UL << 13U) +#define BIT_MASK_14 (1UL << 14U) +#define BIT_MASK_15 (1UL << 15U) +#define BIT_MASK_16 (1UL << 16U) +#define BIT_MASK_17 (1UL << 17U) +#define BIT_MASK_18 (1UL << 18U) +#define BIT_MASK_19 (1UL << 19U) +#define BIT_MASK_20 (1UL << 20U) +#define BIT_MASK_21 (1UL << 21U) +#define BIT_MASK_22 (1UL << 22U) +#define BIT_MASK_23 (1UL << 23U) +#define BIT_MASK_24 (1UL << 24U) +#define BIT_MASK_25 (1UL << 25U) +#define BIT_MASK_26 (1UL << 26U) +#define BIT_MASK_27 (1UL << 27U) +#define BIT_MASK_28 (1UL << 28U) +#define BIT_MASK_29 (1UL << 29U) +#define BIT_MASK_30 (1UL << 30U) +#define BIT_MASK_31 (1UL << 31U) +/** + * @} + */ + +/** + * @defgroup Register_Macros Register Macros + * @{ + */ +#define RW_MEM8(addr) (*(volatile uint8_t *)(addr)) +#define RW_MEM16(addr) (*(volatile uint16_t *)(addr)) +#define RW_MEM32(addr) (*(volatile uint32_t *)(addr)) + +#define SET_REG_BIT(REG, BIT) ((REG) |= (BIT)) +#define SET_REG8_BIT(REG, BIT) ((REG) |= ((uint8_t)(BIT))) +#define SET_REG16_BIT(REG, BIT) ((REG) |= ((uint16_t)(BIT))) +#define SET_REG32_BIT(REG, BIT) ((REG) |= ((uint32_t)(BIT))) + +#define CLR_REG_BIT(REG, BIT) ((REG) &= (~(BIT))) +#define CLR_REG8_BIT(REG, BIT) ((REG) &= ((uint8_t)(~((uint8_t)(BIT))))) +#define CLR_REG16_BIT(REG, BIT) ((REG) &= ((uint16_t)(~((uint16_t)(BIT))))) +#define CLR_REG32_BIT(REG, BIT) ((REG) &= ((uint32_t)(~((uint32_t)(BIT))))) + +#define READ_REG_BIT(REG, BIT) ((REG) & (BIT)) +#define READ_REG8_BIT(REG, BIT) ((REG) & ((uint8_t)(BIT))) +#define READ_REG16_BIT(REG, BIT) ((REG) & ((uint16_t)(BIT))) +#define READ_REG32_BIT(REG, BIT) ((REG) & ((uint32_t)(BIT))) + +#define CLR_REG(REG) ((REG) = (0U)) +#define CLR_REG8(REG) ((REG) = ((uint8_t)(0U))) +#define CLR_REG16(REG) ((REG) = ((uint16_t)(0U))) +#define CLR_REG32(REG) ((REG) = ((uint32_t)(0UL))) + +#define WRITE_REG(REG, VAL) ((REG) = (VAL)) +#define WRITE_REG8(REG, VAL) ((REG) = ((uint8_t)(VAL))) +#define WRITE_REG16(REG, VAL) ((REG) = ((uint16_t)(VAL))) +#define WRITE_REG32(REG, VAL) ((REG) = ((uint32_t)(VAL))) + +#define READ_REG(REG) (REG) +#define READ_REG8(REG) (REG) +#define READ_REG16(REG) (REG) +#define READ_REG32(REG) (REG) + +#define MODIFY_REG(REGS, CLRMASK, SETMASK) (WRITE_REG((REGS), (((READ_REG(REGS)) & (~(CLRMASK))) | ((SETMASK) & (CLRMASK))))) +#define MODIFY_REG8(REGS, CLRMASK, SETMASK) (WRITE_REG8((REGS), (((READ_REG8((REGS))) & ((uint8_t)(~((uint8_t)(CLRMASK))))) | ((uint8_t)(SETMASK) & (uint8_t)(CLRMASK))))) +#define MODIFY_REG16(REGS, CLRMASK, SETMASK) (WRITE_REG16((REGS), (((READ_REG16((REGS))) & ((uint16_t)(~((uint16_t)(CLRMASK))))) | ((uint16_t)(SETMASK) & (uint16_t)(CLRMASK))))) +#define MODIFY_REG32(REGS, CLRMASK, SETMASK) (WRITE_REG32((REGS), (((READ_REG32((REGS))) & ((uint32_t)(~((uint32_t)(CLRMASK))))) | ((uint32_t)(SETMASK) & (uint32_t)(CLRMASK))))) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DEF_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dma.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dma.h new file mode 100644 index 00000000..66f2933e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dma.h @@ -0,0 +1,620 @@ +/** + ******************************************************************************* + * @file hc32_ll_dma.h + * @brief This file contains all the functions prototypes of the DMA driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DMA_H__ +#define __HC32_LL_DMA_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_DMA + * @{ + */ + +#if (LL_DMA_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup DMA_Global_Types DMA Global Types + * @{ + */ + +/** + * @brief DMA basic configuration + */ +typedef struct { + uint32_t u32IntEn; /*!< Specifies the DMA interrupt function. + This parameter can be a value of @ref DMA_Int_Config */ + uint32_t u32SrcAddr; /*!< Specifies the DMA source address. */ + uint32_t u32DestAddr; /*!< Specifies the DMA destination address. */ + uint32_t u32DataWidth; /*!< Specifies the DMA transfer data width. + This parameter can be a value of @ref DMA_DataWidth_Sel */ + uint32_t u32BlockSize; /*!< Specifies the DMA block size. */ + uint32_t u32TransCount; /*!< Specifies the DMA transfer count. */ + uint32_t u32SrcAddrInc; /*!< Specifies the source address increment mode. + This parameter can be a value of @ref DMA_SrcAddr_Incremented_Mode */ + uint32_t u32DestAddrInc; /*!< Specifies the destination address increment mode. + This parameter can be a value of @ref DMA_DesAddr_Incremented_Mode */ +} stc_dma_init_t; + +/** + * @brief DMA repeat mode configuration + */ +typedef struct { + uint32_t u32Mode; /*!< Specifies the DMA source repeat function. + This parameter can be a value of @ref DMA_Repeat_Config */ + uint32_t u32SrcCount; /*!< Specifies the DMA source repeat size. */ + uint32_t u32DestCount; /*!< Specifies the DMA destination repeat size. */ +} stc_dma_repeat_init_t; + +/** + * @brief DMA non-sequence mode configuration + */ +typedef struct { + uint32_t u32Mode; /*!< Specifies the DMA source non-sequence function. + This parameter can be a value of @ref DMA_NonSeq_Config */ + uint32_t u32SrcCount; /*!< Specifies the DMA source non-sequence function count. */ + uint32_t u32SrcOffset; /*!< Specifies the DMA source non-sequence function offset. */ + uint32_t u32DestCount; /*!< Specifies the DMA destination non-sequence function count. */ + uint32_t u32DestOffset; /*!< Specifies the DMA destination non-sequence function offset. */ +} stc_dma_nonseq_init_t; + +/** + * @brief DMA Link List Pointer (LLP) mode configuration + */ +typedef struct { + uint32_t u32State; /*!< Specifies the DMA LLP function. + This parameter can be a value of @ref DMA_Llp_En */ + uint32_t u32Mode; /*!< Specifies the DMA LLP auto or wait REQ. + This parameter can be a value of @ref DMA_Llp_Mode */ + uint32_t u32Addr; /*!< Specifies the DMA list pointer address for LLP function. */ +} stc_dma_llp_init_t; + +/** + * @brief DMA re-config function configuration + */ +typedef struct { + uint32_t u32CountMode; /*!< Specifies the DMA reconfig function count mode. + This parameter can be a value of @ref DMA_Reconfig_Count_Sel */ + uint32_t u32DestAddrMode; /*!< Specifies the DMA reconfig function destination address mode. + This parameter can be a value of @ref DMA_Reconfig_DestAddr_Sel */ + uint32_t u32SrcAddrMode; /*!< Specifies the DMA reconfig function source address mode. + This parameter can be a value of @ref DMA_Reconfig_SrcAddr_Sel */ +} stc_dma_reconfig_init_t; + +/** + * @brief Dma LLP(linked list pointer) descriptor structure definition + */ +typedef struct { + uint32_t SARx; /*!< LLP source address */ + uint32_t DARx; /*!< LLP destination address */ + uint32_t DTCTLx; /*!< LLP transfer count and block size */ + uint32_t RPTx; /*!< LLP source & destination repeat size */ + uint32_t SNSEQCTLx; /*!< LLP source non-seq count and offset */ + uint32_t DNSEQCTLx; /*!< LLP destination non-seq count and offset */ + uint32_t LLPx; /*!< LLP next list pointer */ + uint32_t CHCTLx; /*!< LLP channel control */ +} stc_dma_llp_descriptor_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DMA_Global_Macros DMA Global Macros + * @{ + */ + +/** + * @defgroup DMA_Channel_selection DMA Channel Position selection + * @{ + */ +#define DMA_CH0 (0x00U) /*!< DMA Channel 0 */ +#define DMA_CH1 (0x01U) /*!< DMA Channel 1 */ + +#define DMA_CH2 (0x02U) /*!< DMA Channel 2 */ +#define DMA_CH3 (0x03U) /*!< DMA Channel 3 */ + +#define DMA_CH4 (0x04U) /*!< DMA Channel 4 */ +#define DMA_CH5 (0x05U) /*!< DMA Channel 5 */ +#define DMA_CH6 (0x06U) /*!< DMA Channel 6 */ +#define DMA_CH7 (0x07U) /*!< DMA Channel 7 */ + +/** + * @} + */ + +/** + * @defgroup DMA_Mx_Channel_selection DMA Multiplex Channel selection + * @{ + */ +#define DMA_MX_CH0 (0x01UL) /*!< DMA Channel 0 position */ +#define DMA_MX_CH1 (0x02UL) /*!< DMA Channel 1 position */ +#define DMA_MX_CH_ALL (DMA_CHEN_CHEN) /*!< DMA Channel mask position */ + +#define DMA_MX_CH2 (0x04UL) /*!< DMA Channel 2 position */ +#define DMA_MX_CH3 (0x08UL) /*!< DMA Channel 3 position */ + +#define DMA_MX_CH4 (0x10UL) /*!< DMA Channel 4 position */ +#define DMA_MX_CH5 (0x20UL) /*!< DMA Channel 5 position */ +#define DMA_MX_CH6 (0x40UL) /*!< DMA Channel 6 position */ +#define DMA_MX_CH7 (0x80UL) /*!< DMA Channel 7 position */ +/** + * @} + */ + +/** + * @defgroup DMA_Flag_Request_Err_Sel DMA request error flag selection + * @{ + */ +#define DMA_FLAG_REQ_ERR_CH0 (DMA_INTSTAT0_REQERR_0) /*!< DMA request error flag CH.0 */ +#define DMA_FLAG_REQ_ERR_CH1 (DMA_INTSTAT0_REQERR_1) /*!< DMA request error flag CH.1 */ + +#define DMA_FLAG_REQ_ERR_CH2 (DMA_INTSTAT0_REQERR_2) /*!< DMA request error flag CH.2 */ +#define DMA_FLAG_REQ_ERR_CH3 (DMA_INTSTAT0_REQERR_3) /*!< DMA request error flag CH.3 */ + +#define DMA_FLAG_REQ_ERR_CH4 (DMA_INTSTAT0_REQERR_4) /*!< DMA request error flag CH.4 */ +#define DMA_FLAG_REQ_ERR_CH5 (DMA_INTSTAT0_REQERR_5) /*!< DMA request error flag CH.5 */ +#define DMA_FLAG_REQ_ERR_CH6 (DMA_INTSTAT0_REQERR_6) /*!< DMA request error flag CH.6 */ +#define DMA_FLAG_REQ_ERR_CH7 (DMA_INTSTAT0_REQERR_7) /*!< DMA request error flag CH.7 */ + +/** + * @} + */ + +/** + * @defgroup DMA_Flag_Trans_Err_Sel DMA transfer error flag selection + * @{ + */ +#define DMA_FLAG_TRANS_ERR_CH0 (DMA_INTSTAT0_TRNERR_0) /*!< DMA transfer error flag CH.0 */ +#define DMA_FLAG_TRANS_ERR_CH1 (DMA_INTSTAT0_TRNERR_1) /*!< DMA transfer error flag CH.1 */ + +#define DMA_FLAG_TRANS_ERR_CH2 (DMA_INTSTAT0_TRNERR_2) /*!< DMA transfer error flag CH.2 */ +#define DMA_FLAG_TRANS_ERR_CH3 (DMA_INTSTAT0_TRNERR_3) /*!< DMA transfer error flag CH.3 */ + +#define DMA_FLAG_TRANS_ERR_CH4 (DMA_INTSTAT0_TRNERR_4) /*!< DMA transfer error flag CH.4 */ +#define DMA_FLAG_TRANS_ERR_CH5 (DMA_INTSTAT0_TRNERR_5) /*!< DMA transfer error flag CH.5 */ +#define DMA_FLAG_TRANS_ERR_CH6 (DMA_INTSTAT0_TRNERR_6) /*!< DMA transfer error flag CH.6 */ +#define DMA_FLAG_TRANS_ERR_CH7 (DMA_INTSTAT0_TRNERR_7) /*!< DMA transfer error flag CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Flag_Btc_Sel DMA block transfer completed flag selection + * @{ + */ +#define DMA_FLAG_BTC_CH0 (DMA_INTSTAT1_BTC_0) /*!< DMA block transfer completed flag CH.0 */ +#define DMA_FLAG_BTC_CH1 (DMA_INTSTAT1_BTC_1) /*!< DMA block transfer completed flag CH.1 */ + +#define DMA_FLAG_BTC_CH2 (DMA_INTSTAT1_BTC_2) /*!< DMA block transfer completed flag CH.2 */ +#define DMA_FLAG_BTC_CH3 (DMA_INTSTAT1_BTC_3) /*!< DMA block transfer completed flag CH.3 */ + +#define DMA_FLAG_BTC_CH4 (DMA_INTSTAT1_BTC_4) /*!< DMA block transfer completed flag CH.4 */ +#define DMA_FLAG_BTC_CH5 (DMA_INTSTAT1_BTC_5) /*!< DMA block transfer completed flag CH.5 */ +#define DMA_FLAG_BTC_CH6 (DMA_INTSTAT1_BTC_6) /*!< DMA block transfer completed flag CH.6 */ +#define DMA_FLAG_BTC_CH7 (DMA_INTSTAT1_BTC_7) /*!< DMA block transfer completed flag CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Flag_Tc_Sel DMA transfer completed flag selection + * @{ + */ +#define DMA_FLAG_TC_CH0 (DMA_INTSTAT1_TC_0) /*!< DMA transfer completed flag CH.0 */ +#define DMA_FLAG_TC_CH1 (DMA_INTSTAT1_TC_1) /*!< DMA transfer completed flag CH.1 */ + +#define DMA_FLAG_TC_CH2 (DMA_INTSTAT1_TC_2) /*!< DMA transfer completed flag CH.2 */ +#define DMA_FLAG_TC_CH3 (DMA_INTSTAT1_TC_3) /*!< DMA transfer completed flag CH.3 */ + +#define DMA_FLAG_TC_CH4 (DMA_INTSTAT1_TC_4) /*!< DMA transfer completed flag CH.4 */ +#define DMA_FLAG_TC_CH5 (DMA_INTSTAT1_TC_5) /*!< DMA transfer completed flag CH.5 */ +#define DMA_FLAG_TC_CH6 (DMA_INTSTAT1_TC_6) /*!< DMA transfer completed flag CH.6 */ +#define DMA_FLAG_TC_CH7 (DMA_INTSTAT1_TC_7) /*!< DMA transfer completed flag CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Int_Request_Err_Sel DMA request error interrupt selection + * @{ + */ +#define DMA_INT_REQ_ERR_CH0 (DMA_INTMASK0_MSKREQERR_0) /*!< DMA request error interrupt CH.0 */ +#define DMA_INT_REQ_ERR_CH1 (DMA_INTMASK0_MSKREQERR_1) /*!< DMA request error interrupt CH.1 */ + +#define DMA_INT_REQ_ERR_CH2 (DMA_INTMASK0_MSKREQERR_2) /*!< DMA request error interrupt CH.2 */ +#define DMA_INT_REQ_ERR_CH3 (DMA_INTMASK0_MSKREQERR_3) /*!< DMA request error interrupt CH.3 */ + +#define DMA_INT_REQ_ERR_CH4 (DMA_INTMASK0_MSKREQERR_4) /*!< DMA request error interrupt CH.4 */ +#define DMA_INT_REQ_ERR_CH5 (DMA_INTMASK0_MSKREQERR_5) /*!< DMA request error interrupt CH.5 */ +#define DMA_INT_REQ_ERR_CH6 (DMA_INTMASK0_MSKREQERR_6) /*!< DMA request error interrupt CH.6 */ +#define DMA_INT_REQ_ERR_CH7 (DMA_INTMASK0_MSKREQERR_7) /*!< DMA request error interrupt CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Int_Trans_Err_Sel DMA transfer error interrupt selection + * @{ + */ +#define DMA_INT_TRANS_ERR_CH0 (DMA_INTMASK0_MSKTRNERR_0) /*!< DMA transfer error interrupt CH.0 */ +#define DMA_INT_TRANS_ERR_CH1 (DMA_INTMASK0_MSKTRNERR_1) /*!< DMA transfer error interrupt CH.1 */ + +#define DMA_INT_TRANS_ERR_CH2 (DMA_INTMASK0_MSKTRNERR_2) /*!< DMA transfer error interrupt CH.2 */ +#define DMA_INT_TRANS_ERR_CH3 (DMA_INTMASK0_MSKTRNERR_3) /*!< DMA transfer error interrupt CH.3 */ + +#define DMA_INT_TRANS_ERR_CH4 (DMA_INTMASK0_MSKTRNERR_4) /*!< DMA transfer error interrupt CH.4 */ +#define DMA_INT_TRANS_ERR_CH5 (DMA_INTMASK0_MSKTRNERR_5) /*!< DMA transfer error interrupt CH.5 */ +#define DMA_INT_TRANS_ERR_CH6 (DMA_INTMASK0_MSKTRNERR_6) /*!< DMA transfer error interrupt CH.6 */ +#define DMA_INT_TRANS_ERR_CH7 (DMA_INTMASK0_MSKTRNERR_7) /*!< DMA transfer error interrupt CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Int_Btc_Sel DMA block transfer completed interrupt selection + * @{ + */ +#define DMA_INT_BTC_CH0 (DMA_INTMASK1_MSKBTC_0) /*!< DMA block transfer completed interrupt CH.0 */ +#define DMA_INT_BTC_CH1 (DMA_INTMASK1_MSKBTC_1) /*!< DMA block transfer completed interrupt CH.1 */ + +#define DMA_INT_BTC_CH2 (DMA_INTMASK1_MSKBTC_2) /*!< DMA block transfer completed interrupt CH.2 */ +#define DMA_INT_BTC_CH3 (DMA_INTMASK1_MSKBTC_3) /*!< DMA block transfer completed interrupt CH.3 */ + +#define DMA_INT_BTC_CH4 (DMA_INTMASK1_MSKBTC_4) /*!< DMA block transfer completed interrupt CH.4 */ +#define DMA_INT_BTC_CH5 (DMA_INTMASK1_MSKBTC_5) /*!< DMA block transfer completed interrupt CH.5 */ +#define DMA_INT_BTC_CH6 (DMA_INTMASK1_MSKBTC_6) /*!< DMA block transfer completed interrupt CH.6 */ +#define DMA_INT_BTC_CH7 (DMA_INTMASK1_MSKBTC_7) /*!< DMA block transfer completed interrupt CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_Int_Tc_Sel DMA transfer completed interrupt selection + * @{ + */ +#define DMA_INT_TC_CH0 (DMA_INTMASK1_MSKTC_0) /*!< DMA transfer completed interrupt CH.0 */ +#define DMA_INT_TC_CH1 (DMA_INTMASK1_MSKTC_1) /*!< DMA transfer completed interrupt CH.1 */ + +#define DMA_INT_TC_CH2 (DMA_INTMASK1_MSKTC_2) /*!< DMA transfer completed interrupt CH.2 */ +#define DMA_INT_TC_CH3 (DMA_INTMASK1_MSKTC_3) /*!< DMA transfer completed interrupt CH.3 */ + +#define DMA_INT_TC_CH4 (DMA_INTMASK1_MSKTC_4) /*!< DMA transfer completed interrupt CH.4 */ +#define DMA_INT_TC_CH5 (DMA_INTMASK1_MSKTC_5) /*!< DMA transfer completed interrupt CH.5 */ +#define DMA_INT_TC_CH6 (DMA_INTMASK1_MSKTC_6) /*!< DMA transfer completed interrupt CH.6 */ +#define DMA_INT_TC_CH7 (DMA_INTMASK1_MSKTC_7) /*!< DMA transfer completed interrupt CH.7 */ +/** + * @} + */ + +/** + * @defgroup DMA_FlagMsk_Sel DMA flag mask selection + * @{ + */ +#define DMA_FLAG_ERR_MASK (DMA_INTSTAT0_TRNERR | DMA_INTSTAT0_REQERR) /*!< DMA error flag mask */ +#define DMA_FLAG_TRANS_MASK (DMA_INTSTAT1_TC | DMA_INTSTAT1_BTC) /*!< DMA transfer flag mask */ +/** + * @} + */ + +/** + * @defgroup DMA_IntMsk_Sel DMA interrupt mask selection + * @{ + */ +#define DMA_INT_ERR_MASK (DMA_INTMASK0_MSKREQERR | DMA_INTMASK0_MSKTRNERR) /*!< DMA error interrupt mask */ +#define DMA_INT_TRANS_MASK (DMA_INTMASK1_MSKTC | DMA_INTMASK1_MSKBTC) /*!< DMA transfer interrupt mask */ +/** + * @} + */ + +/** + * @defgroup DMA_Req_Status_Sel DMA request status + * @{ + */ +#define DMA_STAT_REQ_RECONFIG (DMA_REQSTAT_RCFGREQ) /*!< DMA request from reconfig */ +#define DMA_STAT_REQ_CH0 (DMA_REQSTAT_CHREQ_0) /*!< DMA request from CH.0 */ +#define DMA_STAT_REQ_CH1 (DMA_REQSTAT_CHREQ_1) /*!< DMA request from CH.1 */ +#define DMA_STAT_REQ_CH2 (DMA_REQSTAT_CHREQ_2) /*!< DMA request from CH.2 */ +#define DMA_STAT_REQ_CH3 (DMA_REQSTAT_CHREQ_3) /*!< DMA request from CH.3 */ + +#define DMA_STAT_REQ_CH4 (DMA_REQSTAT_CHREQ_4) /*!< DMA request from CH.4 */ +#define DMA_STAT_REQ_CH5 (DMA_REQSTAT_CHREQ_5) /*!< DMA request from CH.5 */ +#define DMA_STAT_REQ_CH6 (DMA_REQSTAT_CHREQ_6) /*!< DMA request from CH.6 */ +#define DMA_STAT_REQ_CH7 (DMA_REQSTAT_CHREQ_7) /*!< DMA request from CH.7 */ + +#define DMA_STAT_REQ_MASK (DMA_REQSTAT_CHREQ | DMA_REQSTAT_RCFGREQ) /*!< DMA request mask */ +/** + * @} + */ + +/** + * @defgroup DMA_Trans_Status_Sel DMA transfer status + * @{ + */ +#define DMA_STAT_TRANS_CH0 (DMA_CHSTAT_CHACT_0) /*!< DMA transfer status of CH.0 */ +#define DMA_STAT_TRANS_CH1 (DMA_CHSTAT_CHACT_1) /*!< DMA transfer status of CH.1 */ +#define DMA_STAT_TRANS_DMA (DMA_CHSTAT_DMAACT) /*!< DMA transfer status of the DMA */ + +#define DMA_STAT_TRANS_CH2 (DMA_CHSTAT_CHACT_2) /*!< DMA transfer status of CH.2 */ +#define DMA_STAT_TRANS_CH3 (DMA_CHSTAT_CHACT_3) /*!< DMA transfer status of CH.3 */ + +#define DMA_STAT_TRANS_RECONFIG (DMA_CHSTAT_RCFGACT) /*!< DMA reconfig status */ + +#define DMA_STAT_TRANS_CH4 (DMA_CHSTAT_CHACT_4) /*!< DMA transfer status of CH.4 */ +#define DMA_STAT_TRANS_CH5 (DMA_CHSTAT_CHACT_5) /*!< DMA transfer status of CH.5 */ +#define DMA_STAT_TRANS_CH6 (DMA_CHSTAT_CHACT_6) /*!< DMA transfer status of CH.6 */ +#define DMA_STAT_TRANS_CH7 (DMA_CHSTAT_CHACT_7) /*!< DMA transfer status of CH.7 */ + +#define DMA_STAT_TRANS_MASK (DMA_CHSTAT_DMAACT | DMA_CHSTAT_CHACT | DMA_CHSTAT_RCFGACT) +/** + * @} + */ + +/** + * @defgroup DMA_DataWidth_Sel DMA transfer data width + * @{ + */ +#define DMA_DATAWIDTH_8BIT (0x00000000UL) /*!< DMA transfer data width 8bit */ +#define DMA_DATAWIDTH_16BIT (DMA_CHCTL_HSIZE_0) /*!< DMA transfer data width 16bit */ +#define DMA_DATAWIDTH_32BIT (DMA_CHCTL_HSIZE_1) /*!< DMA transfer data width 32bit */ + +/** + * @} + */ + +/** + * @defgroup DMA_Llp_En DMA LLP(linked list pinter) enable or disable + * @{ + */ +#define DMA_LLP_DISABLE (0x00000000UL) /*!< DMA linked list pinter disable */ + +#define DMA_LLP_ENABLE (DMA_CHCTL_LLPEN) /*!< DMA linked list pinter enable */ + +/** + * @} + */ + +/** + * @defgroup DMA_Llp_Mode DMA linked list pinter mode while transferring complete + * @{ + */ +#define DMA_LLP_WAIT (0x00000000UL) /*!< DMA Llp wait next request while transfering complete */ + +#define DMA_LLP_RUN (DMA_CHCTL_LLPRUN) /*!< DMA Llp run right now while transfering complete */ + +/** + * @} + */ + +/** + * @defgroup DMA_SrcAddr_Incremented_Mode DMA source address increment mode + * @{ + */ +#define DMA_SRC_ADDR_FIX (0x00000000UL) /*!< DMA source address fix */ + +#define DMA_SRC_ADDR_INC (DMA_CHCTL_SINC_0) /*!< DMA source address increment */ +#define DMA_SRC_ADDR_DEC (DMA_CHCTL_SINC_1) /*!< DMA source address decrement */ + +/** + * @} + */ + +/** + * @defgroup DMA_DesAddr_Incremented_Mode DMA destination address increment mode + * @{ + */ +#define DMA_DEST_ADDR_FIX (0x00000000UL) /*!< DMA destination address fix */ +#define DMA_DEST_ADDR_INC (DMA_CHCTL_DINC_0) /*!< DMA destination address increment */ +#define DMA_DEST_ADDR_DEC (DMA_CHCTL_DINC_1) /*!< DMA destination address decrement */ + +/** + * @} + */ + +/** + * @defgroup DMA_Int_Config DMA interrupt function config + * @{ + */ +#define DMA_INT_ENABLE (DMA_CHCTL_IE) /*!< DMA interrupt enable */ +#define DMA_INT_DISABLE (0x00000000UL) /*!< DMA interrupt disable */ +/** + * @} + */ + +/** + * @defgroup DMA_Repeat_Config DMA repeat mode function config + * @{ + */ +#define DMA_RPT_NONE (0x00000000UL) /*!< DMA repeat disable */ +#define DMA_RPT_SRC (DMA_CHCTL_SRPTEN) /*!< DMA source repeat enable */ +#define DMA_RPT_DEST (DMA_CHCTL_DRPTEN) /*!< DMA destination repeat enable */ +#define DMA_RPT_BOTH (DMA_CHCTL_SRPTEN | DMA_CHCTL_DRPTEN) /*!< DMA source & destination repeat enable */ + +/** + * @} + */ + +/** + * @defgroup DMA_NonSeq_Config DMA non-sequence mode function config + * @{ + */ +#define DMA_NON_SEQ_NONE (0x00000000UL) /*!< DMA non-sequence disable */ +#define DMA_NON_SEQ_SRC (DMA_CHCTL_SNSEQEN) /*!< DMA source non-sequence enable */ +#define DMA_NON_SEQ_DEST (DMA_CHCTL_DNSEQEN) /*!< DMA destination non-sequence enable */ +#define DMA_NON_SEQ_BOTH (DMA_CHCTL_SNSEQEN | DMA_CHCTL_DNSEQEN) /*!< DMA source & destination non-sequence enable */ + +/** + * @} + */ + +/** + * @defgroup DMA_Reconfig_Count_Sel DMA reconfig count mode selection + * @{ + */ +#define DMA_RC_CNT_KEEP (0x00000000UL) /*!< Keep the original counting method */ +#define DMA_RC_CNT_SRC (DMA_RCFGCTL_CNTMD_0) /*!< Use source address counting method */ +#define DMA_RC_CNT_DEST (DMA_RCFGCTL_CNTMD_1) /*!< Use destination address counting method */ +/** + * @} + */ + +/** + * @defgroup DMA_Reconfig_DestAddr_Sel DMA reconfig destination address mode selection + * @{ + */ +#define DMA_RC_DEST_ADDR_KEEP (0x00000000UL) /*!< Destination address Keep the original mode */ +#define DMA_RC_DEST_ADDR_NS (DMA_RCFGCTL_DARMD_0) /*!< Destination address non-sequence */ +#define DMA_RC_DEST_ADDR_RPT (DMA_RCFGCTL_DARMD_1) /*!< Destination address repeat */ +/** + * @} + */ + +/** + * @defgroup DMA_Reconfig_SrcAddr_Sel DMA reconfig source address mode selection + * @{ + */ +#define DMA_RC_SRC_ADDR_KEEP (0x00000000UL) /*!< Source address Keep the original mode */ +#define DMA_RC_SRC_ADDR_NS (DMA_RCFGCTL_SARMD_0) /*!< Source address non-sequence */ +#define DMA_RC_SRC_ADDR_RPT (DMA_RCFGCTL_SARMD_1) /*!< Source address repeat */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup DMA_Global_Functions + * @{ + */ +void DMA_Cmd(CM_DMA_TypeDef *DMAx, en_functional_state_t enNewState); + +void DMA_ErrIntCmd(CM_DMA_TypeDef *DMAx, uint32_t u32ErrInt, en_functional_state_t enNewState); +en_flag_status_t DMA_GetErrStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Flag); +void DMA_ClearErrStatus(CM_DMA_TypeDef *DMAx, uint32_t u32Flag); + +void DMA_TransCompleteIntCmd(CM_DMA_TypeDef *DMAx, uint32_t u32TransCompleteInt, en_functional_state_t enNewState); +en_flag_status_t DMA_GetTransCompleteStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Flag); +void DMA_ClearTransCompleteStatus(CM_DMA_TypeDef *DMAx, uint32_t u32Flag); + +void DMA_MxChCmd(CM_DMA_TypeDef *DMAx, uint8_t u8MxCh, en_functional_state_t enNewState); +int32_t DMA_ChCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState); + +en_flag_status_t DMA_GetRequestStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Status); +en_flag_status_t DMA_GetTransStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Status); + +int32_t DMA_SetSrcAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr); +int32_t DMA_SetDestAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr); +int32_t DMA_SetTransCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Count); +int32_t DMA_SetBlockSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size); + +int32_t DMA_SetSrcRepeatSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size); +int32_t DMA_SetDestRepeatSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size); +int32_t DMA_SetNonSeqSrcCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Count); +int32_t DMA_SetNonSeqDestCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Count); +int32_t DMA_SetNonSeqSrcOffset(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Offset); +int32_t DMA_SetNonSeqDestOffset(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Offset); + +void DMA_SetLlpAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr); + +int32_t DMA_StructInit(stc_dma_init_t *pstcDmaInit); +int32_t DMA_Init(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_init_t *pstcDmaInit); +void DMA_DeInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch); + +int32_t DMA_RepeatStructInit(stc_dma_repeat_init_t *pstcDmaRepeatInit); +int32_t DMA_RepeatInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_repeat_init_t *pstcDmaRepeatInit); + +int32_t DMA_NonSeqStructInit(stc_dma_nonseq_init_t *pstcDmaNonSeqInit); +int32_t DMA_NonSeqInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_nonseq_init_t *pstcDmaNonSeqInit); + +int32_t DMA_LlpStructInit(stc_dma_llp_init_t *pstcDmaLlpInit); +int32_t DMA_LlpInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_llp_init_t *pstcDmaLlpInit); + +void DMA_LlpCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState); + +int32_t DMA_ReconfigStructInit(stc_dma_reconfig_init_t *pstcDmaRCInit); +int32_t DMA_ReconfigInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_reconfig_init_t *pstcDmaRCInit); +void DMA_ReconfigCmd(CM_DMA_TypeDef *DMAx, en_functional_state_t enNewState); +void DMA_ReconfigLlpCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState); + +uint32_t DMA_GetSrcAddr(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetDestAddr(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetTransCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetBlockSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetSrcRepeatSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetDestRepeatSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetNonSeqSrcCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetNonSeqDestCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetNonSeqSrcOffset(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); +uint32_t DMA_GetNonSeqDestOffset(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch); + +/** + * @} + */ + +#endif /* LL_DMA_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DMA_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dmc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dmc.h new file mode 100644 index 00000000..3e619fe0 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dmc.h @@ -0,0 +1,416 @@ +/** + ******************************************************************************* + * @file hc32_ll_dmc.h + * @brief This file contains all the functions prototypes of the EXMC_DMC + * (External Memory Controller: Dynamic Memory Controller) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DMC_H__ +#define __HC32_LL_DMC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EXMC + * @{ + */ + +/** + * @addtogroup LL_DMC + * @{ + */ + +#if (LL_DMC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EXMC_DMC_Global_Types EXMC_DMC Global Types + * @{ + */ + +/** + * @brief EXMC_DMC Chip Configuration Structure definition + */ +typedef struct { + uint32_t u32AddrMask; /*!< Defines the address mask. + This parameter can be a value of @ref EXMC_DMC_Mask_Address. */ + uint32_t u32AddrMatch; /*!< Defines the address match. + This parameter can be a value between Min_Data = 0x80 and Max_Data = 0x87 */ + uint32_t u32AddrDecodeMode; /*!< Defines the address decode mode. + This parameter can be a value of @ref EXMC_DMC_Address_Decode_Mode. */ +} stc_exmc_dmc_chip_config_t; + +/** + * @brief EXMC_DMC Initialization Structure definition + */ +typedef struct { + uint32_t u32SampleClock; /*!< DMC sample clock. + This parameter can be a value of @ref EXMC_DMC_Sample_Clock. */ + uint32_t u32MemoryWidth; /*!< DMC memory width. + This parameter can be a value of @ref EXMC_DMC_Memory_Width. */ + uint32_t u32RefreshPeriod; /*!< DMC memory refresh period. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x7FFF */ + uint32_t u32ColumnBitsNumber; /*!< Defines the number of bits of column address. + This parameter can be a value of @ref EXMC_DMC_Column_Bits_Number. */ + uint32_t u32RowBitsNumber; /*!< Defines the number of bits of row address. + This parameter can be a value of @ref EXMC_DMC_Row_Bits_Number. */ + uint32_t u32AutoPrechargePin; /*!< Defines the auto-precharge pin. + This parameter can be a value of @ref EXMC_DMC_Auto_Precharge_Pin. */ + uint32_t u32MemClockSel; /*!< Defines the memory clock selection. + This parameter can be a value of @ref EXMC_DMC_Clock_Selection */ + uint32_t u32CkeOutputSel; /*!< Defines the CKE output selection. + This parameter can be a value of @ref EXMC_DMC_CKE_Output_Selection */ + uint32_t u32CkeDisablePeriod; /*!< Defines the CKE disable period. + This parameter can be a value between Min_Data = 0x00 and Max_Data = 0x3F */ + uint32_t u32MemBurst; /*!< Defines the number of data accesses. + This parameter can be a value of @ref EXMC_DMC_Memory_Burst. */ + uint32_t u32AutoRefreshChips; /*!< Defines the refresh command generation for the number of memory chips. + This parameter can be a value of @ref EXMC_DMC_Auto_Refresh_Chips. */ + struct { + uint8_t u8CASL; /*!< Defines the CAS latency in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8DQSS; /*!< Defines the DQSS in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 3 */ + uint8_t u8MRD; /*!< Defines the the mode register command time in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x7F */ + uint8_t u8RAS; /*!< Defines the RAS in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F */ + uint8_t u8RC; /*!< Defines the RC in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F */ + uint8_t u8RCD_B; /*!< Defines the RCD base value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8RCD_P; /*!< Defines the RCD append value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8RFC_B; /*!< Defines the RFC base value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x1F */ + uint8_t u8RFC_P; /*!< Defines the RFC append value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x1F */ + uint8_t u8RP_B; /*!< Defines the RP base value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8RP_P; /*!< Defines the RP append value in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8RRD; /*!< Defines the RRD in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F */ + uint8_t u8WR; /*!< Defines the WR in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8WTR; /*!< Defines the WTR in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8XP; /*!< Defines the XP in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint8_t u8XSR; /*!< Defines the XSR in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint8_t u8ESR; /*!< Defines the ESR in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + } stcTimingConfig; +} stc_exmc_dmc_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_DMC_Global_Macros EXMC_DMC Global Macros + * @{ + */ + +/** + * @defgroup EXMC_DMC_Memory_Width EXMC_DMC Memory Width + * @{ + */ +#define EXMC_DMC_MEMORY_WIDTH_16BIT (0UL) +#define EXMC_DMC_MEMORY_WIDTH_32BIT (DMC_BACR_DMCMW_0) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Chip EXMC_DMC Chip + * @{ + */ +#define EXMC_DMC_CHIP0 (0UL) /*!< Chip 0 */ +#define EXMC_DMC_CHIP1 (1UL) /*!< Chip 1 */ +#define EXMC_DMC_CHIP2 (2UL) /*!< Chip 2 */ +#define EXMC_DMC_CHIP3 (3UL) /*!< Chip 3 */ +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Bank EXMC_DMC Bank + * @{ + */ +#define EXMC_DMC_BANK0 (0UL) /*!< Bank 0 */ +#define EXMC_DMC_BANK1 (1UL) /*!< Bank 1 */ +#define EXMC_DMC_BANK2 (2UL) /*!< Bank 2 */ +#define EXMC_DMC_BANK3 (3UL) /*!< Bank 3 */ +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Current_Status EXMC_DMC Current Status + * @{ + */ +#define EXMC_DMC_CURR_STATUS_CONFIG (0UL) +#define EXMC_DMC_CURR_STATUS_RDY (DMC_STSR_STATUS_0) +#define EXMC_DMC_CURR_STATUS_PAUSED (DMC_STSR_STATUS_1) +#define EXMC_DMC_CURR_STATUS_LOWPOWER (DMC_STSR_STATUS) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Control_State EXMC_DMC Control State + * @{ + */ +#define EXMC_DMC_CTRL_STATE_GO (0UL) +#define EXMC_DMC_CTRL_STATE_SLEEP (1UL) +#define EXMC_DMC_CTRL_STATE_WAKEUP (2UL) +#define EXMC_DMC_CTRL_STATE_PAUSE (3UL) +#define EXMC_DMC_CTRL_STATE_CONFIG (4UL) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Command EXMC_DMC Command + * @{ + */ +#define EXMC_DMC_CMD_PRECHARGE_ALL (0UL) /*!< Precharge all */ +#define EXMC_DMC_CMD_AUTO_REFRESH (DMC_CMDR_CMD_0) /*!< Auto refresh */ +#define EXMC_DMC_CMD_MDREG_CONFIG (DMC_CMDR_CMD_1) /*!< Set memory device mode register */ +#define EXMC_DMC_CMD_NOP (DMC_CMDR_CMD) /*!< NOP */ +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Address_Decode_Mode EXMC_DMC Address Decode Mode + * @{ + */ +#define EXMC_DMC_CS_DECODE_ROWBANKCOL (0UL) /*!< Row -> Bank -> Column */ +#define EXMC_DMC_CS_DECODE_BANKROWCOL (DMC_CSCR_BRC) /*!< Bank -> Row -> Column */ +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Column_Bits_Number EXMC_DMC Column Bits Number + * @{ + */ +#define EXMC_DMC_COLUMN_BITS_NUM8 (0UL) +#define EXMC_DMC_COLUMN_BITS_NUM9 (1UL << DMC_CPCR_COLBS_POS) +#define EXMC_DMC_COLUMN_BITS_NUM10 (2UL << DMC_CPCR_COLBS_POS) +#define EXMC_DMC_COLUMN_BITS_NUM11 (3UL << DMC_CPCR_COLBS_POS) +#define EXMC_DMC_COLUMN_BITS_NUM12 (4UL << DMC_CPCR_COLBS_POS) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Row_Bits_Number EXMC_DMC Row Bits Number + * @{ + */ +#define EXMC_DMC_ROW_BITS_NUM11 (0UL) +#define EXMC_DMC_ROW_BITS_NUM12 (1UL << DMC_CPCR_ROWBS_POS) +#define EXMC_DMC_ROW_BITS_NUM13 (2UL << DMC_CPCR_ROWBS_POS) +#define EXMC_DMC_ROW_BITS_NUM14 (3UL << DMC_CPCR_ROWBS_POS) +#define EXMC_DMC_ROW_BITS_NUM15 (4UL << DMC_CPCR_ROWBS_POS) +#define EXMC_DMC_ROW_BITS_NUM16 (5UL << DMC_CPCR_ROWBS_POS) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Auto_Precharge_Pin EXMC_DMC Auto Pre-charge Pin + * @{ + */ +#define EXMC_DMC_AUTO_PRECHARGE_A8 (DMC_CPCR_APBS) +#define EXMC_DMC_AUTO_PRECHARGE_A10 (0UL) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_CKE_Output_Selection EXMC_DMC CKE Output Selection + * @{ + */ +#define EXMC_DMC_CKE_OUTPUT_ENABLE (0UL) +#define EXMC_DMC_CKE_OUTPUT_DISABLE (DMC_CPCR_CKEDIS) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Clock_Selection EXMC_DMC Clock Selection + * @{ + */ +#define EXMC_DMC_CLK_NORMAL_OUTPUT (0UL) +#define EXMC_DMC_CLK_NOP_STOP_OUTPUT (DMC_CPCR_CKSTOP) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Memory_Burst EXMC_DMC Memory Burst + * @{ + */ +#define EXMC_DMC_BURST_1BEAT (0UL) +#define EXMC_DMC_BURST_2BEAT (1UL << DMC_CPCR_BURST_POS) +#define EXMC_DMC_BURST_4BEAT (2UL << DMC_CPCR_BURST_POS) +#define EXMC_DMC_BURST_8BEAT (3UL << DMC_CPCR_BURST_POS) +#define EXMC_DMC_BURST_16BEAT (4UL << DMC_CPCR_BURST_POS) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Auto_Refresh_Chips EXMC_DMC Auto Refresh + * @{ + */ +#define EXMC_DMC_AUTO_REFRESH_1CHIP (0UL) +#define EXMC_DMC_AUTO_REFRESH_2CHIPS (DMC_CPCR_ACTCP_0) +#define EXMC_DMC_AUTO_REFRESH_3CHIPS (DMC_CPCR_ACTCP_1) +#define EXMC_DMC_AUTO_REFRESH_4CHIPS (DMC_CPCR_ACTCP) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Mask_Address EXMC_DMC Mask Address + * @{ + */ +#define EXMC_DMC_ADDR_MASK_16MB (0xFFUL) +#define EXMC_DMC_ADDR_MASK_32MB (0xFEUL) +#define EXMC_DMC_ADDR_MASK_64MB (0xFCUL) +#define EXMC_DMC_ADDR_MASK_128MB (0xF8UL) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Address_Space EXMC_DMC Address Space + * @{ + */ +#define EXMC_DMC_ADDR_MIN (0x80000000UL) +#define EXMC_DMC_ADDR_MAX (0x87FFFFFFUL) +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Sample_Clock EXMC_DMC Sample Clock + * @{ + */ +#define EXMC_DMC_SAMPLE_CLK_INTERNCLK (0UL) +#define EXMC_DMC_SAMPLE_CLK_INTERNCLK_INVT (DMC_BACR_CKSEL_0) +#define EXMC_DMC_SAMPLE_CLK_EXTCLK (DMC_BACR_CKSEL_1) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EXMC_DMC_Global_Functions + * @{ + */ + +/** + * @brief Get DMC status. + * @param None + * @retval Returned value can be one of the macros group @ref EXMC_DMC_Current_Status + * - EXMC_DMC_CURR_STATUS_CONFIG: Configure status + * - EXMC_DMC_CURR_STATUS_RDY: Ready status + * - EXMC_DMC_CURR_STATUS_PAUSED: Pause status + * - EXMC_DMC_CURR_STATUS_LOWPOWER: Sleep for low power status + */ +__STATIC_INLINE uint32_t EXMC_DMC_GetStatus(void) +{ + return READ_REG32_BIT(CM_DMC->STSR, DMC_STSR_STATUS); +} + +/* Initialization and configuration EXMC_DMC functions */ +int32_t EXMC_DMC_StructInit(stc_exmc_dmc_init_t *pstcDmcInit); +int32_t EXMC_DMC_Init(const stc_exmc_dmc_init_t *pstcDmcInit); +void EXMC_DMC_DeInit(void); + +void EXMC_DMC_Cmd(en_functional_state_t enNewState); +void EXMC_DMC_SetState(uint32_t u32State); + +int32_t EXMC_DMC_ChipConfig(uint32_t u32Chip, const stc_exmc_dmc_chip_config_t *pstcChipConfig); +uint32_t EXMC_DMC_GetChipStartAddr(uint32_t u32Chip); +uint32_t EXMC_DMC_GetChipEndAddr(uint32_t u32Chip); +void EXMC_DMC_SetCommand(uint32_t u32Chip, uint32_t u32Bank, uint32_t u32Cmd, uint32_t u32Addr); + +/** + * @} + */ + +#endif /* LL_DMC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DMC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dvp.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dvp.h new file mode 100644 index 00000000..706d0a92 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_dvp.h @@ -0,0 +1,296 @@ +/** + ******************************************************************************* + * @file hc32_ll_dvp.h + * @brief This file contains all the functions prototypes of the DVP(Digital + * Video Processor) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_DVP_H__ +#define __HC32_LL_DVP_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_DVP + * @{ + */ + +#if (LL_DVP_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup DVP_Global_Types DVP Global Types + * @{ + */ + +/** + * @brief DVP Initialization Structure definition + */ +typedef struct { + uint32_t u32SyncMode; /*!< The DVP sync mode. + This parameter can be a value of @ref DVP_Sync_Mode. */ + uint32_t u32DataWidth; /*!< The DVP data interface width. + This parameter can be a value of @ref DVP_Data_Width. */ + uint32_t u32CaptureMode; /*!< The DVP capture mode. + This parameter can be a value of @ref DVP_Capture_Mode. */ + uint32_t u32CaptureFreq; /*!< The DVP capture frequency. + This parameter can be a value of @ref DVP_Capture_Frequency. */ + uint32_t u32PIXCLKPolarity; /*!< The DVP_PIXCLK Polarity. + This parameter can be a value of @ref DVP_PIXCLK_Polarity. */ + uint32_t u32HSYNCPolarity; /*!< The DVP_HSYNC Polarity. + This parameter can be a value of @ref DVP_HSYNC_Polarity. */ + uint32_t u32VSYNCPolarity; /*!< The DVP_VSYNC Polarity. + This parameter can be a value of @ref DVP_VSYNC_Polarity. */ +} stc_dvp_init_t; + +/** + * @brief DVP Crop Window Configure definition + */ +typedef struct { + uint16_t u16RowStartLine; /*!< The DVP window row start line. + This parameter can be a value between 0x00 and 0x3FFF */ + uint16_t u16ColoumStartLine; /*!< The DVP window coloum start line. + This parameter can be a value between 0x00 and 0x3FFF */ + uint16_t u16RowLineSize; /*!< The DVP window row line size. + This parameter can be a value between 0x04 and 0x3FFF */ + uint16_t u16ColoumLineSize; /*!< The DVP window coloum line size. + This parameter can be a value between 0x00 and 0x3FFF */ +} stc_dvp_crop_window_config_t; + +/** + * @brief DVP Software Sync Code definition + */ +typedef struct { + uint8_t u8FrameStartSyncCode; /*!< The sync code of the frame start delimiter. + This parameter can be a value between 0x00 and 0xFF */ + uint8_t u8LineStartSyncCode; /*!< The sync code of the line start delimiter. + This parameter can be a value between 0x00 and 0xFF */ + uint8_t u8LineEndSyncCode; /*!< The sync code of the line end delimiter. + This parameter can be a value between 0x00 and 0xFF */ + uint8_t u8FrameEndSyncCode; /*!< The sync code of the frame end delimiter. + This parameter can be a value between 0x00 and 0xFF */ +} stc_dvp_sw_sync_code_t; + +/** + * @brief DVP Software Mask Code definition + */ +typedef struct { + uint8_t u8FrameStartMaskCode; /*!< The mask code of the frame start delimiter. + This parameter can be a value between between 0x00 and 0xFF */ + uint8_t u8LineStartMaskCode; /*!< The mask code of the line start delimiter. + This parameter can be a value between between 0x00 and 0xFF */ + uint8_t u8LineEndMaskCode; /*!< The mask code of the line end delimiter. + This parameter can be a value between between 0x00 and 0xFF */ + uint8_t u8FrameEndMaskCode; /*!< The mask code of the frame end delimiter. + This parameter can be a value between between 0x00 and 0xFF */ +} stc_dvp_sw_mask_code_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DVP_Global_Macros DVP Global Macros + * @{ + */ + +/** + * @defgroup DVP_Capture_Mode DVP Capture Mode + * @{ + */ +#define DVP_CAPT_MD_CONTINUOS_FRAME (0UL) +#define DVP_CAPT_MD_SINGLE_FRAME (DVP_CTR_CAPMD) +/** + * @} + */ + +/** + * @defgroup DVP_Sync_Mode DVP Sync Mode + * @{ + */ +#define DVP_SYNC_MD_HW (0UL) /*!< Hardware sync */ +#define DVP_SYNC_MD_SW (DVP_CTR_SWSYNC) /*!< Software sync */ +/** + * @} + */ + +/** + * @defgroup DVP_PIXCLK_Polarity DVP PIXCLK Polarity + * @{ + */ +#define DVP_PIXCLK_FALLING (0UL) /*!< DVP_PIXCLK active on Falling edge */ +#define DVP_PIXCLK_RISING (DVP_CTR_PIXCKSEL) /*!< DVP_PIXCLK active on Rising edge */ +/** + * @} + */ + +/** + * @defgroup DVP_HSYNC_Polarity DVP HSYNC Polarity + * @{ + */ +#define DVP_HSYNC_LOW (0UL) /*!< DVP_HSYNC active Low */ +#define DVP_HSYNC_HIGH (DVP_CTR_HSYNCSEL) /*!< DVP_HSYNC active High */ +/** + * @} + */ + +/** + * @defgroup DVP_VSYNC_Polarity DVP VSYNC Polarity + * @{ + */ +#define DVP_VSYNC_LOW (0UL) /*!< DVP_VSYNC active Low */ +#define DVP_VSYNC_HIGH (DVP_CTR_VSYNCSEL) /*!< DVP_VSYNC active High */ +/** + * @} + */ + +/** + * @defgroup DVP_Capture_Frequency DVP Capture Frequency + * @{ + */ +#define DVP_CAPT_FREQ_ALL_FRAME (0UL) /*!< All frames are captured */ +#define DVP_CAPT_FREQ_ONT_TIME_2FRAME (DVP_CTR_CAPFRC_0) /*!< One frame per 2 frames captured */ +#define DVP_CAPT_FREQ_ONT_TIME_4FRAME (DVP_CTR_CAPFRC_1) /*!< One frame per 4 frames captured */ +/** + * @} + */ + +/** + * @defgroup DVP_Data_Width DVP Data Width + * @{ + */ +#define DVP_DATA_WIDTH_8BIT (0UL) /*!< DVP captures 8-bit data on every DVP_PIXCLK clock */ +#define DVP_DATA_WIDTH_10BIT (DVP_CTR_BITSEL_0) /*!< DVP captures 10-bit data on every DVP_PIXCLK clock */ +#define DVP_DATA_WIDTH_12BIT (DVP_CTR_BITSEL_1) /*!< DVP captures 12-bit data on every DVP_PIXCLK clock */ +#define DVP_DATA_WIDTH_14BIT (DVP_CTR_BITSEL) /*!< DVP captures 14-bit data on every DVP_PIXCLK clock */ +/** + * @} + */ + +/** + * @defgroup DVP_Flag DVP Flag + * @{ + */ +#define DVP_FLAG_FRAME_START (DVP_STR_FSF) /*!< Frame start flag */ +#define DVP_FLAG_LINE_START (DVP_STR_LSF) /*!< Line start flag */ +#define DVP_FLAG_LINE_END (DVP_STR_LEF) /*!< Line end flag */ +#define DVP_FLAG_FRAME_END (DVP_STR_FEF) /*!< Frame end flag */ +#define DVP_FLAG_FIFO_OVF (DVP_STR_FIFOERF) /*!< FIFO overflow error flag */ +#define DVP_FLAG_SYNC_ERR (DVP_STR_SQUERF) /*!< Sync error flag */ +#define DVP_FLAG_ALL (DVP_FLAG_SYNC_ERR | \ + DVP_FLAG_FIFO_OVF | \ + DVP_FLAG_LINE_END | \ + DVP_FLAG_LINE_START | \ + DVP_FLAG_FRAME_END | \ + DVP_FLAG_FRAME_START) +/** + * @} + */ + +/** + * @defgroup DVP_Interrupt DVP Interrupt + * @{ + */ +#define DVP_INT_FRAME_START (DVP_IER_FSIEN) /*!< Frame start interrupt */ +#define DVP_INT_LINE_START (DVP_IER_LSIEN) /*!< Line start interrupt */ +#define DVP_INT_LINE_END (DVP_IER_LEIEN) /*!< Line end interrupt */ +#define DVP_INT_FRAME_END (DVP_IER_FEIEN) /*!< Frame end interrupt */ +#define DVP_INT_FIFO_OVF (DVP_IER_FIFOERIEN) /*!< FIFO overflow error interrupt */ +#define DVP_INT_SYNC_ERR (DVP_IER_SQUERIEN) /*!< Sync error interrupt */ +#define DVP_INT_ALL (DVP_INT_SYNC_ERR | \ + DVP_INT_FIFO_OVF | \ + DVP_INT_LINE_END | \ + DVP_INT_LINE_START | \ + DVP_INT_FRAME_END | \ + DVP_INT_FRAME_START) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup DVP_Global_Functions + * @{ + */ +int32_t DVP_StructInit(stc_dvp_init_t *pstcDvpInit); +int32_t DVP_Init(const stc_dvp_init_t *pstcDvpInit); +void DVP_DeInit(void); + +void DVP_Cmd(en_functional_state_t enNewState); +void DVP_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +void DVP_CropCmd(en_functional_state_t enNewState); +void DVP_JPEGCmd(en_functional_state_t enNewState); +void DVP_CaptrueCmd(en_functional_state_t enNewState); +en_flag_status_t DVP_GetStatus(uint32_t u32Flag); +void DVP_ClearStatus(uint32_t u32Flag); +int32_t DVP_SetSWSyncCode(const stc_dvp_sw_sync_code_t *pstcSyncCode); +int32_t DVP_SetSWMaskCode(const stc_dvp_sw_mask_code_t *pstcMaskCode); +int32_t DVP_CropWindowConfig(const stc_dvp_crop_window_config_t *pstcConfig); +/** + * @} + */ + +#endif /* LL_DVP_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_DVP_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_efm.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_efm.h new file mode 100644 index 00000000..2de71324 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_efm.h @@ -0,0 +1,680 @@ +/** + ******************************************************************************* + * @file hc32_ll_efm.h + * @brief This file contains all the functions prototypes of the EFM driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_EFM_H__ +#define __HC32_LL_EFM_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EFM + * @{ + */ + +#if (LL_EFM_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EFM_Global_Types EFM Global Types + * @{ + */ +/** + * @brief EFM unique ID definition + */ +typedef struct { + uint32_t u32UniqueID0; /*!< unique ID 0. */ + uint32_t u32UniqueID1; /*!< unique ID 1. */ + uint32_t u32UniqueID2; /*!< unique ID 2. */ +} stc_efm_unique_id_t; + +typedef struct { + uint32_t u32State; + uint32_t u32Addr; + uint32_t u32Size; +} stc_efm_remap_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EFM_Global_Macros EFM Global Macros + * @{ + */ +/** + * @defgroup EFM_Address EFM Address Area + * @{ + */ +#define EFM_START_ADDR (0x00000000UL) /*!< Flash start address */ + +#define EFM_END_ADDR (0x001FFFFFUL) /*!< Flash end address */ +#define EFM_OTP_START_ADDR1 (0x00000000UL) /*!< OTP start address */ +#define EFM_OTP_END_ADDR1 (0x0001FFFFUL) +#define EFM_OTP_START_ADDR (0x03000000UL) +#define EFM_OTP_END_ADDR (0x030017FFUL) /*!< OTP end address */ +#define EFM_OTP_LOCK_ADDR_START (0x03001800UL) /*!< OTP lock address */ +#define EFM_OTP_LOCK_ADDR_END (0x03001AD7UL) /*!< OTP lock address */ +#define EFM_OTP_ENABLE_ADDR (0x03001AD8UL) +#define EFM_FLASH_1_START_ADDR (0x00100000UL) + +/** + * @} + */ + +/** + * @defgroup EFM_Chip_Sel EFM Chip Selection + * @{ + */ +#define EFM_CHIP0 (EFM_FSTP_F0STP) +#define EFM_CHIP1 (EFM_FSTP_F1STP) +#define EFM_CHIP_ALL (EFM_FSTP_F0STP | EFM_FSTP_F1STP) + +/** + * @} + */ + +/** + * @defgroup EFM_Bus_Status EFM Bus Status + * @{ + */ +#define EFM_BUS_HOLD (0x0UL) /*!< Bus busy while flash program or erase */ +#define EFM_BUS_RELEASE (0x1UL) /*!< Bus release while flash program or erase */ +/** + * @} + */ + +/** + * @defgroup EFM_Wait_Cycle EFM Wait Cycle + * @{ + */ + +#define EFM_WAIT_CYCLE0 (0U << EFM_FRMC_FLWT_POS) /*!< Don't insert read wait cycle */ +#define EFM_WAIT_CYCLE1 (1U << EFM_FRMC_FLWT_POS) /*!< Insert 1 read wait cycle */ + +#define EFM_WAIT_CYCLE2 (2U << EFM_FRMC_FLWT_POS) /*!< Insert 2 read wait cycles */ +#define EFM_WAIT_CYCLE3 (3U << EFM_FRMC_FLWT_POS) /*!< Insert 3 read wait cycles */ +#define EFM_WAIT_CYCLE4 (4U << EFM_FRMC_FLWT_POS) /*!< Insert 4 read wait cycles */ +#define EFM_WAIT_CYCLE5 (5U << EFM_FRMC_FLWT_POS) /*!< Insert 5 read wait cycles */ +#define EFM_WAIT_CYCLE6 (6U << EFM_FRMC_FLWT_POS) /*!< Insert 6 read wait cycles */ +#define EFM_WAIT_CYCLE7 (7U << EFM_FRMC_FLWT_POS) /*!< Insert 7 read wait cycles */ +#define EFM_WAIT_CYCLE8 (8U << EFM_FRMC_FLWT_POS) /*!< Insert 8 read wait cycles */ +#define EFM_WAIT_CYCLE9 (9U << EFM_FRMC_FLWT_POS) /*!< Insert 9 read wait cycles */ +#define EFM_WAIT_CYCLE10 (10U << EFM_FRMC_FLWT_POS) /*!< Insert 10 read wait cycles */ +#define EFM_WAIT_CYCLE11 (11U << EFM_FRMC_FLWT_POS) /*!< Insert 11 read wait cycles */ +#define EFM_WAIT_CYCLE12 (12U << EFM_FRMC_FLWT_POS) /*!< Insert 12 read wait cycles */ +#define EFM_WAIT_CYCLE13 (13U << EFM_FRMC_FLWT_POS) /*!< Insert 13 read wait cycles */ +#define EFM_WAIT_CYCLE14 (14U << EFM_FRMC_FLWT_POS) /*!< Insert 14 read wait cycles */ +#define EFM_WAIT_CYCLE15 (15U << EFM_FRMC_FLWT_POS) /*!< Insert 15 read wait cycles */ +/** + * @} + */ + +/** + * @defgroup EFM_Swap_Address EFM Swap Address + * @{ + */ +#define EFM_SWAP_ADDR (0x03002000UL) +#define EFM_SWAP_DATA (0x005A5A5AUL) +/** + * @} + */ + +/** + * @defgroup EFM_WriteLock_Sel EFM Write Protect Lock Selection + * @{ + */ +#define EFM_WRLOCK0 (EFM_WLOCK_WLOCK_0) /*!< F0NWPRT0 controlled sector lock */ +#define EFM_WRLOCK1 (EFM_WLOCK_WLOCK_1) /*!< F0NWPRT1 controlled sector lock */ +#define EFM_WRLOCK2 (EFM_WLOCK_WLOCK_2) /*!< F0NWPRT2 controlled sector lock */ +#define EFM_WRLOCK3 (EFM_WLOCK_WLOCK_3) /*!< F0NWPRT3 controlled sector lock */ +#define EFM_WRLOCK4 (EFM_WLOCK_WLOCK_4) /*!< F1NWPRT0 controlled sector lock */ +#define EFM_WRLOCK5 (EFM_WLOCK_WLOCK_5) /*!< F1NWPRT1 controlled sector lock */ +#define EFM_WRLOCK6 (EFM_WLOCK_WLOCK_6) /*!< F1NWPRT2 controlled sector lock */ +#define EFM_WRLOCK7 (EFM_WLOCK_WLOCK_7) /*!< F1NWPRT3 controlled sector lock */ +/** + * @} + */ + +/** + * @defgroup EFM_OperateMode_Sel EFM Operate Mode Selection + * @{ + */ +#define EFM_MD_READONLY (0x0UL << EFM_FWMC_PEMOD_POS) /*!< Read only mode */ +#define EFM_MD_PGM_SINGLE (0x1UL << EFM_FWMC_PEMOD_POS) /*!< Program single mode */ +#define EFM_MD_PGM_READBACK (0x2UL << EFM_FWMC_PEMOD_POS) /*!< Program and read back mode */ +#define EFM_MD_PGM_SEQ (0x3UL << EFM_FWMC_PEMOD_POS) /*!< Program sequence mode */ +#define EFM_MD_ERASE_SECTOR (0x4UL << EFM_FWMC_PEMOD_POS) /*!< Sector erase mode */ + +#define EFM_MD_ERASE_ONE_CHIP (0x5UL << EFM_FWMC_PEMOD_POS) /*!< A flash Chip erase mode */ +#define EFM_MD_ERASE_ALL_CHIP (0x6UL << EFM_FWMC_PEMOD_POS) /*!< All chip erase mode */ + +/** + * @} + */ + +/** + * @defgroup EFM_Flag_Sel EFM Flag Selection + * @{ + */ +#define EFM_FLAG_OTPWERR (EFM_FSR_OTPWERR0) /*!< EFM Flash0 otp Programming/erase error flag. */ +#define EFM_FLAG_PEPRTERR (EFM_FSR_PRTWERR0) /*!< EFM Flash0 write protect address error flag. */ +#define EFM_FLAG_PGSZERR (EFM_FSR_PGSZERR0) /*!< EFM Flash0 programming size error flag. */ +#define EFM_FLAG_PGMISMTCH (EFM_FSR_MISMTCH0) /*!< EFM Flash0 programming missing match error flag. */ +#define EFM_FLAG_OPTEND (EFM_FSR_OPTEND0) /*!< EFM Flash0 end of operation flag. */ +#define EFM_FLAG_COLERR (EFM_FSR_COLERR0) /*!< EFM Flash0 read collide error flag. */ +#define EFM_FLAG_RDY (EFM_FSR_RDY0) /*!< EFM Flash0 ready flag. */ +#define EFM_FLAG_PEPRTERR1 (EFM_FSR_PRTWERR1) /*!< EFM Flash1 write protect address error flag. */ +#define EFM_FLAG_PGSZERR1 (EFM_FSR_PGSZERR1) /*!< EFM Flash1 programming size error flag. */ +#define EFM_FLAG_PGMISMTCH1 (EFM_FSR_MISMTCH1) /*!< EFM Flash1 programming missing match error flag. */ +#define EFM_FLAG_OPTEND1 (EFM_FSR_OPTEND1) /*!< EFM Flash1 end of operation flag. */ +#define EFM_FLAG_COLERR1 (EFM_FSR_COLERR1) /*!< EFM Flash1 read collide error flag. */ +#define EFM_FLAG_RDY1 (EFM_FSR_RDY1) /*!< EFM Flash1 ready flag. */ + +#define EFM_FLAG_ALL (EFM_FLAG_OTPWERR | EFM_FLAG_PEPRTERR | EFM_FLAG_PGSZERR | EFM_FLAG_PGMISMTCH | \ + EFM_FLAG_OPTEND | EFM_FLAG_COLERR | EFM_FLAG_PEPRTERR1 | EFM_FLAG_PGSZERR1 | \ + EFM_FLAG_OPTEND1 | EFM_FLAG_COLERR1 | EFM_FLAG_RDY | EFM_FLAG_PGMISMTCH1 | \ + EFM_FLAG_RDY1) + +/** + * @} + */ + +/** + * @defgroup EFM_Interrupt_Sel EFM Interrupt Selection + * @{ + */ +#define EFM_INT_PEERR (EFM_FITE_PEERRITE) /*!< Program/erase error Interrupt source */ +#define EFM_INT_OPTEND (EFM_FITE_OPTENDITE) /*!< End of EFM operation Interrupt source */ +#define EFM_INT_COLERR (EFM_FITE_COLERRITE) /*!< Read collide error Interrupt source */ + +#define EFM_INT_ALL (EFM_FITE_PEERRITE | EFM_FITE_OPTENDITE | EFM_FITE_COLERRITE) +/** + * @} + */ + +/** + * @defgroup EFM_Keys EFM Keys + * @{ + */ +#define EFM_REG_UNLOCK_KEY1 (0x0123UL) +#define EFM_REG_UNLOCK_KEY2 (0x3210UL) +#define EFM_REG_LOCK_KEY (0x0000UL) +/** + * @} + */ + +/** + * @defgroup EFM_Sector_Size EFM Sector Size + * @{ + */ +#define SECTOR_SIZE (0x2000UL) + +/** + * @} + */ + +/** + * @defgroup EFM_Sector_Address EFM Sector Address + * @{ + */ +#define EFM_SECTOR_ADDR(x) (uint32_t)(SECTOR_SIZE * (x)) +/** + * @} + */ + +/** + * @defgroup EFM_OTP_Base_Address EFM Otp Base Address + * @{ + */ +#define EFM_OTP_BASE1_ADDR (0x00000000UL) +#define EFM_OTP_BASE1_SIZE (0x2000UL) +#define EFM_OTP_BASE1_OFFSET (0UL) +#define EFM_OTP_BASE2_ADDR (0x03000000UL) +#define EFM_OTP_BASE2_SIZE (0x800UL) +#define EFM_OTP_BASE2_OFFSET (16UL) +#define EFM_OTP_BASE3_ADDR (0x03001000UL) +#define EFM_OTP_BASE3_SIZE (0x100UL) +#define EFM_OTP_BASE3_OFFSET (18UL) +#define EFM_OTP_BASE4_ADDR (0x03001400UL) +#define EFM_OTP_BASE4_SIZE (0x10UL) +#define EFM_OTP_BASE4_OFFSET (22UL) +#define EFM_OTP_BASE5_ADDR (0x03001600UL) +#define EFM_OTP_BASE5_SIZE (0x04UL) +#define EFM_OTP_BASE5_OFFSET (54UL) +#define EFM_OTP_LOCK_ADDR (0x03001800UL) +/** + * @} + */ + +/** + * @defgroup EFM_OTP_Address EFM Otp Address + * @{ + */ +#define EFM_OTP_BLOCK0 (EFM_OTP_BASE1_ADDR + ((0UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK1 (EFM_OTP_BASE1_ADDR + ((1UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK2 (EFM_OTP_BASE1_ADDR + ((2UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK3 (EFM_OTP_BASE1_ADDR + ((3UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK4 (EFM_OTP_BASE1_ADDR + ((4UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK5 (EFM_OTP_BASE1_ADDR + ((5UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK6 (EFM_OTP_BASE1_ADDR + ((6UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK7 (EFM_OTP_BASE1_ADDR + ((7UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK8 (EFM_OTP_BASE1_ADDR + ((8UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK9 (EFM_OTP_BASE1_ADDR + ((9UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK10 (EFM_OTP_BASE1_ADDR + ((10UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK11 (EFM_OTP_BASE1_ADDR + ((11UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK12 (EFM_OTP_BASE1_ADDR + ((12UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK13 (EFM_OTP_BASE1_ADDR + ((13UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) +#define EFM_OTP_BLOCK14 (EFM_OTP_BASE1_ADDR + ((14UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) + +#define EFM_OTP_BLOCK15 (EFM_OTP_BASE1_ADDR + ((15UL - EFM_OTP_BASE1_OFFSET) * EFM_OTP_BASE1_SIZE)) + +#define EFM_OTP_BLOCK16 (EFM_OTP_BASE2_ADDR + ((16UL - EFM_OTP_BASE2_OFFSET) * EFM_OTP_BASE2_SIZE)) +#define EFM_OTP_BLOCK17 (EFM_OTP_BASE2_ADDR + ((17UL - EFM_OTP_BASE2_OFFSET) * EFM_OTP_BASE2_SIZE)) + +#define EFM_OTP_BLOCK18 (EFM_OTP_BASE3_ADDR + ((18UL - EFM_OTP_BASE3_OFFSET) * EFM_OTP_BASE3_SIZE)) +#define EFM_OTP_BLOCK19 (EFM_OTP_BASE3_ADDR + ((19UL - EFM_OTP_BASE3_OFFSET) * EFM_OTP_BASE3_SIZE)) +#define EFM_OTP_BLOCK20 (EFM_OTP_BASE3_ADDR + ((20UL - EFM_OTP_BASE3_OFFSET) * EFM_OTP_BASE3_SIZE)) +#define EFM_OTP_BLOCK21 (EFM_OTP_BASE3_ADDR + ((21UL - EFM_OTP_BASE3_OFFSET) * EFM_OTP_BASE3_SIZE)) + +#define EFM_OTP_BLOCK22 (EFM_OTP_BASE4_ADDR + ((22UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK23 (EFM_OTP_BASE4_ADDR + ((23UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK24 (EFM_OTP_BASE4_ADDR + ((24UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK25 (EFM_OTP_BASE4_ADDR + ((25UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK26 (EFM_OTP_BASE4_ADDR + ((26UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK27 (EFM_OTP_BASE4_ADDR + ((27UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK28 (EFM_OTP_BASE4_ADDR + ((28UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK29 (EFM_OTP_BASE4_ADDR + ((29UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK30 (EFM_OTP_BASE4_ADDR + ((30UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK31 (EFM_OTP_BASE4_ADDR + ((31UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK32 (EFM_OTP_BASE4_ADDR + ((32UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK33 (EFM_OTP_BASE4_ADDR + ((33UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK34 (EFM_OTP_BASE4_ADDR + ((34UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK35 (EFM_OTP_BASE4_ADDR + ((35UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK36 (EFM_OTP_BASE4_ADDR + ((36UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK37 (EFM_OTP_BASE4_ADDR + ((37UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK38 (EFM_OTP_BASE4_ADDR + ((38UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK39 (EFM_OTP_BASE4_ADDR + ((39UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK40 (EFM_OTP_BASE4_ADDR + ((40UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK41 (EFM_OTP_BASE4_ADDR + ((41UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK42 (EFM_OTP_BASE4_ADDR + ((42UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK43 (EFM_OTP_BASE4_ADDR + ((43UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK44 (EFM_OTP_BASE4_ADDR + ((44UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK45 (EFM_OTP_BASE4_ADDR + ((45UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK46 (EFM_OTP_BASE4_ADDR + ((46UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK47 (EFM_OTP_BASE4_ADDR + ((47UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK48 (EFM_OTP_BASE4_ADDR + ((48UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK49 (EFM_OTP_BASE4_ADDR + ((49UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK50 (EFM_OTP_BASE4_ADDR + ((50UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK51 (EFM_OTP_BASE4_ADDR + ((51UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK52 (EFM_OTP_BASE4_ADDR + ((52UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) +#define EFM_OTP_BLOCK53 (EFM_OTP_BASE4_ADDR + ((53UL - EFM_OTP_BASE4_OFFSET) * EFM_OTP_BASE4_SIZE)) + +#define EFM_OTP_BLOCK54 (EFM_OTP_BASE5_ADDR + ((54UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK55 (EFM_OTP_BASE5_ADDR + ((55UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK56 (EFM_OTP_BASE5_ADDR + ((56UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK57 (EFM_OTP_BASE5_ADDR + ((57UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK58 (EFM_OTP_BASE5_ADDR + ((58UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK59 (EFM_OTP_BASE5_ADDR + ((59UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK60 (EFM_OTP_BASE5_ADDR + ((60UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK61 (EFM_OTP_BASE5_ADDR + ((61UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK62 (EFM_OTP_BASE5_ADDR + ((62UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK63 (EFM_OTP_BASE5_ADDR + ((63UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK64 (EFM_OTP_BASE5_ADDR + ((64UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK65 (EFM_OTP_BASE5_ADDR + ((65UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK66 (EFM_OTP_BASE5_ADDR + ((66UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK67 (EFM_OTP_BASE5_ADDR + ((67UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK68 (EFM_OTP_BASE5_ADDR + ((68UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK69 (EFM_OTP_BASE5_ADDR + ((69UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK70 (EFM_OTP_BASE5_ADDR + ((70UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK71 (EFM_OTP_BASE5_ADDR + ((71UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK72 (EFM_OTP_BASE5_ADDR + ((72UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK73 (EFM_OTP_BASE5_ADDR + ((73UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK74 (EFM_OTP_BASE5_ADDR + ((74UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK75 (EFM_OTP_BASE5_ADDR + ((75UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK76 (EFM_OTP_BASE5_ADDR + ((76UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK77 (EFM_OTP_BASE5_ADDR + ((77UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK78 (EFM_OTP_BASE5_ADDR + ((78UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK79 (EFM_OTP_BASE5_ADDR + ((79UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK80 (EFM_OTP_BASE5_ADDR + ((80UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK81 (EFM_OTP_BASE5_ADDR + ((81UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK82 (EFM_OTP_BASE5_ADDR + ((82UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK83 (EFM_OTP_BASE5_ADDR + ((83UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK84 (EFM_OTP_BASE5_ADDR + ((84UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK85 (EFM_OTP_BASE5_ADDR + ((85UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK86 (EFM_OTP_BASE5_ADDR + ((86UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK87 (EFM_OTP_BASE5_ADDR + ((87UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK88 (EFM_OTP_BASE5_ADDR + ((88UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK89 (EFM_OTP_BASE5_ADDR + ((89UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK90 (EFM_OTP_BASE5_ADDR + ((90UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK91 (EFM_OTP_BASE5_ADDR + ((91UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK92 (EFM_OTP_BASE5_ADDR + ((92UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK93 (EFM_OTP_BASE5_ADDR + ((93UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK94 (EFM_OTP_BASE5_ADDR + ((94UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK95 (EFM_OTP_BASE5_ADDR + ((95UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK96 (EFM_OTP_BASE5_ADDR + ((96UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK97 (EFM_OTP_BASE5_ADDR + ((97UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK98 (EFM_OTP_BASE5_ADDR + ((98UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK99 (EFM_OTP_BASE5_ADDR + ((99UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK100 (EFM_OTP_BASE5_ADDR + ((100UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK101 (EFM_OTP_BASE5_ADDR + ((101UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK102 (EFM_OTP_BASE5_ADDR + ((102UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK103 (EFM_OTP_BASE5_ADDR + ((103UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK104 (EFM_OTP_BASE5_ADDR + ((104UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK105 (EFM_OTP_BASE5_ADDR + ((105UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK106 (EFM_OTP_BASE5_ADDR + ((106UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK107 (EFM_OTP_BASE5_ADDR + ((107UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK108 (EFM_OTP_BASE5_ADDR + ((108UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK109 (EFM_OTP_BASE5_ADDR + ((109UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK110 (EFM_OTP_BASE5_ADDR + ((110UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK111 (EFM_OTP_BASE5_ADDR + ((111UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK112 (EFM_OTP_BASE5_ADDR + ((112UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK113 (EFM_OTP_BASE5_ADDR + ((113UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK114 (EFM_OTP_BASE5_ADDR + ((114UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK115 (EFM_OTP_BASE5_ADDR + ((115UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK116 (EFM_OTP_BASE5_ADDR + ((116UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK117 (EFM_OTP_BASE5_ADDR + ((117UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK118 (EFM_OTP_BASE5_ADDR + ((118UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK119 (EFM_OTP_BASE5_ADDR + ((119UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK120 (EFM_OTP_BASE5_ADDR + ((120UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK121 (EFM_OTP_BASE5_ADDR + ((121UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK122 (EFM_OTP_BASE5_ADDR + ((122UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK123 (EFM_OTP_BASE5_ADDR + ((123UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK124 (EFM_OTP_BASE5_ADDR + ((124UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK125 (EFM_OTP_BASE5_ADDR + ((125UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK126 (EFM_OTP_BASE5_ADDR + ((126UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK127 (EFM_OTP_BASE5_ADDR + ((127UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK128 (EFM_OTP_BASE5_ADDR + ((128UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK129 (EFM_OTP_BASE5_ADDR + ((129UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK130 (EFM_OTP_BASE5_ADDR + ((130UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK131 (EFM_OTP_BASE5_ADDR + ((131UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK132 (EFM_OTP_BASE5_ADDR + ((132UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK133 (EFM_OTP_BASE5_ADDR + ((133UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK134 (EFM_OTP_BASE5_ADDR + ((134UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK135 (EFM_OTP_BASE5_ADDR + ((135UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK136 (EFM_OTP_BASE5_ADDR + ((136UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK137 (EFM_OTP_BASE5_ADDR + ((137UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK138 (EFM_OTP_BASE5_ADDR + ((138UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK139 (EFM_OTP_BASE5_ADDR + ((139UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK140 (EFM_OTP_BASE5_ADDR + ((140UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK141 (EFM_OTP_BASE5_ADDR + ((141UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK142 (EFM_OTP_BASE5_ADDR + ((142UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK143 (EFM_OTP_BASE5_ADDR + ((143UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK144 (EFM_OTP_BASE5_ADDR + ((144UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK145 (EFM_OTP_BASE5_ADDR + ((145UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK146 (EFM_OTP_BASE5_ADDR + ((146UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK147 (EFM_OTP_BASE5_ADDR + ((147UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK148 (EFM_OTP_BASE5_ADDR + ((148UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK149 (EFM_OTP_BASE5_ADDR + ((149UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK150 (EFM_OTP_BASE5_ADDR + ((150UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK151 (EFM_OTP_BASE5_ADDR + ((151UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK152 (EFM_OTP_BASE5_ADDR + ((152UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK153 (EFM_OTP_BASE5_ADDR + ((153UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK154 (EFM_OTP_BASE5_ADDR + ((154UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK155 (EFM_OTP_BASE5_ADDR + ((155UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK156 (EFM_OTP_BASE5_ADDR + ((156UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK157 (EFM_OTP_BASE5_ADDR + ((157UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK158 (EFM_OTP_BASE5_ADDR + ((158UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK159 (EFM_OTP_BASE5_ADDR + ((159UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK160 (EFM_OTP_BASE5_ADDR + ((160UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK161 (EFM_OTP_BASE5_ADDR + ((161UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK162 (EFM_OTP_BASE5_ADDR + ((162UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK163 (EFM_OTP_BASE5_ADDR + ((163UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK164 (EFM_OTP_BASE5_ADDR + ((164UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK165 (EFM_OTP_BASE5_ADDR + ((165UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK166 (EFM_OTP_BASE5_ADDR + ((166UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK167 (EFM_OTP_BASE5_ADDR + ((167UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK168 (EFM_OTP_BASE5_ADDR + ((168UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK169 (EFM_OTP_BASE5_ADDR + ((169UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK170 (EFM_OTP_BASE5_ADDR + ((170UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK171 (EFM_OTP_BASE5_ADDR + ((171UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK172 (EFM_OTP_BASE5_ADDR + ((172UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK173 (EFM_OTP_BASE5_ADDR + ((173UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK174 (EFM_OTP_BASE5_ADDR + ((174UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK175 (EFM_OTP_BASE5_ADDR + ((175UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK176 (EFM_OTP_BASE5_ADDR + ((176UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK177 (EFM_OTP_BASE5_ADDR + ((177UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK178 (EFM_OTP_BASE5_ADDR + ((178UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK179 (EFM_OTP_BASE5_ADDR + ((179UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK180 (EFM_OTP_BASE5_ADDR + ((180UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +#define EFM_OTP_BLOCK181 (EFM_OTP_BASE5_ADDR + ((181UL - EFM_OTP_BASE5_OFFSET) * EFM_OTP_BASE5_SIZE)) +/** + * @} + */ + +/** + * @defgroup EFM_OTP_Lock_Address EFM Otp Lock_address + * @note x at range of 0~14 while HC32F460, HC32F451, HC32F452 + * x at range of 0~181 while HC32F4A0, HC32F472 + * @{ + */ +#define EFM_OTP_BLOCK_LOCKADDR(x) (EFM_OTP_LOCK_ADDR + 0x04UL * (x)) /*!< OTP block x lock address */ +/** + * @} + */ + +#define EFM_REMAP_REG_LOCK_KEY (0x0000UL) +#define EFM_REMAP_REG_UNLOCK_KEY1 (0x0123UL) +#define EFM_REMAP_REG_UNLOCK_KEY2 (0x3210UL) + +/** + * @defgroup EFM_Remap_State EFM remap function state + * @{ + */ +#define EFM_REMAP_OFF (0UL) +#define EFM_REMAP_ON EFM_MMF_REMCR_EN +/** + * @} + */ + +/** + * @defgroup EFM_Remap_Size EFM remap size definition + * @note refer to chip user manual for details size spec. + * @{ + */ +#define EFM_REMAP_4K (12UL) +#define EFM_REMAP_8K (13UL) +#define EFM_REMAP_16K (14UL) +#define EFM_REMAP_32K (15UL) +#define EFM_REMAP_64K (16UL) +#define EFM_REMAP_128K (17UL) +#define EFM_REMAP_256K (18UL) +#define EFM_REMAP_512K (19UL) +/** + * @} + */ + +/** + * @defgroup EFM_Remap_Index EFM remap index + * @{ + */ +#define EFM_REMAP_IDX0 (0U) +#define EFM_REMAP_IDX1 (1U) +/** + * @} + */ + +/** + * @defgroup EFM_Remap_BaseAddr EFM remap base address + * @{ + */ +#define EFM_REMAP_BASE_ADDR0 (0x2000000UL) +#define EFM_REMAP_BASE_ADDR1 (0x2080000UL) +/** + * @} + */ + +/** + * @defgroup EFM_Remap_Region EFM remap ROM/RAM region + * @{ + */ +#define EFM_REMAP_ROM_END_ADDR EFM_END_ADDR + +#define EFM_REMAP_RAM_START_ADDR (0x1FFE0000UL) +#define EFM_REMAP_RAM_END_ADDR (0x1FFFFFFFUL) +/** + * @} + */ + +/** + * @} + */ +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EFM_Global_Functions + * @{ + */ + +/** + * @brief EFM Protect Unlock. + * @param None + * @retval None + */ + +__STATIC_INLINE void EFM_REG_Unlock(void) +{ + WRITE_REG32(CM_EFM->FAPRT, EFM_REG_UNLOCK_KEY1); + WRITE_REG32(CM_EFM->FAPRT, EFM_REG_UNLOCK_KEY2); +} + +/** + * @brief EFM Protect Lock. + * @param None + * @retval None + */ +__STATIC_INLINE void EFM_REG_Lock(void) +{ + WRITE_REG32(CM_EFM->FAPRT, EFM_REG_LOCK_KEY); +} + +/** + * @brief EFM remap Unlock. + * @param None + * @retval None + */ +__STATIC_INLINE void EFM_REMAP_Unlock(void) +{ + WRITE_REG32(CM_EFM->MMF_REMPRT, EFM_REMAP_REG_UNLOCK_KEY1); + WRITE_REG32(CM_EFM->MMF_REMPRT, EFM_REMAP_REG_UNLOCK_KEY2); +} + +/** + * @brief EFM remap Lock. + * @param None + * @retval None + */ +__STATIC_INLINE void EFM_REMAP_Lock(void) +{ + WRITE_REG32(CM_EFM->MMF_REMPRT, EFM_REMAP_REG_LOCK_KEY); +} + +void EFM_Cmd(uint32_t u32Flash, en_functional_state_t enNewState); +void EFM_FWMC_Cmd(en_functional_state_t enNewState); +void EFM_SetBusStatus(uint32_t u32Status); +void EFM_IntCmd(uint32_t u32EfmInt, en_functional_state_t enNewState); +void EFM_ClearStatus(uint32_t u32Flag); +int32_t EFM_SetWaitCycle(uint32_t u32WaitCycle); +int32_t EFM_SetOperateMode(uint32_t u32Mode); +int32_t EFM_ReadByte(uint32_t u32Addr, uint8_t *pu8ReadBuf, uint32_t u32ByteLen); +int32_t EFM_Program(uint32_t u32Addr, uint8_t *pu8Buf, uint32_t u32Len); +int32_t EFM_ProgramWord(uint32_t u32Addr, uint32_t u32Data); +int32_t EFM_ProgramWordReadBack(uint32_t u32Addr, uint32_t u32Data); +int32_t EFM_SequenceProgram(uint32_t u32Addr, uint8_t *pu8Buf, uint32_t u32Len); +int32_t EFM_SectorErase(uint32_t u32Addr); +int32_t EFM_ChipErase(uint8_t u8Chip); + +en_flag_status_t EFM_GetAnyStatus(uint32_t u32Flag); +en_flag_status_t EFM_GetStatus(uint32_t u32Flag); +void EFM_GetUID(stc_efm_unique_id_t *pstcUID); + +void EFM_DataCacheResetCmd(en_functional_state_t enNewState); +void EFM_PrefetchCmd(en_functional_state_t enNewState); +void EFM_DCacheCmd(en_functional_state_t enNewState); +void EFM_ICacheCmd(en_functional_state_t enNewState); + +void EFM_LowVoltageReadCmd(en_functional_state_t enNewState); +int32_t EFM_SwapCmd(en_functional_state_t enNewState); +en_flag_status_t EFM_GetSwapStatus(void); +int32_t EFM_OTP_Lock(uint32_t u32Addr); + +int32_t EFM_REMAP_StructInit(stc_efm_remap_init_t *pstcEfmRemapInit); +int32_t EFM_REMAP_Init(uint8_t u8RemapIdx, stc_efm_remap_init_t *pstcEfmRemapInit); +void EFM_REMAP_DeInit(void); +void EFM_REMAP_Cmd(uint8_t u8RemapIdx, en_functional_state_t enNewState); +void EFM_REMAP_SetAddr(uint8_t u8RemapIdx, uint32_t u32Addr); +void EFM_REMAP_SetSize(uint8_t u8RemapIdx, uint32_t u32Size); + +uint32_t EFM_GetCID(void); +void EFM_OTP_WP_Unlock(void); +void EFM_OTP_WP_Lock(void); +int32_t EFM_OTP_Enable(void); +void EFM_SectorProtectRegLock(uint32_t u32RegLock); +void EFM_SingleSectorOperateCmd(uint8_t u8SectorNum, en_functional_state_t enNewState); +void EFM_SequenceSectorOperateCmd(uint32_t u32StartSectorNum, uint16_t u16Count, en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_EFM_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_EFM_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_emb.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_emb.h new file mode 100644 index 00000000..0820edd9 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_emb.h @@ -0,0 +1,509 @@ +/** + ******************************************************************************* + * @file hc32_ll_emb.h + * @brief This file contains all the functions prototypes of the EMB + * (Emergency Brake) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_EMB_H__ +#define __HC32_LL_EMB_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EMB + * @{ + */ + +#if (LL_EMB_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EMB_Global_Types EMB Global Types + * @{ + */ + +/** + * @brief EMB monitor OSC failure configuration + */ +typedef struct { + uint32_t u32OscState; /*!< Enable or disable EMB detect OSC failure function + This parameter can be a value of @ref EMB_OSC_Selection */ +} stc_emb_monitor_osc_t; + +/** + * @brief EMB monitor EMB port configuration + */ +typedef struct { + uint32_t u32PortState; /*!< Enable or disable EMB detect port in control function + This parameter can be a value of EMB_Port_Selection */ + uint32_t u32PortLevel; /*!< EMB detect port level + This parameter can be a value of EMB_Detect_Port_Level */ + uint32_t u32PortFilterDiv; /*!< EMB port filter division + This parameter can be a value of EMB_Port_Filter_Clock_Division */ + uint32_t u32PortFilterState; /*!< EMB port filter division + This parameter can be a value of EMB_Port_Filter_Selection */ +} stc_emb_monitor_port_config_t; + +/** + * @brief EMB monitor TMR4 or TMR6 PWM configuration + */ +typedef struct { + uint32_t u32PwmState; /*!< Enable or disable EMB detect TMR4/6 PWM channel same phase function + This parameter can be a value of EMB_TMR4_PWM_Selection or EMB_TMR6_PWM_Selection */ + uint32_t u32PwmLevel; /*!< Detect TMR4/6 PWM channel polarity level + This parameter can be a value of EMB_Detect_TMR4_PWM_Level or EMB_Detect_TMR6_PWM_Level */ +} stc_emb_monitor_tmr_pwm_t; + +/** + * @brief EMB monitor port in configuration + */ +typedef struct { + stc_emb_monitor_port_config_t stcPort1; /*!< EMB detect EMB port in function + This parameter details refer @ref stc_emb_monitor_port_config_t structure */ + stc_emb_monitor_port_config_t stcPort2; /*!< EMB detect EMB port in function + This parameter details refer @ref stc_emb_monitor_port_config_t structure */ + stc_emb_monitor_port_config_t stcPort3; /*!< EMB detect EMB port in function + This parameter details refer @ref stc_emb_monitor_port_config_t structure */ + stc_emb_monitor_port_config_t stcPort4; /*!< EMB detect EMB port in function + This parameter details refer @ref stc_emb_monitor_port_config_t structure */ +} stc_emb_monitor_port_t; + +/** + * @brief EMB monitor CMP configuration + */ +typedef struct { + uint32_t u32Cmp1State; /*!< Enable or disable EMB detect CMP1 result function + This parameter can be a value of @ref EMB_CMP_Selection */ + uint32_t u32Cmp2State; /*!< Enable or disable EMB detect CMP2 result function + This parameter can be a value of @ref EMB_CMP_Selection */ + uint32_t u32Cmp3State; /*!< Enable or disable EMB detect CMP3 result function + This parameter can be a value of @ref EMB_CMP_Selection */ + uint32_t u32Cmp4State; /*!< Enable or disable EMB detect CMP4 result function + This parameter can be a value of @ref EMB_CMP_Selection */ +} stc_emb_monitor_cmp_t; + +/** + * @brief EMB monitor TMR4 configuration + */ +typedef struct { + stc_emb_monitor_tmr_pwm_t stcTmr4PwmU; /*!< EMB detect TMR4 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr4PwmV; /*!< EMB detect TMR4 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr4PwmW; /*!< EMB detect TMR4 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ +} stc_emb_monitor_tmr4_t; + +/** + * @brief EMB monitor TMR6 configuration + */ +typedef struct { + stc_emb_monitor_tmr_pwm_t stcTmr6_1; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_2; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_3; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_4; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_5; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_6; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_7; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ + stc_emb_monitor_tmr_pwm_t stcTmr6_8; /*!< EMB detect TMR6 function + This parameter details refer @ref stc_emb_monitor_tmr_pwm_t structure */ +} stc_emb_monitor_tmr6_t; + +/** + * @brief EMB control TMR4 initialization configuration + */ +typedef struct { + stc_emb_monitor_cmp_t stcCmp; /*!< EMB detect CMP function + This parameter details refer @ref stc_emb_monitor_cmp_t structure */ + stc_emb_monitor_osc_t stcOsc; /*!< EMB detect OSC function + This parameter details refer @ref stc_emb_monitor_osc_t structure */ + stc_emb_monitor_port_t stcPort; /*!< EMB detect EMB port function + This parameter details refer @ref stc_emb_monitor_port_t structure */ + stc_emb_monitor_tmr4_t stcTmr4; /*!< EMB detect TMR4 function + This parameter details refer @ref stc_emb_monitor_tmr4_t structure */ +} stc_emb_tmr4_init_t; + +/** + * @brief EMB control TMR6 initialization configuration + */ +typedef struct { + stc_emb_monitor_cmp_t stcCmp; /*!< EMB detect CMP function + This parameter details refer @ref stc_emb_monitor_cmp_t structure */ + stc_emb_monitor_osc_t stcOsc; /*!< EMB detect OSC function + This parameter details refer @ref stc_emb_monitor_osc_t structure */ + stc_emb_monitor_port_t stcPort; /*!< EMB detect EMB port function + This parameter details refer @ref stc_emb_monitor_port_t structure */ + stc_emb_monitor_tmr6_t stcTmr6; /*!< EMB detect TMR4 function + This parameter details refer @ref stc_emb_monitor_tmr6_t structure */ +} stc_emb_tmr6_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EMB_Global_Macros EMB Global Macros + * @{ + */ + +/** + * @defgroup EMB_CMP_Selection EMB CMP Selection + * @{ + */ +#define EMB_CMP1_DISABLE (0UL) +#define EMB_CMP2_DISABLE (0UL) +#define EMB_CMP3_DISABLE (0UL) +#define EMB_CMP4_DISABLE (0UL) + +#define EMB_CMP1_ENABLE (EMB_CTL1_CMPEN0) +#define EMB_CMP2_ENABLE (EMB_CTL1_CMPEN1) +#define EMB_CMP3_ENABLE (EMB_CTL1_CMPEN2) +#define EMB_CMP4_ENABLE (EMB_CTL1_CMPEN3) +/** + * @} + */ + +/** + * @defgroup EMB_OSC_Selection EMB OSC Selection + * @{ + */ +#define EMB_OSC_DISABLE (0UL) + +#define EMB_OSC_ENABLE (EMB_CTL1_OSCSTPEN) +/** + * @} + */ + +/** + * @defgroup EMB_TMR4_PWM_Selection EMB TMR4 PWM Selection + * @{ + */ +#define EMB_TMR4_PWM_W_DISABLE (0UL) +#define EMB_TMR4_PWM_V_DISABLE (0UL) +#define EMB_TMR4_PWM_U_DISABLE (0UL) + +#define EMB_TMR4_PWM_W_ENABLE (EMB_CTL1_PWMSEN0) +#define EMB_TMR4_PWM_V_ENABLE (EMB_CTL1_PWMSEN1) +#define EMB_TMR4_PWM_U_ENABLE (EMB_CTL1_PWMSEN2) +/** + * @} + */ + +/** + * @defgroup EMB_Detect_TMR4_PWM_Level EMB Detect TMR4 PWM Level + * @{ + */ +#define EMB_DETECT_TMR4_PWM_W_BOTH_LOW (0UL) +#define EMB_DETECT_TMR4_PWM_V_BOTH_LOW (0UL) +#define EMB_DETECT_TMR4_PWM_U_BOTH_LOW (0UL) + +#define EMB_DETECT_TMR4_PWM_W_BOTH_HIGH (EMB_CTL2_PWMLV0) +#define EMB_DETECT_TMR4_PWM_V_BOTH_HIGH (EMB_CTL2_PWMLV1) +#define EMB_DETECT_TMR4_PWM_U_BOTH_HIGH (EMB_CTL2_PWMLV2) +/** + * @} + */ + +/** + * @defgroup EMB_TMR6_PWM_Selection EMB TMR6 PWM Selection + * @{ + */ +#define EMB_TMR6_1_PWM_DISABLE (0UL) +#define EMB_TMR6_2_PWM_DISABLE (0UL) +#define EMB_TMR6_3_PWM_DISABLE (0UL) +#define EMB_TMR6_4_PWM_DISABLE (0UL) +#define EMB_TMR6_5_PWM_DISABLE (0UL) +#define EMB_TMR6_6_PWM_DISABLE (0UL) +#define EMB_TMR6_7_PWM_DISABLE (0UL) +#define EMB_TMR6_8_PWM_DISABLE (0UL) +#define EMB_TMR6_9_PWM_DISABLE (0UL) +#define EMB_TMR6_10_PWM_DISABLE (0UL) + +#define EMB_TMR6_1_PWM_ENABLE (EMB_CTL1_PWMSEN0) +#define EMB_TMR6_2_PWM_ENABLE (EMB_CTL1_PWMSEN1) +#define EMB_TMR6_3_PWM_ENABLE (EMB_CTL1_PWMSEN2) +#define EMB_TMR6_4_PWM_ENABLE (EMB_CTL1_PWMSEN3) +#define EMB_TMR6_5_PWM_ENABLE (EMB_CTL1_PWMSEN4) +#define EMB_TMR6_6_PWM_ENABLE (EMB_CTL1_PWMSEN5) +#define EMB_TMR6_7_PWM_ENABLE (EMB_CTL1_PWMSEN6) +#define EMB_TMR6_8_PWM_ENABLE (EMB_CTL1_PWMSEN7) +/** + * @} + */ + +/** + * @defgroup EMB_Detect_TMR6_PWM_Level EMB TMR6 PWM Level + * @{ + */ +#define EMB_DETECT_TMR6_1_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_2_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_3_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_4_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_5_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_6_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_7_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_8_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_9_PWM_BOTH_LOW (0UL) +#define EMB_DETECT_TMR6_10_PWM_BOTH_LOW (0UL) + +#define EMB_DETECT_TMR6_1_PWM_BOTH_HIGH (EMB_CTL2_PWMLV0) +#define EMB_DETECT_TMR6_2_PWM_BOTH_HIGH (EMB_CTL2_PWMLV1) +#define EMB_DETECT_TMR6_3_PWM_BOTH_HIGH (EMB_CTL2_PWMLV2) +#define EMB_DETECT_TMR6_4_PWM_BOTH_HIGH (EMB_CTL2_PWMLV3) +#define EMB_DETECT_TMR6_5_PWM_BOTH_HIGH (EMB_CTL2_PWMLV4) +#define EMB_DETECT_TMR6_6_PWM_BOTH_HIGH (EMB_CTL2_PWMLV5) +#define EMB_DETECT_TMR6_7_PWM_BOTH_HIGH (EMB_CTL2_PWMLV6) +#define EMB_DETECT_TMR6_8_PWM_BOTH_HIGH (EMB_CTL2_PWMLV7) +#define EMB_DETECT_TMR6_9_PWM_BOTH_HIGH (EMB_CTL2_PWMLV8) +#define EMB_DETECT_TMR6_10_PWM_BOTH_HIGH (EMB_CTL2_PWMLV9) +/** + * @} + */ + +/** + * @defgroup EMB_Port_Selection EMB Port Selection + * @{ + */ +#define EMB_PORT1_DISABLE (0UL) +#define EMB_PORT2_DISABLE (0UL) +#define EMB_PORT3_DISABLE (0UL) +#define EMB_PORT4_DISABLE (0UL) +#define EMB_PORT5_DISABLE (0UL) +#define EMB_PORT6_DISABLE (0UL) + +#define EMB_PORT1_ENABLE (EMB_CTL1_PORTINEN1) +#define EMB_PORT2_ENABLE (EMB_CTL1_PORTINEN2) +#define EMB_PORT3_ENABLE (EMB_CTL1_PORTINEN3) +#define EMB_PORT4_ENABLE (EMB_CTL1_PORTINEN4) +/** + * @} + */ + +/** + * @defgroup EMB_Detect_Port_Level EMB Detect Port Level + * @{ + */ +#define EMB_PORT1_DETECT_LVL_HIGH (0UL) +#define EMB_PORT2_DETECT_LVL_HIGH (0UL) +#define EMB_PORT3_DETECT_LVL_HIGH (0UL) +#define EMB_PORT4_DETECT_LVL_HIGH (0UL) +#define EMB_PORT5_DETECT_LVL_HIGH (0UL) +#define EMB_PORT6_DETECT_LVL_HIGH (0UL) + +#define EMB_PORT1_DETECT_LVL_LOW (EMB_CTL1_INVSEL1) +#define EMB_PORT2_DETECT_LVL_LOW (EMB_CTL1_INVSEL2) +#define EMB_PORT3_DETECT_LVL_LOW (EMB_CTL1_INVSEL3) +#define EMB_PORT4_DETECT_LVL_LOW (EMB_CTL1_INVSEL4) +/** + * @} + */ + +/** + * @defgroup EMB_Port_Filter_Selection EMB Port Filter Selection + * @{ + */ +#define EMB_PORT1_FILTER_DISABLE (0UL) +#define EMB_PORT2_FILTER_DISABLE (0UL) +#define EMB_PORT3_FILTER_DISABLE (0UL) +#define EMB_PORT4_FILTER_DISABLE (0UL) +#define EMB_PORT5_FILTER_DISABLE (0UL) +#define EMB_PORT6_FILTER_DISABLE (0UL) + +#define EMB_PORT1_FILTER_ENABLE (EMB_CTL2_NFEN1) +#define EMB_PORT2_FILTER_ENABLE (EMB_CTL2_NFEN2) +#define EMB_PORT3_FILTER_ENABLE (EMB_CTL2_NFEN3) +#define EMB_PORT4_FILTER_ENABLE (EMB_CTL2_NFEN4) +/** + * @} + */ + +/** + * @defgroup EMB_Port_Filter_Clock_Division EMB Port Filter Clock Division + * @{ + */ +#define EMB_PORT1_FILTER_CLK_DIV1 (0UL << EMB_CTL2_NFSEL1_POS) +#define EMB_PORT1_FILTER_CLK_DIV8 (1UL << EMB_CTL2_NFSEL1_POS) +#define EMB_PORT1_FILTER_CLK_DIV32 (2UL << EMB_CTL2_NFSEL1_POS) +#define EMB_PORT1_FILTER_CLK_DIV128 (3UL << EMB_CTL2_NFSEL1_POS) + +#define EMB_PORT2_FILTER_CLK_DIV1 (0UL << EMB_CTL2_NFSEL2_POS) +#define EMB_PORT2_FILTER_CLK_DIV8 (1UL << EMB_CTL2_NFSEL2_POS) +#define EMB_PORT2_FILTER_CLK_DIV32 (2UL << EMB_CTL2_NFSEL2_POS) +#define EMB_PORT2_FILTER_CLK_DIV128 (3UL << EMB_CTL2_NFSEL2_POS) + +#define EMB_PORT3_FILTER_CLK_DIV1 (0UL << EMB_CTL2_NFSEL3_POS) +#define EMB_PORT3_FILTER_CLK_DIV8 (1UL << EMB_CTL2_NFSEL3_POS) +#define EMB_PORT3_FILTER_CLK_DIV32 (2UL << EMB_CTL2_NFSEL3_POS) +#define EMB_PORT3_FILTER_CLK_DIV128 (3UL << EMB_CTL2_NFSEL3_POS) + +#define EMB_PORT4_FILTER_CLK_DIV1 (0UL << EMB_CTL2_NFSEL4_POS) +#define EMB_PORT4_FILTER_CLK_DIV8 (1UL << EMB_CTL2_NFSEL4_POS) +#define EMB_PORT4_FILTER_CLK_DIV32 (2UL << EMB_CTL2_NFSEL4_POS) +#define EMB_PORT4_FILTER_CLK_DIV128 (3UL << EMB_CTL2_NFSEL4_POS) +/** + * @} + */ + +/** + * @defgroup EMB_Flag_State EMB Flag State + * @{ + */ +#define EMB_FLAG_PWMS (EMB_STAT_PWMSF) +#define EMB_FLAG_CMP (EMB_STAT_CMPF) +#define EMB_FLAG_OSC (EMB_STAT_OSF) +#define EMB_FLAG_PORT1 (EMB_STAT_PORTINF1) +#define EMB_FLAG_PORT2 (EMB_STAT_PORTINF2) +#define EMB_FLAG_PORT3 (EMB_STAT_PORTINF3) +#define EMB_FLAG_PORT4 (EMB_STAT_PORTINF4) +#define EMB_STAT_PWMS (EMB_STAT_PWMST) +#define EMB_STAT_CMP (EMB_STAT_CMPST) +#define EMB_STAT_OSC (EMB_STAT_OSST) +#define EMB_STAT_PORT1 (EMB_STAT_PORTINST1) +#define EMB_STAT_PORT2 (EMB_STAT_PORTINST2) +#define EMB_STAT_PORT3 (EMB_STAT_PORTINST3) +#define EMB_STAT_PORT4 (EMB_STAT_PORTINST4) +#define EMB_FLAG_ALL (EMB_FLAG_PWMS | EMB_FLAG_CMP | EMB_FLAG_OSC | EMB_FLAG_PORT1 | \ + EMB_FLAG_PORT2 | EMB_FLAG_PORT3 | EMB_FLAG_PORT4 | EMB_STAT_PWMS | \ + EMB_STAT_CMP | EMB_STAT_OSC | EMB_STAT_PORT1 | EMB_STAT_PORT2 | \ + EMB_STAT_PORT3 | EMB_STAT_PORT4) +/** + * @} + */ + +/** + * @defgroup EMB_Interrupt EMB Interrupt + * @{ + */ +#define EMB_INT_PWMS (EMB_INTEN_PWMSINTEN) +#define EMB_INT_CMP (EMB_INTEN_CMPINTEN) +#define EMB_INT_OSC (EMB_INTEN_OSINTEN) +#define EMB_INT_PORT1 (EMB_INTEN_PORTINTEN1) +#define EMB_INT_PORT2 (EMB_INTEN_PORTINTEN2) +#define EMB_INT_PORT3 (EMB_INTEN_PORTINTEN3) +#define EMB_INT_PORT4 (EMB_INTEN_PORTINTEN4) +#define EMB_INT_ALL (EMB_INT_PWMS | EMB_INT_CMP | EMB_INT_OSC | \ + EMB_INT_PORT1 | EMB_INT_PORT2 | EMB_INT_PORT3 | EMB_INT_PORT4) +/** + * @} + */ + +/** + * @defgroup EMB_Release_TMR_PWM_Condition EMB Release TMR PWM Condition + * @{ + */ +#define EMB_RELEASE_PWM_COND_FLAG_ZERO (0UL) +#define EMB_RELEASE_PWM_COND_STAT_ZERO (1UL) +/** + * @} + */ + +/** + * @defgroup EMB_Monitor_Event EMB Monitor Event + * @{ + */ +#define EMB_EVT_PWMS (EMB_RLSSEL_PWMRSEL) +#define EMB_EVT_CMP (EMB_RLSSEL_CMPRSEL) +#define EMB_EVT_OSC (EMB_RLSSEL_OSRSEL) +#define EMB_EVT_PORT1 (EMB_RLSSEL_PORTINRSEL1) +#define EMB_EVT_PORT2 (EMB_RLSSEL_PORTINRSEL2) +#define EMB_EVT_PORT3 (EMB_RLSSEL_PORTINRSEL3) +#define EMB_EVT_PORT4 (EMB_RLSSEL_PORTINRSEL4) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EMB_Global_Functions + * @{ + */ +int32_t EMB_TMR4_StructInit(stc_emb_tmr4_init_t *pstcEmbInit); +int32_t EMB_TMR4_Init(CM_EMB_TypeDef *EMBx, const stc_emb_tmr4_init_t *pstcEmbInit); + +int32_t EMB_TMR6_StructInit(stc_emb_tmr6_init_t *pstcEmbInit); +int32_t EMB_TMR6_Init(CM_EMB_TypeDef *EMBx, const stc_emb_tmr6_init_t *pstcEmbInit); + +void EMB_DeInit(CM_EMB_TypeDef *EMBx); +void EMB_IntCmd(CM_EMB_TypeDef *EMBx, uint32_t u32IntType, en_functional_state_t enNewState); +void EMB_ClearStatus(CM_EMB_TypeDef *EMBx, uint32_t u32Flag); +en_flag_status_t EMB_GetStatus(const CM_EMB_TypeDef *EMBx, uint32_t u32Flag); +void EMB_SWBrake(CM_EMB_TypeDef *EMBx, en_functional_state_t enNewState); + +void EMB_SetReleasePwmCond(CM_EMB_TypeDef *EMBx, uint32_t u32Event, uint32_t u32Cond); + +/** + * @} + */ + +#endif /* LL_EMB_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_EMB_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_eth.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_eth.h new file mode 100644 index 00000000..60109a39 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_eth.h @@ -0,0 +1,2459 @@ +/** + ******************************************************************************* + * @file hc32_ll_eth.h + * @brief This file contains all the Macro Definitions of the ETH driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_ETH_H__ +#define __HC32_LL_ETH_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_ETH + * @{ + */ + +#if (LL_ETH_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup ETH_Global_Types ETH Global Types + * @{ + */ + +/** + * @brief ETH Common Initialization Structure Definition + */ +typedef struct { + uint16_t u16AutoNego; /*!< Specifies the Auto Negotiation mode for the external PHY. + This parameter can be a value of @ref ETH_Auto_Negotiation */ + uint16_t u16PhyAddr; /*!< Specifies the Ethernet PHY address. + This parameter must be a number between Min_Data = 0 and Max_Data = 31 */ + uint8_t au8MacAddr[6]; /*!< Specifies the MAC Address of used Hardware */ + uint32_t u32Interface; /*!< Specifies the media interface. + This parameter can be a value of @ref ETH_Interface */ + uint32_t u32Speed; /*!< Specifies the Ethernet speed. + This parameter can be a value of @ref ETH_Speed */ + uint32_t u32DuplexMode; /*!< Specifies the MAC duplex mode. + This parameter can be a value of @ref ETH_Duplex_Mode */ + uint32_t u32ChecksumMode; /*!< Specifies the checksum check by hardware or by software. + This parameter can be a value of @ref ETH_Checksum_Mode */ + uint32_t u32ReceiveMode; /*!< Specifies the Ethernet Rx mode. + This parameter can be a value of @ref ETH_Receive_Mode */ +} stc_eth_comm_init_t; + +/** + * @brief ETH MAC Initialization Structure Definition + */ +typedef struct { + uint32_t u32TxClockPolarity; /*!< Specifies the Tx clock polarity. + This parameter can be a value of @ref ETH_TX_CLK_POLARITY */ + uint32_t u32RxClockPolarity; /*!< Specifies the Rx/Ref clock polarity. + This parameter can be a value of @ref ETH_RX_CLK_POLARITY */ + uint32_t u32SrcAddrMode; /*!< Specifies the Source Address Insert or Replace Mode. + This parameter can be a value of @ref ETH_SRC_ADDR_Mode */ + uint32_t u32TypeFrameStripFCS; /*!< Specifies the validity of stripping FCS for type frame. + This parameter can be a value of @ref ETH_TypeFrame_Strip_FCS */ + uint32_t u32Watchdog; /*!< Specifies the validity of the Watchdog timer. + This parameter can be a value of @ref ETH_Watchdog */ + uint32_t u32Jabber; /*!< Specifies the validity of the Jabber timer. + This parameter can be a value of @ref ETH_Jabber */ + uint32_t u32InterframeGap; /*!< Specifies the minimum gap between frames during transmission. + This parameter can be a value of @ref ETH_Interframe_Gap */ + uint32_t u32CarrierSense; /*!< Specifies the validity of the Carrier Sense (Half-Duplex mode). + This parameter can be a value of @ref ETH_Carrier_Sense */ + uint32_t u32ReceiveOwn; /*!< Specifies the validity of the Receive Own (Half-Duplex mode). + This parameter can be a value of @ref ETH_Receive_Own */ + uint32_t u32ChecksumOffload; /*!< Specifies the validity of the IPv4 checksum Offload. + This parameter can be a value of @ref ETH_Checksum_Offload */ + uint32_t u32RetryTrans; /*!< Specifies the validity of the MAC attempt to retry Transmit (Half-Duplex mode). + This parameter can be a value of @ref ETH_Retry_Transmit */ + uint32_t u32AutoStripPadFCS; /*!< Specifies the validity of the Automatic Stripping Pad/FCS of MAC. + This parameter can be a value of @ref ETH_Auto_Strip_Pad_FCS */ + uint32_t u32BackOffLimit; /*!< Specifies the BackOff limit value (Half-Duplex mode). + This parameter can be a value of @ref ETH_Back_Off_Limit */ + uint32_t u32DeferralCheck; /*!< Specifies the validity of the deferral check (Half-Duplex mode). + This parameter can be a value of @ref ETH_Deferral_Check */ + uint16_t u16PauseTime; /*!< Specifies the Pause Time in the transmit control frame. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ + uint32_t u32ZeroQuantaPause; /*!< Specifies the validity of the automatic generation Zero-Quanta Pause Control frame. + This parameter can be a value of @ref ETH_Zero_Quanta_Pause */ + uint32_t u32PauseLowThreshold; /*!< Specifies the PAUSE Frame threshold. + This parameter can be a value of @ref ETH_Pause_Low_Threshold */ + uint32_t u32UnicastPauseFrame; /*!< Specifies the validity of the detection unicast Pause frame. + This parameter can be a value of @ref ETH_Unicast_Pause_Frame_Detect */ + uint32_t u32ReceiveFlowControl; /*!< Specifies the validity of the decoding function that receive Pause frame. + This parameter can be a value of @ref ETH_Receive_Flow_Control */ + uint32_t u32TransFlowControl; /*!< Specifies the validity of the MAC transmit Pause frame (Full-Duplex mode) or the MAC back-pressure operation (Half-Duplex mode). + This parameter can be a value of @ref ETH_Transmit_Flow_Control */ + uint32_t u32ReceiveAll; /*!< Specifies the validity of the all frames reception by the MAC (No filtering). + This parameter can be a value of @ref ETH_Receive_All */ + uint32_t u32DropNotTcpUdp; /*!< Specifies the validity of Dropping all IP datagram without TCP/UDP field. + This parameter can be a value of @ref ETH_Drop_Not_TcpUdp */ + uint32_t u32VlanTagFilter; /*!< Specifies the validity of the VLAN Tag Filter. + This parameter can be a value of @ref ETH_VLAN_Tag_Filter */ + uint32_t u32SrcAddrFilter; /*!< Specifies the Source Address Filter mode. + This parameter can be a value of @ref ETH_Source_Addr_Filter */ + uint32_t u32PassControlFrame; /*!< Specifies the forwarding mode of the control frame. + This parameter can be a value of @ref ETH_Pass_Control_Frame */ + uint32_t u32BroadcastFrame; /*!< Specifies the validity of the reception Broadcast Frame. + This parameter can be a value of @ref ETH_Reception_Broadcast_Frame */ + uint32_t u32DestAddrFilter; /*!< Specifies the destination filter mode for both unicast and multicast frame. + This parameter can be a value of @ref ETH_Destination_Addr_Filter */ + uint32_t u32MulticastFrameFilter; /*!< Specifies the Multicast Frame filter mode. + This parameter can be a value of @ref ETH_Multicast_Frame_Filter */ + uint32_t u32UnicastFrameFilter; /*!< Specifies the Unicast Frame filter mode. + This parameter can be a value of @ref ETH_Unicast_Frame_Filter */ + uint32_t u32PromiscuousMode; /*!< Specifies the validity of the Promiscuous Mode. + This parameter can be a value of @ref ETH_Promiscuous_Mode */ + uint32_t u32HashTableHigh; /*!< Specifies the higher 32 bits of Hash table. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t u32HashTableLow; /*!< Specifies the lower 32 bits of Hash table. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t u32TxVlanMode; /*!< Specifies the VLAN insert mode in Transmit frame. + This parameter can be a value of @ref ETH_Tx_VLAN_Insert_Mode */ + uint16_t u16TxVlanTag; /*!< Specifies the VLAN tag value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ + uint32_t u32RxVlanFilter; /*!< Specifies the VLAN filter mode in Receive frame. + This parameter can be a value of @ref ETH_Rx_VLAN_Filter */ + uint32_t u32RxVlanCompare; /*!< Specifies the bits for compare VLAN tag. + This parameter can be a value of @ref ETH_Rx_VLAN_Compare */ + uint16_t u16RxVlanTag; /*!< Specifies the VLAN tag value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ + uint16_t u16RxVlanHashTable; /*!< Specifies the lower 16 bits of VLAN Hash table. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ +} stc_eth_mac_init_t; + +/** + * @brief ETH DMA Initialization Structure Definition + */ +typedef struct { + uint32_t u32BurstMode; /*!< Specifies the AHB Master interface burst transmission Mode. + This parameter can be a value of @ref ETH_Burst_Mode */ + uint32_t u32AddrAlign; /*!< Specifies the validity of the Address Align. + This parameter can be a value of @ref ETH_Address_Align */ + uint32_t u32RxBurstLen; /*!< Specifies the maximum number of beats to be transferred in one Rx DMA transaction. + This parameter can be a value of @ref ETH_Rx_DMA_Burst_Length */ + uint32_t u32TxBurstLen; /*!< Specifies the maximum number of beats to be transferred in one Tx DMA transaction. + This parameter can be a value of @ref ETH_Tx_DMA_Burst_Length */ + uint32_t u32EnhanceDesc; /*!< Specifies the validity of the enhance descriptor format. + This parameter can be a value of @ref ETH_DMA_Enhance_Descriptor */ + uint32_t u32DescSkipLen; /*!< Specifies the number of word to skip between two unchain descriptors (Ring mode) + This parameter must be a number between Min_Data = 0 and Max_Data = 31 */ + uint32_t u32Arbitration; /*!< Specifies the DMA Tx/Rx arbitration. + This parameter can be a value of @ref ETH_DMA_Arbitration */ + uint32_t u32DropChecksumErrorFrame; /*!< Specifies the validity of Dropping TCP/IP Checksum Error Frame. + This parameter can be a value of @ref ETH_Drop_TCPIP_Checksum_Error_Frame */ + uint32_t u32ReceiveStoreForward; /*!< Specifies the validity of the Receive store and forward mode. + This parameter can be a value of @ref ETH_Receive_Store_Forward */ + uint32_t u32FlushReceiveFrame; /*!< Specifies the validity of the flushing receive frame. + This parameter can be a value of @ref ETH_Flush_Receive_Frame */ + uint32_t u32TransStoreForward; /*!< Specifies the validity of the Transmit store and forward mode. + This parameter can be a value of @ref ETH_Transmit_Store_Forward */ + uint32_t u32TransThreshold; /*!< Specifies the Transmit Threshold. + This parameter can be a value of @ref ETH_Transmit_Threshold */ + uint32_t u32ForwardErrorFrame; /*!< Specifies the validity of the forward erroneous frame. + This parameter can be a value of @ref ETH_Forward_Error_Frame */ + uint32_t u32ForwardUndersizeFrame; /*!< Specifies the validity of the Rx FIFO to forward Un dersize frame. + This parameter can be a value of @ref ETH_Forward_Undersize_Good_Frame */ + uint32_t u32DropJumboFrame; /*!< Specifies the validity of Dropping jumbo Frame. + This parameter can be a value of @ref ETH_Drop_Jumbo_Frame */ + uint32_t u32ReceiveThreshold; /*!< Specifies the threshold level of the Receive FIFO. + This parameter can be a value of @ref ETH_Receive_Threshold */ + uint32_t u32SecFrameOperate; /*!< Specifies the validity of the Operate on second frame mode. + This parameter can be a value of @ref ETH_Second_Frame_Operate */ +} stc_eth_dma_init_t; + +/** + * @brief ETH MMC Initialization Structure Definition + */ +typedef struct { + uint32_t u32PresetMode; /*!< Specifies the MMC Counter preset mode. + This parameter can be a value of @ref ETH_MMC_Counter_Preset_Mode */ + uint32_t u32ReadReset; /*!< Specifies the validity of the MMC Reset on read. + This parameter can be a value of @ref ETH_MMC_Read_Reset */ + uint32_t u32Reload; /*!< Specifies the validity of the MMC Counter reload. + This parameter can be a value of @ref ETH_MMC_Counter_Reload */ +} stc_eth_mmc_init_t; + +/** + * @brief ETH PTP Initialization Structure Definition + */ +typedef struct { + uint32_t u32DestAddrFilter; /*!< Specifies the validity of the Destination address filter for the PTP frame. + This parameter can be a value of @ref ETH_PTP_Frame_Dest_Addr_Filter */ + uint32_t u32SnapDatagramType; /*!< Specifies the PTP snapshot datagram type. + This parameter can be a value of @ref ETH_PTP_Snapshot_Datagram_Type */ + uint32_t u32SnapFrameType; /*!< Specifies the PTP snapshot frame type. + This parameter can be any combination of @ref ETH_PTP_Snapshot_Frame_Type */ + uint32_t u32DatagramVersion; /*!< Specifies the PTP datagram version. + This parameter can be a value of @ref ETH_PTP_Datagram_Version */ + uint32_t u32SubsecScale; /*!< Specifies the PTP Time Stamp subsecond scale. + This parameter can be a value of @ref ETH_PTP_Subsecond_Scale */ + uint32_t u32CalibMode; /*!< Specifies the PTP Time Stamp calibration mode. + This parameter can be a value of @ref ETH_PTP_Calibration_Mode */ + uint32_t u32BasicAddend; /*!< Specifies the PTP Time Stamp Basic addend. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint8_t u8SubsecAddend; /*!< Specifies the PTP Time Stamp Subsecond addend. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFF */ + uint32_t u32SecInitValue; /*!< Specifies the PTP Time Stamp Second Initial value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t u32SubsecInitValue; /*!< Specifies the PTP Time Stamp Subsecond Initial value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0x7FFFFFFF */ +} stc_eth_ptp_init_t; + +/** + * @brief ETH PPS Configuration Structure Definition + */ +typedef struct { + uint32_t u32TriggerFunc; /*!< Specifies the arrival time trigger the function. + This parameter can be a value of @ref ETH_PPS_Trigger_Function */ + uint32_t u32OutputMode; /*!< Specifies the PPS output mode. + This parameter can be a value of @ref ETH_PPS_Output_Mode */ + uint32_t u32OutputFreq; /*!< Specifies the PPS outout frequency. + This parameter can be any combination of @ref ETH_PPS_Output_Frequency */ + uint32_t u32SecValue; /*!< Specifies the PPS Target Time for Second. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t u32SubsecValue; /*!< Specifies the PPS Target Time for Subsecond. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0x7FFFFFFF */ +} stc_eth_pps_config_t; + +/** + * @brief ETH DMA Descriptor Structure Definition + */ +typedef struct { + __IO uint32_t u32ControlStatus; /*!< Control and Status */ + uint32_t u32ControlBufSize; /*!< Control and Buffer1, Buffer2 lengths */ + uint32_t u32Buf1Addr; /*!< Buffer1 address pointer */ + uint32_t u32Buf2NextDescAddr; /*!< Buffer2 or next descriptor address pointer */ + /*!< Enhance DMA Descriptors */ + __IO uint32_t u32ExtendStatus; /*!< Extend status */ + uint32_t Reserved; /*!< Reserved */ + uint32_t u32TimestampLow; /*!< Time Stamp Low value for transmit and receive */ + uint32_t u32TimestampHigh; /*!< Time Stamp High value for transmit and receive */ +} stc_eth_dma_desc_t; + +/** + * @brief ETH DMA Received Frame Structure Definition + */ +typedef struct { + stc_eth_dma_desc_t *pstcFSDesc; /*!< First Segment Rx Desc */ + stc_eth_dma_desc_t *pstcLSDesc; /*!< Last Segment Rx Desc */ + uint32_t u32SegCount; /*!< Segment count */ + uint32_t u32Len; /*!< Frame length */ + uint32_t u32Buf; /*!< Frame buffer */ +} stc_eth_dma_rx_frame_t; + +/** + * @brief ETH Initialization Structure Definition + */ +typedef struct { + stc_eth_mac_init_t stcMacInit; /*!< Ethernet MAC Initialization */ + stc_eth_dma_init_t stcDmaInit; /*!< Ethernet DMA Initialization */ +} stc_eth_init_t; + +/** + * @brief ETH Handle Structure Definition + */ +typedef struct { + stc_eth_comm_init_t stcCommInit; /*!< ETH Common Initialization */ + stc_eth_dma_desc_t *stcRxDesc; /*!< Rx descriptor to Get */ + stc_eth_dma_desc_t *stcTxDesc; /*!< Tx descriptor to Set */ + stc_eth_dma_rx_frame_t stcRxFrame; /*!< last Rx frame */ +} stc_eth_handle_t; + +/** + * @brief ETH MAC Address Configuration Structure Definition + */ +typedef struct { + uint32_t u32MacAddrFilter; /*!< Specifies the MAC Address filter mode. + This parameter can be a value of @ref ETH_MAC_Address_Filter */ + uint32_t u32MacAddrMask; /*!< Specifies the MAC Address filter Mask. + This parameter can be a value of @ref ETH_MAC_Address_Filter_Mask */ + uint8_t au8MacAddr[6]; /*!< Specifies the MAC Address of used Hardware */ +} stc_eth_mac_addr_config_t; + +/** + * @brief ETH L3L4 Filter Configuration Structure Definition + */ +typedef struct { + uint32_t u32DestPortFilter; /*!< Specifies the L4 Destination port filter mode. + This parameter can be a value of @ref ETH_L4_Dest_Port_Filter */ + uint32_t u32SrcPortFilter; /*!< Specifies the L4 Source port filter mode. + This parameter can be a value of @ref ETH_L4_Source_Port_Filter */ + uint32_t u32PortFilterProtocol; /*!< Specifies the L4 protocol for port filter operation. + This parameter can be a value of @ref ETH_L4_Port_Filter_Protocol */ + uint16_t u16DestProtFilterValue; /*!< Specifies the L4 Destination port filter value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ + uint16_t u16SrcProtFilterValue; /*!< Specifies the L4 Source port filter value. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFF */ + uint32_t u32Ip4DestAddrFilterMask; /*!< Specifies the L3 Destination Address filter mask in IPv4. + This parameter can be a value of @ref ETH_L3_Dest_Addr_Filter_Mask */ + uint32_t u32Ip4SrcAddrFilterMask; /*!< Specifies the L3 Source Address filter Mask in IPv4. + This parameter can be a value of @ref ETH_L3_Source_Addr_Filter_Mask */ + uint32_t u32Ip6AddrFilterMask; /*!< Specifies the L3 Destination/Source Address filter Mask in IPv6. + This parameter can be a value of @ref ETH_L3_Dest_Source_Addr_Filter_Mask */ + uint32_t u32DestAddrFilter; /*!< Specifies the L3 Destination Address filter mode. + This parameter can be a value of @ref ETH_L3_Dest_Addr_Filter */ + uint32_t u32SrcAddrFilter; /*!< Specifies the L3 Source Address filter mode. + This parameter can be a value of @ref ETH_L3_Source_Addr_Filter */ + uint32_t u32AddrFilterProtocol; /*!< Specifies the L3 protocol for address filter operation. + This parameter can be a value of @ref ETH_L3_Addr_Filter_Protocol */ + uint32_t u32Ip4DestAddrFilterValue; /*!< Specifies the L3 Destination Address filter value in IPv4. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t u32Ip4SrcAddrFilterValue; /*!< Specifies the L3 Source Address filter value in IPv4. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ + uint32_t au32Ip6AddrFilterValue[4]; /*!< Specifies the L3 Destination/Source Address filter value in IPv6. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFFFFFFFF */ +} stc_eth_l3l4_filter_config_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ETH_Global_Macros ETH Global Macros + * @{ + */ + +/** + * @defgroup ETH_Buffer_Define ETH Buffer Define + * @{ + */ +#define ETH_MAX_PACKET_SIZE (1524U) /*!< ETH_HEADER + ETH_EXTRA + ETH_VLAN_TAG + ETH_MAX_PAYLOAD + ETH_CRC */ +#define ETH_HEADER (14U) /*!< 6 byte Dest addr, 6 byte Src addr, 2 byte length/type */ +#define ETH_CRC (4U) /*!< Ethernet CRC */ +#define ETH_EXTRA (2U) /*!< Extra bytes in some cases */ +#define ETH_VLAN_TAG (4U) /*!< Optional 802.1Q VLAN Tag */ +#define ETH_MIN_PAYLOAD (46U) /*!< Ethernet minimum payload size */ +#define ETH_MAX_PAYLOAD (1500U) /*!< Ethernet maximum payload size */ +#define ETH_JUMBO_FRAME_PAYLOAD (9000U) /*!< Jumbo frame payload size */ + +/* In below are defined the size of one Ethernet driver transmit buffer ETH_TX_BUF_SIZE and the total count of the + driver transmit buffers ETH_TX_BUF_NUM. + The configured value for ETH_TX_BUF_SIZE and ETH_TX_BUF_NUM are only provided as example, they can be reconfigured + in the application layer to fit the application needs */ + +/* Configure the transmit buffer size for each Ethernet driver */ +#ifndef ETH_TX_BUF_SIZE +#define ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE +#endif + +/* Configure the number of Ethernet driver transmit buffers (in a chained linked list)*/ +#ifndef ETH_TX_BUF_NUM +#define ETH_TX_BUF_NUM (4U) /* 4 Tx buffers of size ETH_TX_BUF_SIZE */ +#endif + +/* In below are defined the size of one Ethernet driver receive buffer ETH_RX_BUF_SIZE and the total count of the + driver receive buffers ETH_RX_BUF_NUM. + The configured value for ETH_RX_BUF_SIZE and ETH_RX_BUF_NUM are only provided as example, they can be reconfigured + in the application layer to fit the application needs */ + +/* Configure the receive buffer size for each Ethernet driver */ +#ifndef ETH_RX_BUF_SIZE +#define ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE +#endif + +/* Configure the number of Ethernet drive receive buffers (in a chained linked list)*/ +#ifndef ETH_RX_BUF_NUM +#define ETH_RX_BUF_NUM (4U) /* 4 Rx buffers of size ETH_RX_BUF_SIZE */ +#endif + +/** + * @} + */ + +/** + * @defgroup ETH_DMA_TX_Descriptor ETH DMA TX Descriptor + * @{ + */ + +/* + Normal DMA Tx Descriptor + ----------------------------------------------------------------------------------------------- + TDES0 | OWN(31) | CTRL[30:26] | TTSE(25) | CTRL[24:18] | TTSS(17) | Status[16:0] | + ----------------------------------------------------------------------------------------------- + TDES1 | CTRL[31:29] | Buffer2 ByteCount[28:16] | Reserved[15:13] | Buffer1 ByteCount[12:0] | + ----------------------------------------------------------------------------------------------- + TDES2 | Buffer1 Address [31:0] | + ----------------------------------------------------------------------------------------------- + TDES3 | Buffer2 Address [31:0] / Next Descriptor Address [31:0] | + ----------------------------------------------------------------------------------------------- + */ +/** + * @brief Bit definition of TDES0 register + */ +#define ETH_DMA_TXDESC_OWN (0x80000000UL) /*!< OWN bit */ +#define ETH_DMA_TXDESC_IOC (0x40000000UL) /*!< Interrupt on Completion */ +#define ETH_DMA_TXDESC_TLS (0x20000000UL) /*!< Transmit Last Segment */ +#define ETH_DMA_TXDESC_TFS (0x10000000UL) /*!< Transmit First Segment */ +#define ETH_DMA_TXDESC_DCRC (0x08000000UL) /*!< Disable CRC */ +#define ETH_DMA_TXDESC_DPAD (0x04000000UL) /*!< Disable Padding */ +#define ETH_DMA_TXDESC_TTSE (0x02000000UL) /*!< Transmit Time Stamp Enable */ +#define ETH_DMA_TXDESC_CRCR (0x01000000UL) /*!< CRC Replace Control */ +#define ETH_DMA_TXDESC_CIC (0x00C00000UL) /*!< Checksum Insertion Control: 4 cases */ +#define ETH_DMA_TXDESC_CIC_BYPASS (0x00000000UL) /*!< Do Nothing: Checksum Engine is bypassed */ +#define ETH_DMA_TXDESC_CIC_IPV4_HEADER (0x00400000UL) /*!< IPV4 header Checksum Insertion */ +#define ETH_DMA_TXDESC_CIC_TCPUDPICMP_SEGMENT (0x00800000UL) /*!< TCP/UDP/ICMP Checksum Insertion calculated over segment only */ +#define ETH_DMA_TXDESC_CIC_TCPUDPICMP_FULL (0x00C00000UL) /*!< TCP/UDP/ICMP Checksum Insertion fully calculated */ +#define ETH_DMA_TXDESC_TER (0x00200000UL) /*!< Transmit End of Ring */ +#define ETH_DMA_TXDESC_TSAC (0x00100000UL) /*!< Second Address Chained */ +#define ETH_DMA_TXDESC_VLANC (0x000C0000UL) /*!< VLAN Insertion Control: 4 cases */ +#define ETH_DMA_TXDESC_VLANC_BYPASS (0x00000000UL) /*!< Do Nothing: VLAN Insertion is bypassed */ +#define ETH_DMA_TXDESC_VLANC_REMOVE_TAG (0x00040000UL) /*!< Remove Tag and Type fields in VLAN frame */ +#define ETH_DMA_TXDESC_VLANC_INSERT_TAG (0x00080000UL) /*!< Insert VLAN Tag value in ETH_MAC_VTACTLR Register into transmit frame */ +#define ETH_DMA_TXDESC_VLANC_REPLACE_TAG (0x000C0000UL) /*!< Replace VLAN tag value in transmit frame with VLAN tag value in ETH_MAC_VTACTLR register */ +#define ETH_DMA_TXDESC_TTSS (0x00020000UL) /*!< Tx Time Stamp Status */ +#define ETH_DMA_TXDESC_IHE (0x00010000UL) /*!< IP Header Error */ +#define ETH_DMA_TXDESC_ETSUM (0x00008000UL) /*!< Tx Error summary: OR of the following bits: IHE || JTE || FFF || TPCE || LOCE || NCE || TLCE || ECE || EDE || UDE */ +#define ETH_DMA_TXDESC_JTE (0x00004000UL) /*!< Jabber Timeout Error */ +#define ETH_DMA_TXDESC_FFF (0x00002000UL) /*!< Frame Flushed */ +#define ETH_DMA_TXDESC_TPCE (0x00001000UL) /*!< Payload Checksum Error */ +#define ETH_DMA_TXDESC_LOCE (0x00000800UL) /*!< Loss Carrier Error */ +#define ETH_DMA_TXDESC_NCE (0x00000400UL) /*!< No Carrier Error */ +#define ETH_DMA_TXDESC_TLCE (0x00000200UL) /*!< Late Collision Error */ +#define ETH_DMA_TXDESC_ECE (0x00000100UL) /*!< Excessive Collision Error */ +#define ETH_DMA_TXDESC_VLF (0x00000080UL) /*!< VLAN Frame */ +#define ETH_DMA_TXDESC_COC (0x00000078UL) /*!< Collision Count */ +#define ETH_DMA_TXDESC_EDE (0x00000004UL) /*!< Excessive Deferral Error */ +#define ETH_DMA_TXDESC_UDE (0x00000002UL) /*!< Underflow Error */ +#define ETH_DMA_TXDESC_DEE (0x00000001UL) /*!< Deferred Error */ +#define ETH_DMA_TXDESC_STATUS_ALL (ETH_DMA_TXDESC_OWN | ETH_DMA_TXDESC_IOC | ETH_DMA_TXDESC_TLS | \ + ETH_DMA_TXDESC_DPAD | ETH_DMA_TXDESC_DCRC | ETH_DMA_TXDESC_TFS | \ + ETH_DMA_TXDESC_TTSE | ETH_DMA_TXDESC_CRCR | ETH_DMA_TXDESC_TER | \ + ETH_DMA_TXDESC_TSAC | ETH_DMA_TXDESC_TTSS | ETH_DMA_TXDESC_IHE | \ + ETH_DMA_TXDESC_ETSUM |ETH_DMA_TXDESC_JTE | ETH_DMA_TXDESC_FFF | \ + ETH_DMA_TXDESC_TPCE | ETH_DMA_TXDESC_LOCE | ETH_DMA_TXDESC_NCE | \ + ETH_DMA_TXDESC_TLCE | ETH_DMA_TXDESC_ECE | ETH_DMA_TXDESC_VLF | \ + ETH_DMA_TXDESC_EDE | ETH_DMA_TXDESC_UDE | ETH_DMA_TXDESC_DEE) + +/** + * @brief Bit definition of TDES1 register + */ +#define ETH_DMA_TXDESC_SAIRC (0xE0000000UL) /*!< Source Address Insertion or Replace Control: 5 cases */ +#define ETH_DMA_TXDESC_SAIRC_BYPASS (0x00000000UL) /*!< Do Nothing: Source Address Insertion or Replace Control is bypassed */ +#define ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR0 (0x20000000UL) /*!< Insert address value in MAC address register 0 into transmit frame as source address */ +#define ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR0 (0x40000000UL) /*!< Replace source address in transmit frame with address value in MAC address register 0 */ +#define ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR1 (0xA0000000UL) /*!< Insert address value in MAC address register 1 into transmit frame as source address */ +#define ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR1 (0xC0000000UL) /*!< Replace source address in transmit frame with address value in MAC address register 1 */ +#define ETH_DMA_TXDESC_TBS2 (0x1FFF0000UL) /*!< Transmit Buffer2 Size */ +#define ETH_DMA_TXDESC_TBS1 (0x00001FFFUL) /*!< Transmit Buffer1 Size */ + +/** + * @brief Bit definition of TDES2 register + */ +#define ETH_DMA_TXDESC_TBAP1 (0xFFFFFFFFUL) /*!< Buffer1 Address Pointer */ + +/** + * @brief Bit definition of TDES3 register + */ +#define ETH_DMA_TXDESC_TBAP2 (0xFFFFFFFFUL) /*!< Buffer2 Address Pointer */ + +/* + Enhance DMA Tx Descriptor + ----------------------------------------------------------------------------------------------- + TDES4 | Reserved[31:0] | + ----------------------------------------------------------------------------------------------- + TDES5 | Reserved[31:0] | + ----------------------------------------------------------------------------------------------- + TDES6 | Transmit Time Stamp Low [31:0] | + ----------------------------------------------------------------------------------------------- + TDES7 | Transmit Time Stamp High [31:0] | + ----------------------------------------------------------------------------------------------- + */ +/** + * @brief Bit definition of TDES6 register + */ +#define ETH_DMA_TXDESC_TTSL (0xFFFFFFFFUL) /*!< Transmit Time Stamp Low */ + +/** + * @brief Bit definition of TDES7 register + */ +#define ETH_DMA_TXDESC_TTSH (0xFFFFFFFFUL) /*!< Transmit Time Stamp High */ + +/** + * @} + */ + +/** + * @defgroup ETH_DMA_RX_Descriptor ETH DMA RX Descriptor + * @{ + */ + +/* + Normal DMA Rx Descriptor + -------------------------------------------------------------------------------------------------------------------- + RDES0 | OWN(31) | Status [30:0] | + --------------------------------------------------------------------------------------------------------------------- + RDES1 | CTRL(31) | Reserved[30:29] | Buffer2 ByteCount[28:16] | CTRL[15:14] | Reserved(13) | Buffer1 ByteCount[12:0] | + --------------------------------------------------------------------------------------------------------------------- + RDES2 | Buffer1 Address [31:0] | + --------------------------------------------------------------------------------------------------------------------- + RDES3 | Buffer2 Address [31:0] / Next Descriptor Address [31:0] | + --------------------------------------------------------------------------------------------------------------------- +*/ +/** + * @brief Bit definition of RDES0 register + */ +#define ETH_DMA_RXDESC_OWN (0x80000000UL) /*!< OWN bit */ +#define ETH_DMA_RXDESC_DAF (0x40000000UL) /*!< Destination Address Filter Fail for the received frame */ +#define ETH_DMA_RXDESC_FRAL (0x3FFF0000UL) /*!< Receive frame length */ +#define ETH_DMA_RXDESC_ERSUM (0x00008000UL) /*!< Rx Error summary: OR of the following bits: DPE || OVE || IPE_TSPA_GF || RLCE || WTE || REE || CRE in RDES0, or IPPE || IPHE in RDES4 */ +#define ETH_DMA_RXDESC_DPE (0x00004000UL) /*!< Descriptor Error: no more descriptors for receive frame */ +#define ETH_DMA_RXDESC_SAF (0x00002000UL) /*!< Source address Filter Fail for the received frame */ +#define ETH_DMA_RXDESC_LEE (0x00001000UL) /*!< Length Error: Frame size not matching with length field */ +#define ETH_DMA_RXDESC_OVE (0x00000800UL) /*!< Overflow Error: Frame was damaged due to buffer overflow */ +#define ETH_DMA_RXDESC_VLAT (0x00000400UL) /*!< VLAN Tag: received frame is a VLAN frame */ +#define ETH_DMA_RXDESC_RFS (0x00000200UL) /*!< First descriptor */ +#define ETH_DMA_RXDESC_RLS (0x00000100UL) /*!< Last descriptor */ +#define ETH_DMA_RXDESC_IPE_TSPA_GF (0x00000080UL) /*!< COE Error or Time stamp valid or jumbo frame */ +#define ETH_DMA_RXDESC_RLCE (0x00000040UL) /*!< Late collision Error */ +#define ETH_DMA_RXDESC_FRAT (0x00000020UL) /*!< Frame type: Ethernet or PTP */ +#define ETH_DMA_RXDESC_WTE (0x00000010UL) /*!< Receive Watchdog Timeout */ +#define ETH_DMA_RXDESC_REE (0x00000008UL) /*!< Receive error: error reported by PHY RX_ER */ +#define ETH_DMA_RXDESC_DBE (0x00000004UL) /*!< Dribble bit error: frame contains non int multiple of 8 bits */ +#define ETH_DMA_RXDESC_CRE (0x00000002UL) /*!< CRC error */ +#define ETH_DMA_RXDESC_DAS_ESA (0x00000001UL) /*!< MAC Address Filter/Status bit extension */ +#define ETH_DMA_RXDESC_STATUS_ALL (ETH_DMA_RXDESC_OWN | ETH_DMA_RXDESC_DAF | ETH_DMA_RXDESC_ERSUM | \ + ETH_DMA_RXDESC_DPE | ETH_DMA_RXDESC_CRE | ETH_DMA_RXDESC_LEE | \ + ETH_DMA_RXDESC_OVE | ETH_DMA_RXDESC_VLAT | ETH_DMA_RXDESC_RFS | \ + ETH_DMA_RXDESC_RLS | ETH_DMA_RXDESC_SAF | ETH_DMA_RXDESC_RLCE | \ + ETH_DMA_RXDESC_WTE | ETH_DMA_RXDESC_FRAT | ETH_DMA_RXDESC_REE | \ + ETH_DMA_RXDESC_DBE | ETH_DMA_RXDESC_DAS_ESA | \ + ETH_DMA_RXDESC_IPE_TSPA_GF) + +/** + * @brief Bit definition of RDES1 register + */ +#define ETH_DMA_RXDESC_DIC (0x80000000UL) /*!< Disable Interrupt on Completion */ +#define ETH_DMA_RXDESC_RBS2 (0x1FFF0000UL) /*!< Receive Buffer2 Size */ +#define ETH_DMA_RXDESC_RER (0x00008000UL) /*!< Receive End of Ring */ +#define ETH_DMA_RXDESC_RSAC (0x00004000UL) /*!< Second Address Chained */ +#define ETH_DMA_RXDESC_RBS1 (0x00001FFFUL) /*!< Receive Buffer1 Size */ + +/** + * @brief Bit definition of RDES2 register + */ +#define ETH_DMA_RXDESC_RBAP1 (0xFFFFFFFFUL) /*!< Buffer1 Address Pointer */ + +/** + * @brief Bit definition of RDES3 register + */ +#define ETH_DMA_RXDESC_RBAP2 (0xFFFFFFFFUL) /*!< Buffer2 Address Pointer */ + +/* + Enhance DMA Rx Descriptor + ----------------------------------------------------------------------------------------------- + RDES4 | Reserved[31:26] | Extend Status [25:24] | Reserved[23:15] | Extend Status [14:0] | + ----------------------------------------------------------------------------------------------- + RDES5 | Reserved[31:0] | + ----------------------------------------------------------------------------------------------- + RDES6 | Receive Time Stamp Low [31:0] | + ----------------------------------------------------------------------------------------------- + RDES7 | Receive Time Stamp High [31:0] | + ----------------------------------------------------------------------------------------------- +*/ +/** + * @brief Bit definition of RDES4 register + */ +#define ETH_DMA_RXDESC_L4FMS (0x02000000UL) /*!< L4 Port Filter Status */ +#define ETH_DMA_RXDESC_L3FMS (0x01000000UL) /*!< L3 Address Filter Status */ +#define ETH_DMA_RXDESC_TSPD (0x00004000UL) /*!< Discard Time Stamp */ +#define ETH_DMA_RXDESC_PTPV (0x00002000UL) /*!< PTP Version */ +#define ETH_DMA_RXDESC_PTPFT (0x00001000UL) /*!< PTP Frame Type */ +#define ETH_DMA_RXDESC_MTP (0x00000F00UL) /*!< PTP Datagram Type */ +#define ETH_DMA_RXDESC_MTP_NONE (0x00000000UL) /*!< No PTP messages */ +#define ETH_DMA_RXDESC_MTP_SYNC (0x00000100UL) /*!< SYNC message (all clock types) */ +#define ETH_DMA_RXDESC_MTP_FOLLOW_UP (0x00000200UL) /*!< Follow_Up message (all clock types) */ +#define ETH_DMA_RXDESC_MTP_DELAY_REQ (0x00000300UL) /*!< Delay_Req message (all clock types) */ +#define ETH_DMA_RXDESC_MTP_DELAY_RESP (0x00000400UL) /*!< Delay_Resp message (all clock types) */ +#define ETH_DMA_RXDESC_MTP_PDELAY_REQ (0x00000500UL) /*!< Pdelay_Req message (peer-to-peer transparent clock) */ +#define ETH_DMA_RXDESC_MTP_PDELAY_RESP (0x00000600UL) /*!< Pdelay_Resp message (peer-to-peer transparent clock) */ +#define ETH_DMA_RXDESC_MTP_PDELAY_RESP_FOLLOW_UP (0x00000700UL) /*!< Pdelay_Resp_Follow_Up message (peer-to-peer transparent clock) */ +#define ETH_DMA_RXDESC_MTP_ANNOUNCE (0x00000800UL) /*!< Announce message (Ordinary or Boundary clock) */ +#define ETH_DMA_RXDESC_MTP_MANAGEMENT (0x00000900UL) /*!< Management message (Ordinary or Boundary clock) */ +#define ETH_DMA_RXDESC_MTP_SIGNALING (0x00000A00UL) /*!< Signaling message (Ordinary or Boundary clock) */ +#define ETH_DMA_RXDESC_MTP_DEFAULT (0x00000F00UL) /*!< Default Datagram Type */ +#define ETH_DMA_RXDESC_IPV6DR (0x00000080UL) /*!< IPv6 Packet Received */ +#define ETH_DMA_RXDESC_IPV4DR (0x00000040UL) /*!< IPv4 Packet Received */ +#define ETH_DMA_RXDESC_IPCB (0x00000020UL) /*!< COE engine Bypassed */ +#define ETH_DMA_RXDESC_IPPE (0x00000010UL) /*!< IP Payload Error */ +#define ETH_DMA_RXDESC_IPHE (0x00000008UL) /*!< IP Header Error */ +#define ETH_DMA_RXDESC_IPPT (0x00000007UL) /*!< IP Payload Type: 4 cases */ +#define ETH_DMA_RXDESC_IPPT_UNKNOWN (0x00000000UL) /*!< Unknown */ +#define ETH_DMA_RXDESC_IPPT_UDP (0x00000001UL) /*!< UDP */ +#define ETH_DMA_RXDESC_IPPT_TCP (0x00000002UL) /*!< TCP */ +#define ETH_DMA_RXDESC_IPPT_ICMP (0x00000003UL) /*!< ICMP */ +#define ETH_DMA_RXDESC_EXTEND_STATUS_ALL (ETH_DMA_RXDESC_L4FMS | ETH_DMA_RXDESC_L3FMS | \ + ETH_DMA_RXDESC_TSPD | ETH_DMA_RXDESC_PTPV | \ + ETH_DMA_RXDESC_PTPFT | ETH_DMA_RXDESC_IPV6DR | \ + ETH_DMA_RXDESC_IPV4DR | ETH_DMA_RXDESC_IPCB | \ + ETH_DMA_RXDESC_IPPE | ETH_DMA_RXDESC_IPHE) + +/** + * @brief Bit definition of RDES6 register + */ +#define ETH_DMA_RXDESC_RTSL (0xFFFFFFFFUL) /*!< Receive Time Stamp Low */ + +/** + * @brief Bit definition of RDES7 register + */ +#define ETH_DMA_RXDESC_RTSH (0xFFFFFFFFUL) /*!< Receive Time Stamp High */ + +/** + * @} + */ + +/** + * @defgroup ETH_Auto_Negotiation ETH Auto Negotiation + * @{ + */ +#define ETH_AUTO_NEGO_DISABLE (0x0000U) +#define ETH_AUTO_NEGO_ENABLE (0x0001U) +/** + * @} + */ + +/** + * @defgroup ETH_Interface ETH Interface + * @{ + */ +#define ETH_MAC_IF_MII (0UL) +#define ETH_MAC_IF_RMII (ETH_MAC_IFCONFR_IFSEL) +/** + * @} + */ + +/** + * @defgroup ETH_Speed ETH Speed + * @{ + */ +#define ETH_MAC_SPEED_10M (0UL) +#define ETH_MAC_SPEED_100M (ETH_MAC_CONFIGR_FES) +/** + * @} + */ + +/** + * @defgroup ETH_Duplex_Mode ETH Duplex Mode + * @{ + */ +#define ETH_MAC_DUPLEX_MD_HALF (0UL) +#define ETH_MAC_DUPLEX_MD_FULL (ETH_MAC_CONFIGR_DM) +/** + * @} + */ + +/** + * @defgroup ETH_Checksum_Mode ETH Checksum Mode + * @{ + */ +#define ETH_MAC_CHECKSUM_MD_SW (0UL) +#define ETH_MAC_CHECKSUM_MD_HW (0x00000001UL) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_Mode ETH Receive Mode + * @{ + */ +#define ETH_RX_MD_POLLING (0UL) +#define ETH_RX_MD_INT (0x00000001UL) +/** + * @} + */ + +/** + * @defgroup ETH_TX_CLK_POLARITY ETH TX Clock Polarity + * @{ + */ +#define ETH_MAC_TX_CLK_POLARITY_KEEP (0UL) +#define ETH_MAC_TX_CLK_POLARITY_INVERSE (ETH_MAC_IFCONFR_TCKINV) +/** + * @} + */ + +/** + * @defgroup ETH_RX_CLK_POLARITY ETH RX Clock Polarity + * @{ + */ +#define ETH_MAC_RX_CLK_POLARITY_KEEP (0UL) +#define ETH_MAC_RX_CLK_POLARITY_INVERSE (ETH_MAC_IFCONFR_RCKINV) +/** + * @} + */ + +/** + * @defgroup ETH_SRC_ADDR_Mode ETH Source Address Mode + * @{ + */ +#define ETH_MAC_SRC_ADDR_MD_BY_DMA_TXDESC (0UL) /*!< Configure the Insert mode by Tx Descriptor of DMA */ +#define ETH_MAC_SRC_ADDR_MD_INSTER_MACADDR0 (0x02UL << ETH_MAC_CONFIGR_SAIRC_POS) /*!< Insert address value in MAC address register 0 into transmit frame as source address */ +#define ETH_MAC_SRC_ADDR_MD_REPLACE_MACADDR0 (0x03UL << ETH_MAC_CONFIGR_SAIRC_POS) /*!< Replace source address in transmit frame with address value in MAC address register 0 */ +#define ETH_MAC_SRC_ADDR_MD_INSTER_MACADDR1 (0x06UL << ETH_MAC_CONFIGR_SAIRC_POS) /*!< Insert address value in MAC address register 1 into transmit frame as source address */ +#define ETH_MAC_SRC_ADDR_MD_REPLACE_MACADDR1 (0x07UL << ETH_MAC_CONFIGR_SAIRC_POS) /*!< Replace source address in transmit frame with address value in MAC address register 1 */ +/** + * @} + */ + +/** + * @defgroup ETH_TypeFrame_Strip_FCS ETH Type Frame Strip FCS + * @{ + */ +#define ETH_MAC_TYPE_FRAME_STRIP_FCS_DISABLE (0UL) +#define ETH_MAC_TYPE_FRAME_STRIP_FCS_ENABLE (ETH_MAC_CONFIGR_CST) +/** + * @} + */ + +/** + * @defgroup ETH_Watchdog ETH Watchdog + * @{ + */ +#define ETH_MAC_WATCHDOG_DISABLE (ETH_MAC_CONFIGR_MWD) +#define ETH_MAC_WATCHDOG_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Jabber ETH Jabber + * @{ + */ +#define ETH_MAC_JABBER_DISABLE (ETH_MAC_CONFIGR_MJB) +#define ETH_MAC_JABBER_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Interframe_Gap ETH Interframe Gap + * @{ + */ +#define ETH_MAC_INTERFRAME_GAP_96BIT (0UL) +#define ETH_MAC_INTERFRAME_GAP_88BIT (0x01UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_80BIT (0x02UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_72BIT (0x03UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_64BIT (0x04UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_56BIT (0x05UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_48BIT (0x06UL << ETH_MAC_CONFIGR_IFG_POS) +#define ETH_MAC_INTERFRAME_GAP_40BIT (0x07UL << ETH_MAC_CONFIGR_IFG_POS) +/** + * @} + */ + +/** + * @defgroup ETH_Carrier_Sense ETH Carrier Sense + * @{ + */ +#define ETH_MAC_CARRIER_SENSE_DISABLE (ETH_MAC_CONFIGR_DCRS) +#define ETH_MAC_CARRIER_SENSE_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_Own ETH Receive Own + * @{ + */ +#define ETH_MAC_RX_OWN_DISABLE (ETH_MAC_CONFIGR_DO) +#define ETH_MAC_RX_OWN_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Checksum_Offload ETH Checksum Offload + * @{ + */ +#define ETH_MAC_CHECKSUM_OFFLOAD_DISABLE (0UL) +#define ETH_MAC_CHECKSUM_OFFLOAD_ENABLE (ETH_MAC_CONFIGR_IPCO) +/** + * @} + */ + +/** + * @defgroup ETH_Retry_Transmit ETH Retry Transmit + * @{ + */ +#define ETH_MAC_RETRY_TRANS_DISABLE (ETH_MAC_CONFIGR_DRTY) +#define ETH_MAC_RETRY_TRANS_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Auto_Strip_Pad_FCS ETH Auto Strip Pad FCS + * @{ + */ +#define ETH_MAC_AUTO_STRIP_PAD_FCS_DISABLE (0UL) +#define ETH_MAC_AUTO_STRIP_PAD_FCS_ENABLE (ETH_MAC_CONFIGR_ACS) +/** + * @} + */ + +/** + * @defgroup ETH_Back_Off_Limit ETH Back Off Limit + * @{ + */ +#define ETH_MAC_BACKOFF_LIMIT10 (0UL) +#define ETH_MAC_BACKOFF_LIMIT8 (ETH_MAC_CONFIGR_BL_0) +#define ETH_MAC_BACKOFF_LIMIT4 (ETH_MAC_CONFIGR_BL_1) +#define ETH_MAC_BACKOFF_LIMIT1 (ETH_MAC_CONFIGR_BL) +/** + * @} + */ + +/** + * @defgroup ETH_Deferral_Check ETH Deferral Check + * @{ + */ +#define ETH_MAC_DEFERRAL_CHECK_DISABLE (0UL) +#define ETH_MAC_DEFERRAL_CHECK_ENABLE (ETH_MAC_CONFIGR_DC) +/** + * @} + */ + +/** + * @defgroup ETH_Zero_Quanta_Pause ETH Zero Quanta Pause + * @{ + */ +#define ETH_MAC_ZERO_QUANTA_PAUSE_DISABLE (ETH_MAC_FLOCTLR_DZPQ) +#define ETH_MAC_ZERO_QUANTA_PAUSE_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Pause_Low_Threshold ETH Pause Low Threshold + * @{ + */ +#define ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS4 (0UL) /*!< Pause time minus 4 slot times */ +#define ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS28 (ETH_MAC_FLOCTLR_PLT_0) /*!< Pause time minus 28 slot times */ +#define ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS144 (ETH_MAC_FLOCTLR_PLT_1) /*!< Pause time minus 144 slot times */ +#define ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS256 (ETH_MAC_FLOCTLR_PLT) /*!< Pause time minus 256 slot times */ +/** + * @} + */ + +/** + * @defgroup ETH_Unicast_Pause_Frame_Detect ETH Unicast Pause Frame Detect + * @{ + */ +#define ETH_MAC_UNICAST_PAUSE_FRAME_DETECT_DISABLE (0UL) +#define ETH_MAC_UNICAST_PAUSE_FRAME_DETECT_ENABLE (ETH_MAC_FLOCTLR_UNP) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_Flow_Control ETH Receive Flow Control + * @{ + */ +#define ETH_MAC_RX_FLOW_CTRL_DISABLE (0UL) +#define ETH_MAC_RX_FLOW_CTRL_ENABLE (ETH_MAC_FLOCTLR_RFE) +/** + * @} + */ + +/** + * @defgroup ETH_Transmit_Flow_Control ETH Transmit Flow Control + * @{ + */ +#define ETH_MAC_TRANS_FLOW_CTRL_DISABLE (0UL) +#define ETH_MAC_TRANS_FLOW_CTRL_ENABLE (ETH_MAC_FLOCTLR_TFE) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_All ETH Receive All + * @{ + */ +#define ETH_MAC_RX_ALL_DISABLE (0UL) +#define ETH_MAC_RX_ALL_ENABLE (ETH_MAC_FLTCTLR_RA) +/** + * @} + */ + +/** + * @defgroup ETH_Drop_Not_TcpUdp ETH Drop Not TcpUdp + * @{ + */ +#define ETH_MAC_DROP_NOT_TCPUDP_DISABLE (0UL) +#define ETH_MAC_DROP_NOT_TCPUDP_ENABLE (ETH_MAC_FLTCTLR_DNTU) +/** + * @} + */ + +/** + * @defgroup ETH_VLAN_Tag_Filter ETH VLAN Tag Filter + * @{ + */ +#define ETH_MAC_VLAN_TAG_FILTER_DISABLE (0UL) +#define ETH_MAC_VLAN_TAG_FILTER_ENABLE (ETH_MAC_FLTCTLR_VTFE) +/** + * @} + */ + +/** + * @defgroup ETH_Source_Addr_Filter ETH Source Addr Filter + * @{ + */ +#define ETH_MAC_SRC_ADDR_FILTER_DISABLE (0UL) +#define ETH_MAC_SRC_ADDR_FILTER_NORMAL (ETH_MAC_FLTCTLR_SAF) +#define ETH_MAC_SRC_ADDR_FILTER_INVERSE (ETH_MAC_FLTCTLR_SAF | ETH_MAC_FLTCTLR_SAIF) +/** + * @} + */ + +/** + * @defgroup ETH_Pass_Control_Frame ETH Pass Control Frame + * @{ + */ +#define ETH_MAC_PASS_CTRL_FRAME_BLOCK_ALL (0UL) /*!< MAC filter all control frame from reaching the application */ +#define ETH_MAC_PASS_CTRL_FRAME_FORWARD_NOT_PAUSE (ETH_MAC_FLTCTLR_PCF_0) /*!< MAC forward all control frame except pause control frame to application even if they fail the address filter */ +#define ETH_MAC_PASS_CTRL_FRAME_FORWARD_ALL (ETH_MAC_FLTCTLR_PCF_1) /*!< MAC forward all control frame to application even if they fail the address filter */ +#define ETH_MAC_PASS_CTRL_FRAME_FORWARD_PASS_FILTER (ETH_MAC_FLTCTLR_PCF) /*!< MAC forward control frame that pass the address filter. */ +/** + * @} + */ + +/** + * @defgroup ETH_Reception_Broadcast_Frame ETH Reception Broadcast Frame + * @{ + */ +#define ETH_MAC_RX_BROADCAST_FRAME_DISABLE (ETH_MAC_FLTCTLR_DBF) +#define ETH_MAC_RX_BROADCAST_FRAME_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Destination_Addr_Filter ETH Destination Addr Filter + * @{ + */ +#define ETH_MAC_DEST_ADDR_FILTER_NORMAL (0UL) +#define ETH_MAC_DEST_ADDR_FILTER_INVERSE (ETH_MAC_FLTCTLR_DAIF) +/** + * @} + */ + +/** + * @defgroup ETH_Multicast_Frame_Filter ETH Multicast Frame Filter + * @{ + */ +#define ETH_MAC_MULTICAST_FRAME_FILTER_NONE (ETH_MAC_FLTCTLR_PMF) +#define ETH_MAC_MULTICAST_FRAME_FILTER_PERFECT (0UL) +#define ETH_MAC_MULTICAST_FRAME_FILTER_HASHTABLE (ETH_MAC_FLTCTLR_HMC) +#define ETH_MAC_MULTICAST_FRAME_FILTER_PERFECT_HASHTABLE (ETH_MAC_FLTCTLR_HPF | ETH_MAC_FLTCTLR_HMC) +/** + * @} + */ + +/** + * @defgroup ETH_Unicast_Frame_Filter ETH Unicast Frame Filter + * @{ + */ +#define ETH_MAC_UNICAST_FRAME_FILTER_PERFECT (0UL) +#define ETH_MAC_UNICAST_FRAME_FILTER_HASHTABLE (ETH_MAC_FLTCTLR_HUC) +#define ETH_MAC_UNICAST_FRAME_FILTER_PERFECT_HASHTABLE (ETH_MAC_FLTCTLR_HPF | ETH_MAC_FLTCTLR_HUC) +/** + * @} + */ + +/** + * @defgroup ETH_Promiscuous_Mode ETH Promiscuous Mode + * @{ + */ +#define ETH_MAC_PROMISCUOUS_MD_DISABLE (0UL) +#define ETH_MAC_PROMISCUOUS_MD_ENABLE (ETH_MAC_FLTCTLR_PR) +/** + * @} + */ + +/** + * @defgroup ETH_Tx_VLAN_Insert_Mode ETH Tx VLAN Insert Mode + * @{ + */ +#define ETH_MAC_TXVLAN_MD_BY_DMA_TXDESC (0UL) /*!< Configure the Tx VLAN mode by Tx Descriptor of DMA */ +#define ETH_MAC_TXVLAN_MD_BYPASS (ETH_MAC_VTACTLR_VLANS) /*!< Do Nothing: VLAN Insertion is bypassed */ +#define ETH_MAC_TXVLAN_MD_REMOVE_TAG (ETH_MAC_VTACTLR_VLANS | ETH_MAC_VTACTLR_VLANC_0) /*!< Remove Tag and Type fields in VLAN frame */ +#define ETH_MAC_TXVLAN_MD_INSERT_TAG (ETH_MAC_VTACTLR_VLANS | ETH_MAC_VTACTLR_VLANC_1) /*!< Insert VLAN Tag value in ETH_MAC_VTACTLR Register into transmit frame */ +#define ETH_MAC_TXVLAN_MD_REPLACE_TAG (ETH_MAC_VTACTLR_VLANS | ETH_MAC_VTACTLR_VLANC) /*!< Replace VLAN tag value in transmit frame with VLAN tag value in ETH_MAC_VTACTLR register */ +/** + * @} + */ + +/** + * @defgroup ETH_Rx_VLAN_Filter ETH Rx VLAN Filter + * @{ + */ +#define ETH_MAC_RXVLAN_FILTER_NORMAL (0UL) +#define ETH_MAC_RXVLAN_FILTER_INVERSE (ETH_MAC_VTAFLTR_VTIM) +#define ETH_MAC_RXVLAN_FILTER_NORMAL_HASHTABLE (ETH_MAC_VTAFLTR_VTHM) +#define ETH_MAC_RXVLAN_FILTER_INVERSE_HASHTABLE (ETH_MAC_VTAFLTR_VTHM | ETH_MAC_VTAFLTR_VTIM) +/** + * @} + */ + +/** + * @defgroup ETH_Rx_VLAN_Compare ETH Rx VLAN Compare + * @{ + */ +#define ETH_MAC_RXVLAN_CMP_16BIT (0UL) +#define ETH_MAC_RXVLAN_CMP_12BIT (ETH_MAC_VTAFLTR_VTAL) +/** + * @} + */ + +/** + * @defgroup ETH_L4_Dest_Port_Filter ETH L4 Dest Port Filter + * @{ + */ +#define ETH_MAC_L4_DEST_PORT_FILTER_DISABLE (0UL) +#define ETH_MAC_L4_DEST_PORT_FILTER_NORMAL (ETH_MAC_L34CTLR_L4DPM) +#define ETH_MAC_L4_DEST_PORT_FILTER_INVERSE (ETH_MAC_L34CTLR_L4DPIM | ETH_MAC_L34CTLR_L4DPM) +/** + * @} + */ + +/** + * @defgroup ETH_L4_Source_Port_Filter ETH L4 Source Port Filter + * @{ + */ +#define ETH_MAC_L4_SRC_PORT_FILTER_DISABLE (0UL) +#define ETH_MAC_L4_SRC_PORT_FILTER_NORMAL (ETH_MAC_L34CTLR_L4SPM) +#define ETH_MAC_L4_SRC_PORT_FILTER_INVERSE (ETH_MAC_L34CTLR_L4SPIM | ETH_MAC_L34CTLR_L4SPM) +/** + * @} + */ + +/** + * @defgroup ETH_L4_Port_Filter_Protocol ETH L4 Port Filter Protocol + * @{ + */ +#define ETH_MAC_L4_PORT_FILTER_PROTOCOL_TCP (0UL) /*!< Port filter for TCP frame */ +#define ETH_MAC_L4_PORT_FILTER_PROTOCOL_UDP (ETH_MAC_L34CTLR_L4PEN) /*!< Port filter for UDP frame */ +/** + * @} + */ + +/** + * @defgroup ETH_L3_Dest_Addr_Filter_Mask ETH L3 Destination Addr Filter Mask + * @note The following definitions apply to IPv4. + * @{ + */ +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_NONE (0x00000000UL) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT0 (0x01UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT1_0 (0x02UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT2_0 (0x03UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT3_0 (0x04UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT4_0 (0x05UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT5_0 (0x06UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT6_0 (0x07UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT7_0 (0x08UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT8_0 (0x09UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT9_0 (0x0AUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT10_0 (0x0BUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT11_0 (0x0CUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT12_0 (0x0DUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT13_0 (0x0EUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT14_0 (0x0FUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT15_0 (0x10UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT16_0 (0x11UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT17_0 (0x12UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT18_0 (0x13UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT19_0 (0x14UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT20_0 (0x15UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT21_0 (0x16UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT22_0 (0x17UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT23_0 (0x18UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT24_0 (0x19UL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT25_0 (0x1AUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT26_0 (0x1BUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT27_0 (0x1CUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT28_0 (0x1DUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT29_0 (0x1EUL << ETH_MAC_L34CTLR_L3HDBM_POS) +#define ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT30_0 (0x1FUL << ETH_MAC_L34CTLR_L3HDBM_POS) +/** + * @} + */ + +/** + * @defgroup ETH_L3_Source_Addr_Filter_Mask ETH L3 Source Addr Filter Mask + * @note The following definitions apply to IPv4 + * @{ + */ +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_NONE (0x00000000UL) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT0 (0x01UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT1_0 (0x02UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT2_0 (0x03UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT3_0 (0x04UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT4_0 (0x05UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT5_0 (0x06UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT6_0 (0x07UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT7_0 (0x08UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT8_0 (0x09UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT9_0 (0x0AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT10_0 (0x0BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT11_0 (0x0CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT12_0 (0x0DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT13_0 (0x0EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT14_0 (0x0FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT15_0 (0x10UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT16_0 (0x11UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT17_0 (0x12UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT18_0 (0x13UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT19_0 (0x14UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT20_0 (0x15UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT21_0 (0x16UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT22_0 (0x17UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT23_0 (0x18UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT24_0 (0x19UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT25_0 (0x1AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT26_0 (0x1BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT27_0 (0x1CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT28_0 (0x1DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT29_0 (0x1EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT30_0 (0x1FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +/** + * @} + */ + +/** + * @defgroup ETH_L3_Dest_Source_Addr_Filter_Mask ETH L3 Destination Source Address Filter Mask + * @note The following definitions apply to IPv6. + * @{ + */ +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_NONE (0x00000000UL) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT0 (0x01UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT1_0 (0x02UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT2_0 (0x03UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT3_0 (0x04UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT4_0 (0x05UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT5_0 (0x06UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT6_0 (0x07UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT7_0 (0x08UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT8_0 (0x09UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT9_0 (0x0AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT10_0 (0x0BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT11_0 (0x0CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT12_0 (0x0DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT13_0 (0x0EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT14_0 (0x0FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT15_0 (0x10UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT16_0 (0x11UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT17_0 (0x12UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT18_0 (0x13UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT19_0 (0x14UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT20_0 (0x15UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT21_0 (0x16UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT22_0 (0x17UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT23_0 (0x18UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT24_0 (0x19UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT25_0 (0x1AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT26_0 (0x1BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT27_0 (0x1CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT28_0 (0x1DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT29_0 (0x1EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT30_0 (0x1FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT31_0 (0x20UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT32_0 (0x21UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT33_0 (0x22UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT34_0 (0x23UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT35_0 (0x24UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT36_0 (0x25UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT37_0 (0x26UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT38_0 (0x27UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT39_0 (0x28UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT40_0 (0x29UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT41_0 (0x2AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT42_0 (0x2BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT43_0 (0x2CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT44_0 (0x2DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT45_0 (0x2EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT46_0 (0x2FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT47_0 (0x30UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT48_0 (0x31UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT49_0 (0x32UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT50_0 (0x33UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT51_0 (0x34UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT52_0 (0x35UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT53_0 (0x36UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT54_0 (0x37UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT55_0 (0x38UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT56_0 (0x39UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT57_0 (0x3AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT58_0 (0x3BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT59_0 (0x3CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT60_0 (0x3DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT61_0 (0x3EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT62_0 (0x3FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT63_0 (0x40UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT64_0 (0x41UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT65_0 (0x42UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT66_0 (0x43UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT67_0 (0x44UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT68_0 (0x45UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT69_0 (0x46UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT70_0 (0x47UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT71_0 (0x48UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT72_0 (0x49UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT73_0 (0x4AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT74_0 (0x4BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT75_0 (0x4CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT76_0 (0x4DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT77_0 (0x4EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT78_0 (0x4FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT79_0 (0x50UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT80_0 (0x51UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT81_0 (0x52UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT82_0 (0x53UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT83_0 (0x54UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT84_0 (0x55UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT85_0 (0x56UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT86_0 (0x57UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT87_0 (0x58UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT88_0 (0x59UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT89_0 (0x5AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT90_0 (0x5BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT91_0 (0x5CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT92_0 (0x5DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT93_0 (0x5EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT94_0 (0x5FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT95_0 (0x60UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT96_0 (0x61UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT97_0 (0x62UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT98_0 (0x63UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT99_0 (0x64UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT100_0 (0x65UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT101_0 (0x66UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT102_0 (0x67UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT103_0 (0x68UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT104_0 (0x69UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT105_0 (0x6AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT106_0 (0x6BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT107_0 (0x6CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT108_0 (0x6DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT109_0 (0x6EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT110_0 (0x6FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT111_0 (0x70UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT112_0 (0x71UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT113_0 (0x72UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT114_0 (0x73UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT115_0 (0x74UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT116_0 (0x75UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT117_0 (0x76UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT118_0 (0x77UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT119_0 (0x78UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT120_0 (0x79UL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT121_0 (0x7AUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT122_0 (0x7BUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT123_0 (0x7CUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT124_0 (0x7DUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT125_0 (0x7EUL << ETH_MAC_L34CTLR_L3HSBM_POS) +#define ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT126_0 (0x7FUL << ETH_MAC_L34CTLR_L3HSBM_POS) +/** + * @} + */ + +/** + * @defgroup ETH_L3_Dest_Addr_Filter ETH L3 Destination Addr Filter + * @{ + */ +#define ETH_MAC_L3_DEST_ADDR_FILTER_DISABLE (0UL) +#define ETH_MAC_L3_DEST_ADDR_FILTER_NORMAL (ETH_MAC_L34CTLR_L3DAM) +#define ETH_MAC_L3_DEST_ADDR_FILTER_INVERSE (ETH_MAC_L34CTLR_L3DAIM | ETH_MAC_L34CTLR_L3DAM) +/** + * @} + */ + +/** + * @defgroup ETH_L3_Source_Addr_Filter ETH L3 Source Addr Filter + * @{ + */ +#define ETH_MAC_L3_SRC_ADDR_FILTER_DISABLE (0UL) +#define ETH_MAC_L3_SRC_ADDR_FILTER_NORMAL (ETH_MAC_L34CTLR_L3SAM) +#define ETH_MAC_L3_SRC_ADDR_FILTER_INVERSE (ETH_MAC_L34CTLR_L3SAIM | ETH_MAC_L34CTLR_L3SAM) +/** + * @} + */ + +/** + * @defgroup ETH_L3_Addr_Filter_Protocol ETH L3 Addr Filter Protocol + * @{ + */ +#define ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV4 (0UL) /*!< Ip Address filter for IPv4 */ +#define ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV6 (ETH_MAC_L34CTLR_L3PEN) /*!< Ip Address filter for IPv6 */ +/** + * @} + */ + +/** + * @defgroup ETH_MAC_Address_Index ETH MAC Address Index + * @{ + */ +#define ETH_MAC_ADDR_IDX0 (0x00000000UL) +#define ETH_MAC_ADDR_IDX1 (0x00000008UL) +#define ETH_MAC_ADDR_IDX2 (0x00000010UL) +#define ETH_MAC_ADDR_IDX3 (0x00000018UL) +#define ETH_MAC_ADDR_IDX4 (0x00000020UL) +/** + * @} + */ + +/** + * @defgroup ETH_MAC_Address_Filter ETH MAC Address Filter + * @note The parameter is invalid in ETH_MAC_ADDR_IDX0. + * @{ + */ +#define ETH_MAC_ADDR_FILTER_DISABLE (0UL) /*!< Disable perfect filter with MAC address. */ +#define ETH_MAC_ADDR_FILTER_PERFECT_DEST_ADDR (ETH_MAC_MACADHR1_AE1) /*!< Filter the Destination address of the received frame with MAC address. */ +#define ETH_MAC_ADDR_FILTER_PERFECT_SRC_ADDR (ETH_MAC_MACADHR1_AE1 | ETH_MAC_MACADHR1_SA1) /*!< Filter the source address of the received frame with MAC address. */ +/** + * @} + */ + +/** + * @defgroup ETH_MAC_Address_Filter_Mask ETH MAC Address Filter Mask + * @note The parameter is invalid in ETH_MAC_ADDR_IDX0. + * @{ + */ +#define ETH_MAC_ADDR_MASK_DISABLE (0UL) /*!< Disable MAC Address Mask */ +#define ETH_MAC_ADDR_MASK_BYTE6 (ETH_MAC_MACADHR1_MBC1_5) /*!< Mask MAC Address high reg bits [15:8] */ +#define ETH_MAC_ADDR_MASK_BYTE5 (ETH_MAC_MACADHR1_MBC1_4) /*!< Mask MAC Address high reg bits [7:0] */ +#define ETH_MAC_ADDR_MASK_BYTE4 (ETH_MAC_MACADHR1_MBC1_3) /*!< Mask MAC Address low reg bits [31:24] */ +#define ETH_MAC_ADDR_MASK_BYTE3 (ETH_MAC_MACADHR1_MBC1_2) /*!< Mask MAC Address low reg bits [23:16] */ +#define ETH_MAC_ADDR_MASK_BYTE2 (ETH_MAC_MACADHR1_MBC1_1) /*!< Mask MAC Address low reg bits [15:8] */ +#define ETH_MAC_ADDR_MASK_BYTE1 (ETH_MAC_MACADHR1_MBC1_0) /*!< Mask MAC Address low reg bits [7:0] */ +#define ETH_MAC_ADDR_MASK_ALL (ETH_MAC_MACADHR1_MBC1) /*!< Mask MAC Address low reg bits [31:0] and low high bits [15:0] */ +/** + * @} + */ + +/** + * @defgroup ETH_MAC_INT_Flag ETH MAC Interrupt Flag + * @{ + */ +#define ETH_MAC_INT_FLAG_TSPIS (ETH_MAC_INTSTSR_TSPIS) /*!< Time stamp trigger flag (on MAC) */ +#define ETH_MAC_INT_FLAG_MMCTXIS (ETH_MAC_INTSTSR_MMCTXIS) /*!< MMC transmit flag */ +#define ETH_MAC_INT_FLAG_MMCRXIS (ETH_MAC_INTSTSR_MMCRXIS) /*!< MMC receive flag */ +#define ETH_MAC_INT_FLAG_MMCIS (ETH_MAC_INTSTSR_MMCIS) /*!< MMC flag (on MAC) */ +#define ETH_MAC_INT_FLAG_PMTIS (ETH_MAC_INTSTSR_PMTIS) /*!< PMT flag (on MAC) */ +#define ETH_MAC_INT_FLAG_ALL (ETH_MAC_INT_FLAG_TSPIS | ETH_MAC_INT_FLAG_MMCTXIS | \ + ETH_MAC_INT_FLAG_MMCRXIS | ETH_MAC_INT_FLAG_MMCIS | \ + ETH_MAC_INT_FLAG_PMTIS) +/** + * @} + */ + +/** + * @defgroup ETH_MAC_Interrupt ETH MAC Interrupt + * @{ + */ +#define ETH_MAC_INT_TSPIM (ETH_MAC_INTMSKR_TSPIM) /*!< Time stamp trigger interrupt (on MAC) */ +#define ETH_MAC_INT_PMTIM (ETH_MAC_INTMSKR_PMTIM) /*!< PMT interrupt (on MAC) */ +#define ETH_MAC_INT_ALL (ETH_MAC_INT_TSPIM | ETH_MAC_INT_PMTIM) +/** + * @} + */ + +/** + * @defgroup ETH_Burst_Mode ETH Burst Mode + * @{ + */ +#define ETH_DMA_BURST_MD_NORMAL (0UL) /*!< DMA master interface only use SINGLE and INCR access type */ +#define ETH_DMA_BURST_MD_FIXED (ETH_DMA_BUSMODR_FBST) /*!< DMA master interface use SINGLE and INCR, INCR8, INCR16 access type */ +#define ETH_DMA_BURST_MD_MIXED (ETH_DMA_BUSMODR_MBST) /*!< DMA master interface will start all burst transmission with INCR length greater than 16 */ +/** + * @} + */ + +/** + * @defgroup ETH_Address_Align ETH Address Align + * @{ + */ +#define ETH_DMA_ADDR_ALIGN_DISABLE (0UL) +#define ETH_DMA_ADDR_ALIGN_ENABLE (ETH_DMA_BUSMODR_AAL) +/** + * @} + */ + +/** + * @defgroup ETH_Rx_DMA_Burst_Length ETH Rx DMA Burst Length + * @{ + */ +#define ETH_DMA_RX_BURST_LEN_1BEAT (ETH_DMA_BUSMODR_RPBL_0) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 1 */ +#define ETH_DMA_RX_BURST_LEN_2BEAT (ETH_DMA_BUSMODR_RPBL_1) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 2 */ +#define ETH_DMA_RX_BURST_LEN_4BEAT (ETH_DMA_BUSMODR_RPBL_2) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 4 */ +#define ETH_DMA_RX_BURST_LEN_8BEAT (ETH_DMA_BUSMODR_RPBL_3) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 8 */ +#define ETH_DMA_RX_BURST_LEN_16BEAT (ETH_DMA_BUSMODR_RPBL_4) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 16 */ +#define ETH_DMA_RX_BURST_LEN_32BEAT (ETH_DMA_BUSMODR_RPBL_5) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 32 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_8BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_0) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 8 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_16BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_1) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 16 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_32BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_2) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 32 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_64BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_3) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 64 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_128BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_4) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 128 */ +#define ETH_DMA_RX_BURST_LEN_8XPBL_256BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_RPBL_5) /*!< Maximum number of beats to be transferred in one RxDMA transaction is 256 */ +/** + * @} + */ + +/** + * @defgroup ETH_Tx_DMA_Burst_Length ETH Tx DMA Burst Length + * @{ + */ +#define ETH_DMA_TX_BURST_LEN_1BEAT (ETH_DMA_BUSMODR_TPBL_0) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */ +#define ETH_DMA_TX_BURST_LEN_2BEAT (ETH_DMA_BUSMODR_TPBL_1) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */ +#define ETH_DMA_TX_BURST_LEN_4BEAT (ETH_DMA_BUSMODR_TPBL_2) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */ +#define ETH_DMA_TX_BURST_LEN_8BEAT (ETH_DMA_BUSMODR_TPBL_3) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ +#define ETH_DMA_TX_BURST_LEN_16BEAT (ETH_DMA_BUSMODR_TPBL_4) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ +#define ETH_DMA_TX_BURST_LEN_32BEAT (ETH_DMA_BUSMODR_TPBL_5) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_8BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_0) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_16BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_1) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_32BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_2) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_64BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_3) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_128BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_4) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */ +#define ETH_DMA_TX_BURST_LEN_8XPBL_256BEAT (ETH_DMA_BUSMODR_M8PBL | ETH_DMA_BUSMODR_TPBL_5) /*!< Maximum number of beats to be transferred in one TxDMA (or both) transaction is 256 */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Enhance_Descriptor ETH DMA Enhance Descriptor + * @{ + */ +#define ETH_DMA_ENHANCE_DESC_DISABLE (0UL) +#define ETH_DMA_ENHANCE_DESC_ENABLE (ETH_DMA_BUSMODR_DSEN) +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Arbitration ETH DMA Arbitration + * @{ + */ +#define ETH_DMA_ARBITRATION_LOOP_RXTX_1_1 (0UL) +#define ETH_DMA_ARBITRATION_LOOP_RXTX_2_1 (ETH_DMA_BUSMODR_PRAT_0) +#define ETH_DMA_ARBITRATION_LOOP_RXTX_3_1 (ETH_DMA_BUSMODR_PRAT_1) +#define ETH_DMA_ARBITRATION_LOOP_RXTX_4_1 (ETH_DMA_BUSMODR_PRAT) +#define ETH_DMA_ARBITRATION_LOOP_TXRX_1_1 (ETH_DMA_BUSMODR_TXPR) +#define ETH_DMA_ARBITRATION_LOOP_TXRX_2_1 (ETH_DMA_BUSMODR_TXPR | ETH_DMA_BUSMODR_PRAT_0) +#define ETH_DMA_ARBITRATION_LOOP_TXRX_3_1 (ETH_DMA_BUSMODR_TXPR | ETH_DMA_BUSMODR_PRAT_1) +#define ETH_DMA_ARBITRATION_LOOP_TXRX_4_1 (ETH_DMA_BUSMODR_TXPR | ETH_DMA_BUSMODR_PRAT) +#define ETH_DMA_ARBITRATION_FIXED_RX_PRIOR_TX (ETH_DMA_BUSMODR_DMAA) +#define ETH_DMA_ARBITRATION_FIXED_TX_PRIOR_RX (ETH_DMA_BUSMODR_TXPR | ETH_DMA_BUSMODR_DMAA) +/** + * @} + */ + +/** + * @defgroup ETH_Drop_TCPIP_Checksum_Error_Frame ETH Drop TCPIP Checksum Error Frame + * @{ + */ +#define ETH_DMA_DROP_CHECKSUM_ERR_FRAME_DISABLE (ETH_DMA_OPRMODR_DTCOE) +#define ETH_DMA_DROP_CHECKSUM_ERR_FRAME_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_Store_Forward ETH Receive Store Forward + * @{ + */ +#define ETH_DMA_RX_STORE_FORWARD_DISABLE (0UL) +#define ETH_DMA_RX_STORE_FORWARD_ENABLE (ETH_DMA_OPRMODR_RSF) +/** + * @} + */ + +/** + * @defgroup ETH_Flush_Receive_Frame ETH Flush Receive Frame + * @{ + */ +#define ETH_DMA_FLUSH_RX_FRAME_DISABLE (ETH_DMA_OPRMODR_DFRF) +#define ETH_DMA_FLUSH_RX_FRAME_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_Transmit_Store_Forward ETH Transmit Store Forward + * @{ + */ +#define ETH_DMA_TRANS_STORE_FORWARD_DISABLE (0UL) +#define ETH_DMA_TRANS_STORE_FORWARD_ENABLE (ETH_DMA_OPRMODR_TSF) +/** + * @} + */ + +/** + * @defgroup ETH_Transmit_Threshold ETH Transmit Threshold + * @{ + */ +#define ETH_DMA_TRANS_THRESHOLD_64BYTE (0UL) /*!< Threshold level of the Transmit FIFO is 64 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_128BYTE (0x01UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 128 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_192BYTE (0x02UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 192 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_256BYTE (0x03UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 256 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_40BYTE (0x04UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 40 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_32BYTE (0x05UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 32 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_24BYTE (0x06UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 24 Bytes */ +#define ETH_DMA_TRANS_THRESHOLD_16BYTE (0x07UL << ETH_DMA_OPRMODR_TTC_POS) /*!< Threshold level of the Transmit FIFO is 16 Bytes */ +/** + * @} + */ + +/** + * @defgroup ETH_Forward_Error_Frame ETH Forward Error Frame + * @{ + */ +#define ETH_DMA_FORWARD_ERR_FRAME_DISABLE (0UL) +#define ETH_DMA_FORWARD_ERR_FRAME_ENABLE (ETH_DMA_OPRMODR_FEF) +/** + * @} + */ + +/** + * @defgroup ETH_Forward_Undersize_Good_Frame ETH Forward Undersize Good Frame + * @{ + */ +#define ETH_DMA_FORWARD_UNDERSIZE_FRAME_DISABLE (0UL) +#define ETH_DMA_FORWARD_UNDERSIZE_FRAME_ENABLE (ETH_DMA_OPRMODR_FUF) +/** + * @} + */ + +/** + * @defgroup ETH_Drop_Jumbo_Frame ETH Drop Jumbo Frame + * @{ + */ +#define ETH_DMA_DROP_JUMBO_FRAME_DISABLE (0UL) +#define ETH_DMA_DROP_JUMBO_FRAME_ENABLE (ETH_DMA_OPRMODR_DGF) +/** + * @} + */ + +/** + * @defgroup ETH_Receive_Threshold ETH Receive Threshold + * @{ + */ +#define ETH_DMA_RX_THRESHOLD_64BYTE (0UL) /*!< Threshold level of the Receive FIFO is 64 Bytes */ +#define ETH_DMA_RX_THRESHOLD_32BYTE (ETH_DMA_OPRMODR_RTC_0) /*!< Threshold level of the Receive FIFO is 32 Bytes */ +#define ETH_DMA_RX_THRESHOLD_96BYTE (ETH_DMA_OPRMODR_RTC_1) /*!< Threshold level of the Receive FIFO is 96 Bytes */ +#define ETH_DMA_RX_THRESHOLD_128BYTE (ETH_DMA_OPRMODR_RTC) /*!< Threshold level of the Receive FIFO is 128 Bytes */ +/** + * @} + */ + +/** + * @defgroup ETH_Second_Frame_Operate ETH Second Frame Operate + * @{ + */ +#define ETH_DMA_SEC_FRAME_OPERA_DISABLE (0UL) +#define ETH_DMA_SEC_FRAME_OPERA_ENABLE (ETH_DMA_OPRMODR_OSF) +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Flag ETH DMA Flag + * @{ + */ +#define ETH_DMA_FLAG_PTPS (ETH_DMA_DMASTSR_PTPS) /*!< Time-stamp trigger status */ +#define ETH_DMA_FLAG_PMTS (ETH_DMA_DMASTSR_PMTS) /*!< PMT trigger status */ +#define ETH_DMA_FLAG_MMCS (ETH_DMA_DMASTSR_MMCS) /*!< MMC trigger status */ +#define ETH_DMA_FLAG_EBUS (ETH_DMA_DMASTSR_EBUS) /*!< Error state bits */ +#define ETH_DMA_FLAG_TSTS (ETH_DMA_DMASTSR_TSTS) /*!< Transmit state */ +#define ETH_DMA_FLAG_RSTS (ETH_DMA_DMASTSR_RSTS) /*!< Receive state */ +#define ETH_DMA_FLAG_NIS (ETH_DMA_DMASTSR_NIS) /*!< Normal interrupt summary flag */ +#define ETH_DMA_FLAG_AIS (ETH_DMA_DMASTSR_AIS) /*!< Abnormal interrupt summary flag */ +#define ETH_DMA_FLAG_ERS (ETH_DMA_DMASTSR_ERS) /*!< Early receive flag */ +#define ETH_DMA_FLAG_FBS (ETH_DMA_DMASTSR_FBS) /*!< Fatal bus error flag */ +#define ETH_DMA_FLAG_ETS (ETH_DMA_DMASTSR_ETS) /*!< Early transmit flag */ +#define ETH_DMA_FLAG_RWS (ETH_DMA_DMASTSR_RWS) /*!< Receive watchdog timeout flag */ +#define ETH_DMA_FLAG_RSS (ETH_DMA_DMASTSR_RSS) /*!< Receive stopped flag */ +#define ETH_DMA_FLAG_RUS (ETH_DMA_DMASTSR_RUS) /*!< Receive buffer unavailable flag */ +#define ETH_DMA_FLAG_RIS (ETH_DMA_DMASTSR_RIS) /*!< Receive flag */ +#define ETH_DMA_FLAG_UNS (ETH_DMA_DMASTSR_UNS) /*!< Transmit Underflow flag */ +#define ETH_DMA_FLAG_OVS (ETH_DMA_DMASTSR_OVS) /*!< Receive Overflow flag */ +#define ETH_DMA_FLAG_TJS (ETH_DMA_DMASTSR_TJS) /*!< Transmit jabber timeout flag */ +#define ETH_DMA_FLAG_TUS (ETH_DMA_DMASTSR_TUS) /*!< Transmit buffer unavailable flag */ +#define ETH_DMA_FLAG_TSS (ETH_DMA_DMASTSR_TSS) /*!< Transmit stopped flag */ +#define ETH_DMA_FLAG_TIS (ETH_DMA_DMASTSR_TIS) /*!< Transmit interrupt flag */ +#define ETH_DMA_FLAG_ALL (ETH_DMA_FLAG_PTPS | ETH_DMA_FLAG_PMTS | ETH_DMA_FLAG_MMCS | \ + ETH_DMA_FLAG_NIS | ETH_DMA_FLAG_AIS | ETH_DMA_FLAG_ERS | \ + ETH_DMA_FLAG_FBS | ETH_DMA_FLAG_ETS | ETH_DMA_FLAG_RWS | \ + ETH_DMA_FLAG_RSS | ETH_DMA_FLAG_RUS | ETH_DMA_FLAG_RIS | \ + ETH_DMA_FLAG_UNS | ETH_DMA_FLAG_OVS | ETH_DMA_FLAG_TJS | \ + ETH_DMA_FLAG_TUS | ETH_DMA_FLAG_TSS | ETH_DMA_FLAG_TIS) +#define ETH_DMA_FLAG_CLR_ALL (ETH_DMA_FLAG_NIS | ETH_DMA_FLAG_AIS | ETH_DMA_FLAG_ERS | \ + ETH_DMA_FLAG_FBS | ETH_DMA_FLAG_ETS | ETH_DMA_FLAG_RWS | \ + ETH_DMA_FLAG_RSS | ETH_DMA_FLAG_RUS | ETH_DMA_FLAG_RIS | \ + ETH_DMA_FLAG_UNS | ETH_DMA_FLAG_OVS | ETH_DMA_FLAG_TJS | \ + ETH_DMA_FLAG_TUS | ETH_DMA_FLAG_TSS | ETH_DMA_FLAG_TIS) +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Error_State ETH DMA Error State + * @{ + */ +#define ETH_DMA_ERR_STATE_RX_WR_DATA (0UL) /*!< RxDMA generates error while writing data */ +#define ETH_DMA_ERR_STATE_TX_RD_DATA (0x03UL << ETH_DMA_DMASTSR_EBUS_POS) /*!< TxDMA generates error while reading data */ +#define ETH_DMA_ERR_STATE_RX_WR_DESC (0x04UL << ETH_DMA_DMASTSR_EBUS_POS) /*!< RxDMA generates error while writing descriptor */ +#define ETH_DMA_ERR_STATE_TX_WR_DESC (0x05UL << ETH_DMA_DMASTSR_EBUS_POS) /*!< TxDMA generates error while writing descriptor */ +#define ETH_DMA_ERR_STATE_RX_RD_DESC (0x06UL << ETH_DMA_DMASTSR_EBUS_POS) /*!< RxDMA generates error while reading descriptor */ +#define ETH_DMA_ERR_STATE_TX_RD_DESC (0x07UL << ETH_DMA_DMASTSR_EBUS_POS) /*!< TxDMA generates error while reading descriptor */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Transmit_State ETH DMA Transmit State + * @{ + */ +#define ETH_DMA_TRANS_STATE_STOPPED (0UL) /*!< Stopped - Reset or Stop Tx Command issued */ +#define ETH_DMA_TRANS_STATE_FETCHING (0x01UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Running - Fetching the Tx descriptor */ +#define ETH_DMA_TRANS_STATE_WAITING (0x02UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Running - Waiting for status */ +#define ETH_DMA_TRANS_STATE_READING (0x03UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Running - Reading the data from host memory */ +#define ETH_DMA_TRANS_STATE_WRITING (0x04UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Running - Writing the time stamp */ +#define ETH_DMA_TRANS_STATE_SUSPENDED (0x06UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Suspended - Tx Descriptor unavailable */ +#define ETH_DMA_TRANS_STATE_CLOSING (0x07UL << ETH_DMA_DMASTSR_TSTS_POS) /*!< Running - Closing Rx descriptor */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Receive_State ETH DMA Receive State + * @{ + */ +#define ETH_DMA_RX_STATE_STOPPED (0UL) /*!< Stopped - Reset or Stop Rx Command issued */ +#define ETH_DMA_RX_STATE_FETCHING (0x01UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Running - Fetching the Rx descriptor */ +#define ETH_DMA_RX_STATE_WAITING (0x03UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Running - Waiting for packet */ +#define ETH_DMA_RX_STATE_SUSPENDED (0x04UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Suspended - Rx Descriptor unavailable */ +#define ETH_DMA_RX_STATE_CLOSING (0x05UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Running - Closing descriptor */ +#define ETH_DMA_RX_STATE_WRITING (0x06UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Running - Writing the time stamp */ +#define ETH_DMA_RX_STATE_QUEUING (0x07UL << ETH_DMA_DMASTSR_RSTS_POS) /*!< Running - Queuing the receive frame into host memory */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Interrupt ETH DMA Interrupt + * @{ + */ +#define ETH_DMA_INT_NIE (ETH_DMA_INTENAR_NIE) /*!< Normal interrupt summary */ +#define ETH_DMA_INT_AIE (ETH_DMA_INTENAR_AIE) /*!< Abnormal interrupt summary */ +#define ETH_DMA_INT_ERE (ETH_DMA_INTENAR_ERE) /*!< Early receive interrupt */ +#define ETH_DMA_INT_FBE (ETH_DMA_INTENAR_FBE) /*!< Fatal bus error interrupt */ +#define ETH_DMA_INT_ETE (ETH_DMA_INTENAR_ETE) /*!< Early transmit interrupt */ +#define ETH_DMA_INT_RWE (ETH_DMA_INTENAR_RWE) /*!< Receive watchdog timeout interrupt */ +#define ETH_DMA_INT_RSE (ETH_DMA_INTENAR_RSE) /*!< Receive process stopped interrupt */ +#define ETH_DMA_INT_RUE (ETH_DMA_INTENAR_RUE) /*!< Receive buffer unavailable interrupt */ +#define ETH_DMA_INT_RIE (ETH_DMA_INTENAR_RIE) /*!< Receive interrupt */ +#define ETH_DMA_INT_UNE (ETH_DMA_INTENAR_UNE) /*!< Transmit Underflow interrupt */ +#define ETH_DMA_INT_OVE (ETH_DMA_INTENAR_OVE) /*!< Receive Overflow interrupt */ +#define ETH_DMA_INT_TJE (ETH_DMA_INTENAR_TJE) /*!< Transmit jabber timeout interrupt */ +#define ETH_DMA_INT_TUE (ETH_DMA_INTENAR_TUE) /*!< Transmit buffer unavailable interrupt */ +#define ETH_DMA_INT_TSE (ETH_DMA_INTENAR_TSE) /*!< Transmit process stopped interrupt */ +#define ETH_DMA_INT_TIE (ETH_DMA_INTENAR_TIE) /*!< Transmit interrupt */ +#define ETH_DMA_INT_ALL (ETH_DMA_INT_NIE | ETH_DMA_INT_AIE | ETH_DMA_INT_ERE | \ + ETH_DMA_INT_FBE | ETH_DMA_INT_ETE | ETH_DMA_INT_RWE | \ + ETH_DMA_INT_RSE | ETH_DMA_INT_RUE | ETH_DMA_INT_RIE | \ + ETH_DMA_INT_UNE | ETH_DMA_INT_OVE | ETH_DMA_INT_TJE | \ + ETH_DMA_INT_TUE | ETH_DMA_INT_TSE | ETH_DMA_INT_TIE) +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Overflow ETH DMA Overflow + * @{ + */ +#define ETH_DMA_OVF_RXFIFO_CNT (ETH_DMA_RFRCNTR_OVFOVF) /*!< Overflow bit for FIFO overflow counter */ +#define ETH_DMA_OVF_MISS_FRAME_CNT (ETH_DMA_RFRCNTR_UNAOVF) /*!< Overflow bit for miss frame counter */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Descriptor_Own ETH DMA Descriptor Own + * @{ + */ +#define ETH_DMA_DESC_OWN_CPU (0UL) /*!< The descriptor is owned by CPU */ +#define ETH_DMA_DESC_OWN_DMA (ETH_DMA_TXDESC_OWN) /*!< The descriptor is owned by DMA */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Descriptor_Buffer ETH DMA Descriptor Buffer + * @{ + */ +#define ETH_DMA_DESC_BUF1 (0x00UL) /*!< DMA Descriptor Buffer1 */ +#define ETH_DMA_DESC_BUF2 (0x01UL) /*!< DMA Descriptor Buffer2 */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Tx_Descriptor_Checksum_Insertion_Control ETH DMA Tx Descriptor Checksum Insertion Control + * @{ + */ +#define ETH_DMA_TXDESC_CHECKSUM_BYPASS (ETH_DMA_TXDESC_CIC_BYPASS) /*!< Checksum Engine is bypassed */ +#define ETH_DMA_TXDESC_CHECKSUM_IPV4_HEADER (ETH_DMA_TXDESC_CIC_IPV4_HEADER) /*!< IPv4 header checksum insertion */ +#define ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_SEGMENT (ETH_DMA_TXDESC_CIC_TCPUDPICMP_SEGMENT) /*!< TCP/UDP/ICMP Checksum Insertion calculated over segment only */ +#define ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_FULL (ETH_DMA_TXDESC_CIC_TCPUDPICMP_FULL) /*!< TCP/UDP/ICMP Checksum Insertion fully calculated */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Tx_Descriptor_VLAN_Insertion_Control ETH DMA Tx Descriptor VLAN Insertion Control + * @{ + */ +#define ETH_DMA_TXDESC_VLAN_BYPASS (ETH_DMA_TXDESC_VLANC_BYPASS) /*!< VLAN Insertion is bypassed */ +#define ETH_DMA_TXDESC_VLAN_REMOVE_TAG (ETH_DMA_TXDESC_VLANC_REMOVE_TAG) /*!< Remove Tag and Type fields in VLAN frame */ +#define ETH_DMA_TXDESC_VLAN_INSERT_TAG (ETH_DMA_TXDESC_VLANC_INSERT_TAG) /*!< Insert VLAN Tag value in ETH_MAC_VTACTLR Register into transmit frame */ +#define ETH_DMA_TXDESC_VLAN_REPLACE_TAG (ETH_DMA_TXDESC_VLANC_REPLACE_TAG) /*!< Replace VLAN tag value in transmit frame with VLAN tag value in ETH_MAC_VTACTLR register */ +/** + * @} + */ + +/** + * @defgroup ETH_DMA_Tx_Descriptor_SA_Insertion_Control ETH DMA Tx Descriptor SA Insertion Control + * @{ + */ +#define ETH_DMA_TXDESC_SRC_ADDR_BYPASS (ETH_DMA_TXDESC_SAIRC_BYPASS) /*!< Source Address Insertion or Replace Control is bypassed */ +#define ETH_DMA_TXDESC_SRC_ADDR_INSTER_MACADDR0 (ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR0) /*!< Insert address value in MAC address register 0 into transmit frame as source address */ +#define ETH_DMA_TXDESC_SRC_ADDR_REPLACE_MACADDR0 (ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR0) /*!< Replace source address in transmit frame with address value in MAC address register 0 */ +#define ETH_DMA_TXDESC_SRC_ADDR_INSTER_MACADDR1 (ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR1) /*!< Insert address value in MAC address register 1 into transmit frame as source address */ +#define ETH_DMA_TXDESC_SRC_ADDR_REPLACE_MACADDR1 (ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR1) /*!< Replace source address in transmit frame with address value in MAC address register 1 */ +/** + * @} + */ + +/** + * @defgroup ETH_PMT_Flag ETH PMT Flag + * @{ + */ +#define ETH_PMT_FLAG_RTWKFR (ETH_MAC_PMTCTLR_RTWKFR) /*!< Wake-Up Frame Filter Register Pointer Reset */ +#define ETH_PMT_FLAG_WKFR (ETH_MAC_PMTCTLR_WKFR) /*!< Wake-Up Frame Received */ +#define ETH_PMT_FLAG_MPFR (ETH_MAC_PMTCTLR_MPFR) /*!< Magic Packet Received */ +#define ETH_PMT_FLAG_ALL (ETH_PMT_FLAG_RTWKFR | ETH_PMT_FLAG_WKFR | ETH_PMT_FLAG_MPFR) +/** + * @} + */ + +/** + * @defgroup ETH_PMT_Wakeup_Source ETH PMT Wakeup Source + * @{ + */ +#define ETH_PMT_WAKEUP_SRC_GLOBAL_UNICAST (ETH_MAC_PMTCTLR_GLUB) /*!< Global unicast */ +#define ETH_PMT_WAKEUP_SRC_WAKEUP_FRAME (ETH_MAC_PMTCTLR_WKEN) /*!< Wake-Up Frame */ +#define ETH_PMT_WAKEUP_SRC_MAGIC_PACKET (ETH_MAC_PMTCTLR_MPEN) /*!< Magic Packet */ +#define ETH_PMT_WAKEUP_SRC_ALL (ETH_PMT_WAKEUP_SRC_GLOBAL_UNICAST | \ + ETH_PMT_WAKEUP_SRC_WAKEUP_FRAME | \ + ETH_PMT_WAKEUP_SRC_MAGIC_PACKET) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Counter_Preset_Mode ETH MMC Counter Preset Mode + * @{ + */ +#define ETH_MMC_CNT_PRESET_MD_DISABLE (0UL) /*!< Disable preset */ +#define ETH_MMC_CNT_PRESET_MD_HALF_VALUE (ETH_MMC_MMCCTLR_MCPSET) /*!< Half-Value preset: 0x7FF0 */ +#define ETH_MMC_CNT_PRESET_MD_FULL_VALUE (ETH_MMC_MMCCTLR_MCPSEL | ETH_MMC_MMCCTLR_MCPSET) /*!< Full-Value preset: 0xFFF0 */ +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Read_Reset ETH MMC Read Reset + * @{ + */ +#define ETH_MMC_RD_RST_DISABLE (0UL) +#define ETH_MMC_RD_RST_ENABLE (ETH_MMC_MMCCTLR_ROR) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Counter_Reload ETH MMC Counter Reload + * @{ + */ +#define ETH_MMC_CNT_RELOAD_DISABLE (ETH_MMC_MMCCTLR_COS) +#define ETH_MMC_CNT_RELOAD_ENABLE (0UL) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Tx_Flag ETH MMC Tx Flag + * @{ + */ +#define ETH_MMC_FLAG_TXEDEIS (ETH_MMC_TRSSTSR_TXEDEIS) /*!< When Tx excessive deferral error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXUGIS (ETH_MMC_TRSSTSR_TXUGIS) /*!< When Tx unicast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXCAEIS (ETH_MMC_TRSSTSR_TXCAEIS) /*!< When Tx carrier error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXECEIS (ETH_MMC_TRSSTSR_TXECEIS) /*!< When Tx excessive collision error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXLCEIS (ETH_MMC_TRSSTSR_TXLCEIS) /*!< When Tx deferral collision error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXDEEIS (ETH_MMC_TRSSTSR_TXDEEIS) /*!< When Tx deferral error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXMGIS (ETH_MMC_TRSSTSR_TXMGIS) /*!< When Tx multicast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TXBGIS (ETH_MMC_TRSSTSR_TXBGIS) /*!< When Tx broadcast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_TX_ALL (ETH_MMC_FLAG_TXEDEIS | ETH_MMC_FLAG_TXUGIS | \ + ETH_MMC_FLAG_TXCAEIS | ETH_MMC_FLAG_TXECEIS | \ + ETH_MMC_FLAG_TXLCEIS | ETH_MMC_FLAG_TXDEEIS | \ + ETH_MMC_FLAG_TXMGIS | ETH_MMC_FLAG_TXBGIS) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Rx_Flag ETH MMC Rx Flag + * @{ + */ +#define ETH_MMC_FLAG_RXOEIS (ETH_MMC_REVSTSR_RXOEIS) /*!< When Rx out of scope error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXLEIS (ETH_MMC_REVSTSR_RXLEIS) /*!< When Rx length error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXUGIS (ETH_MMC_REVSTSR_RXUGIS) /*!< When Rx unicast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXREIS (ETH_MMC_REVSTSR_RXREIS) /*!< When Rx short error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXAEIS (ETH_MMC_REVSTSR_RXAEIS) /*!< When Rx alignment error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXCEIS (ETH_MMC_REVSTSR_RXCEIS) /*!< When Rx crc error frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXMGIS (ETH_MMC_REVSTSR_RXMGIS) /*!< When Rx multicast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RXBGIS (ETH_MMC_REVSTSR_RXBGIS) /*!< When Rx broadcast good frame counter reaches half or all the maximum value */ +#define ETH_MMC_FLAG_RX_ALL (ETH_MMC_FLAG_RXOEIS | ETH_MMC_FLAG_RXLEIS | ETH_MMC_FLAG_RXUGIS | \ + ETH_MMC_FLAG_RXREIS | ETH_MMC_FLAG_RXAEIS | ETH_MMC_FLAG_RXCEIS | \ + ETH_MMC_FLAG_RXMGIS | ETH_MMC_FLAG_RXBGIS) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Tx_Interrupt ETH MMC Tx Interrupt + * @{ + */ +#define ETH_MMC_INT_TXEDEIM (ETH_MMC_TITCTLR_TXEDEIM) /*!< Tx excessive deferral error frame interrupt */ +#define ETH_MMC_INT_TXUGIM (ETH_MMC_TITCTLR_TXUGIM) /*!< Tx unicast good frame interrupt */ +#define ETH_MMC_INT_TXCAEIM (ETH_MMC_TITCTLR_TXCAEIM) /*!< Tx carrier error frame interrupt */ +#define ETH_MMC_INT_TXECEIM (ETH_MMC_TITCTLR_TXECEIM) /*!< Tx excessive collision error frame interrupt */ +#define ETH_MMC_INT_TXLCEIM (ETH_MMC_TITCTLR_TXLCEIM) /*!< Tx deferral collision error frame interrupt */ +#define ETH_MMC_INT_TXDEEIM (ETH_MMC_TITCTLR_TXDEEIM) /*!< Tx deferral error frame interrupt */ +#define ETH_MMC_INT_TXMGIM (ETH_MMC_TITCTLR_TXMGIM) /*!< Tx multicast good frame interrupt */ +#define ETH_MMC_INT_TXBGIM (ETH_MMC_TITCTLR_TXBGIM) /*!< Tx broadcast good frame interrupt */ +#define ETH_MMC_INT_TX_ALL (ETH_MMC_INT_TXEDEIM | ETH_MMC_INT_TXUGIM | ETH_MMC_INT_TXCAEIM | \ + ETH_MMC_INT_TXECEIM | ETH_MMC_INT_TXLCEIM | ETH_MMC_INT_TXDEEIM | \ + ETH_MMC_INT_TXMGIM | ETH_MMC_INT_TXBGIM) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Rx_Interrupt ETH MMC Rx Interrupt + * @{ + */ +#define ETH_MMC_INT_RXOEIM (ETH_MMC_RITCTLR_RXOEIM) /*!< Rx out of scope error frame interrupt */ +#define ETH_MMC_INT_RXLEIM (ETH_MMC_RITCTLR_RXLEIM) /*!< Rx length error frame interrupt */ +#define ETH_MMC_INT_RXUGIM (ETH_MMC_RITCTLR_RXUGIM) /*!< Rx unicast good frame interrupt */ +#define ETH_MMC_INT_RXREIM (ETH_MMC_RITCTLR_RXREIM) /*!< Rx short error frame interrupt */ +#define ETH_MMC_INT_RXAEIM (ETH_MMC_RITCTLR_RXAEIM) /*!< Rx alignment error frame interrupt */ +#define ETH_MMC_INT_RXCEIM (ETH_MMC_RITCTLR_RXCEIM) /*!< Rx crc error frame interrupt */ +#define ETH_MMC_INT_RXMGIM (ETH_MMC_RITCTLR_RXMGIM) /*!< Rx multicast good frame interrupt */ +#define ETH_MMC_INT_RXBGIM (ETH_MMC_RITCTLR_RXBGIM) /*!< Rx broadcast good frame interrupt */ +#define ETH_MMC_INT_RX_ALL (ETH_MMC_INT_RXOEIM | ETH_MMC_INT_RXLEIM | ETH_MMC_INT_RXUGIM | \ + ETH_MMC_INT_RXREIM | ETH_MMC_INT_RXAEIM | ETH_MMC_INT_RXCEIM | \ + ETH_MMC_INT_RXMGIM | ETH_MMC_INT_RXBGIM) +/** + * @} + */ + +/** + * @defgroup ETH_MMC_Statistical_Register ETH MMC Statistical Register + * @{ + */ +#define ETH_MMC_REG_TXBRGFR (0x011CU) /*!< Tx broadcast good frame Statistical Register */ +#define ETH_MMC_REG_TXMUGFR (0x0120U) /*!< Tx multicast good frame Statistical Register */ +#define ETH_MMC_REG_TXDEEFR (0x0154U) /*!< Tx deferral error frame Statistical Register */ +#define ETH_MMC_REG_TXLCEFR (0x0158U) /*!< Tx deferral collision error frame Statistical Register */ +#define ETH_MMC_REG_TXECEFR (0x015CU) /*!< Tx excessive collision error frame Statistical Register */ +#define ETH_MMC_REG_TXCAEFR (0x0160U) /*!< Tx carrier error frame Statistical Register */ +#define ETH_MMC_REG_TXUNGFR (0x0168U) /*!< Tx unicast good frame Statistical Register */ +#define ETH_MMC_REG_TXEDEFR (0x016CU) /*!< Tx excessive deferral error frame Statistical Register */ +#define ETH_MMC_REG_RXBRGFR (0x018CU) /*!< Rx broadcast good frame Statistical Register */ +#define ETH_MMC_REG_RXMUGFR (0x0190U) /*!< Rx multicast good frame Statistical Register */ +#define ETH_MMC_REG_RXCREFR (0x0194U) /*!< Rx crc error frame Statistical Register */ +#define ETH_MMC_REG_RXALEFR (0x0198U) /*!< Rx alignment error frame Statistical Register */ +#define ETH_MMC_REG_RXRUEFR (0x019CU) /*!< Rx short error frame Statistical Register */ +#define ETH_MMC_REG_RXUNGFR (0x01C4U) /*!< Rx unicast good frame Statistical Register */ +#define ETH_MMC_REG_RXLEEFR (0x01C8U) /*!< Rx length error frame Statistical Register */ +#define ETH_MMC_REG_RXOREFR (0x01CCU) /*!< Rx out of scope error frame Statistical Register */ +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Frame_Dest_Addr_Filter ETH PTP Frame Destination Address Filter + * @{ + */ +#define ETH_PTP_DEST_ADDR_FILTER_DISABLE (0x00800000UL) +#define ETH_PTP_DEST_ADDR_FILTER_ENABLE (ETH_PTP_TSPCTLR_TSPADF) +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Snapshot_Datagram_Type ETH PTP Snapshot Datagram Type + * @{ + */ +#define ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY (0UL) /*!< SYNC Follow_Up Delay_Req Delay_Resp */ +#define ETH_PTP_DATAGRAM_TYPE_SYNC (0x01UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< SYNC */ +#define ETH_PTP_DATAGRAM_TYPE_DELAY (0x03UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< Delay_Req */ +#define ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY_PDELAY (0x04UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< SYNC Follow_Up Delay_Req Delay_Resp Pdelay_Req Pdelay_Resp Pdelay_Resp_Follow_Up */ +#define ETH_PTP_DATAGRAM_TYPE_SYNC_PDELAY (0x05UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< SYNC Pdelay_Req Pdelay_Resp */ +#define ETH_PTP_DATAGRAM_TYPE_DELAY_PDEALY (0x07UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< Delay_Req Pdelay_Req Pdelay_Resp */ +#define ETH_PTP_DATAGRAM_TYPE_SYNC_DELAY (0x08UL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< SYNC Delay_Req */ +#define ETH_PTP_DATAGRAM_TYPE_PDELAY (0x0CUL << ETH_PTP_TSPCTLR_TSPMTSEL_POS) /*!< Pdelay_Req Pdelay_Resp */ +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Snapshot_Frame_Type ETH PTP Snapshot Frame Type + * @{ + */ +#define ETH_PTP_FRAME_TYPE_IPV4_FRAME (ETH_PTP_TSPCTLR_TSPOVIPV4) /*!< Time stamp snapshot for IPv4 frame */ +#define ETH_PTP_FRAME_TYPE_IPV6_FRAME (ETH_PTP_TSPCTLR_TSPOVIPV6) /*!< Time stamp snapshot for IPv6 frame */ +#define ETH_PTP_FRAME_TYPE_ETH_FRAME (ETH_PTP_TSPCTLR_TSPOVETH) /*!< Time stamp snapshot for PTP over ethernet frame */ +#define ETH_PTP_FRAME_TYPE_RX_FRAME (ETH_PTP_TSPCTLR_TSPEALL) /*!< Time stamp snapshot for all received frame */ +#define ETH_PTP_FRAME_TYPE_ALL (ETH_PTP_FRAME_TYPE_IPV4_FRAME | \ + ETH_PTP_FRAME_TYPE_IPV6_FRAME | \ + ETH_PTP_FRAME_TYPE_ETH_FRAME | \ + ETH_PTP_FRAME_TYPE_RX_FRAME) +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Datagram_Version ETH PTP Datagram Version + * @{ + */ +#define ETH_PTP_DATAGRAM_VER_IEEE1588V1 (0UL) +#define ETH_PTP_DATAGRAM_VER_IEEE1588V2 (ETH_PTP_TSPCTLR_TSPVER) +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Subsecond_Scale ETH PTP Subsecond Scale + * @{ + */ +#define ETH_PTP_SUBSEC_SCALE_HEX (0UL) /*!< The Second register increase 1 when SubSecond count to 0x7FFFFFFFH */ +#define ETH_PTP_SUBSEC_SCALE_DEC (ETH_PTP_TSPCTLR_TSPSSR) /*!< The Second register increase 1 when SubSecond count to 0x3B9AC9FFH */ +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Calibration_Mode ETH PTP Calibration Mode + * @{ + */ +#define ETH_PTP_CALIB_MD_COARSE (0UL) /*!< Coarse calibration */ +#define ETH_PTP_CALIB_MD_FINE (ETH_PTP_TSPCTLR_TSPUPSEL) /*!< Fine calibration */ +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Time_Update_Sign ETH PTP Time Update Sign + * @{ + */ +#define ETH_PTP_TIME_UPDATE_SIGN_MINUS (0UL) /*!< Minus for update register value */ +#define ETH_PTP_TIME_UPDATE_SIGN_PLUS (ETH_PTP_TMUNSER_TSPUPNS) /*!< Plus for update register value */ +/** + * @} + */ + +/** + * @defgroup ETH_PTP_Flag ETH PTP Flag + * @{ + */ +#define ETH_PTP_FLAG_TSERR1 (ETH_PTP_TSPSTSR_TSERR1) /*!< Target time 1 error */ +#define ETH_PTP_FLAG_TSTAR1 (ETH_PTP_TSPSTSR_TSTAR1) /*!< Target time 1 reached */ +#define ETH_PTP_FLAG_TSERR0 (ETH_PTP_TSPSTSR_TSERR0) /*!< Target time 0 error */ +#define ETH_PTP_FLAG_TSTAR0 (ETH_PTP_TSPSTSR_TSTAR0) /*!< Target time 0 reached */ +#define ETH_PTP_FLAG_TSOVF (ETH_PTP_TSPSTSR_TSOVF) /*!< System time overflow */ +#define ETH_PTP_FLAG_ALL (ETH_PTP_FLAG_TSERR1 | ETH_PTP_FLAG_TSTAR1 | ETH_PTP_FLAG_TSERR0 | \ + ETH_PTP_FLAG_TSTAR0 | ETH_PTP_FLAG_TSOVF) +/** + * @} + */ + +/** + * @defgroup ETH_PPS_Channel ETH PPS Channel + * @{ + */ +#define ETH_PPS_CH0 (0x00U) +#define ETH_PPS_CH1 (0x01U) +/** + * @} + */ + +/** + * @defgroup ETH_PPS_Trigger_Function ETH PPS Trigger Function + * @{ + */ +#define ETH_PPS_TRIG_FUNC_INT_EVT (0UL) /*!< The Target register is used only for interrupt output event */ +#define ETH_PPS_TRIG_FUNC_INT_PPS_EVT (ETH_PTP_PPSCTLR_TT0SEL_1) /*!< The Target register is used for interrupt out event and PPS single output event */ +#define ETH_PPS_TRIG_FUNC_PPS_EVT (ETH_PTP_PPSCTLR_TT0SEL) /*!< The Target register is used for PPS single output event */ +/** + * @} + */ + +/** + * @defgroup ETH_PPS_Output_Mode ETH PPS Output Mode + * @note PPS1(ETH_PPS_CH1) only supports single output mode(ETH_PPS_OUTPUT_MD_ONCE). + * @{ + */ +#define ETH_PPS_OUTPUT_MD_CONTINUE (0UL) /*!< Continuous output mode */ +#define ETH_PPS_OUTPUT_MD_ONCE (ETH_PTP_PPSCTLR_PPSOMD) /*!< Once output mode */ +/** + * @} + */ + +/** + * @defgroup ETH_PPS_Output_Frequency ETH PPS Output Frequency + * @note PPS1(ETH_PPS_CH1) only supports generate a pulse(ETH_PPS_OUTPUT_ONE_PULSE). + * @{ + */ +#define ETH_PPS_OUTPUT_FREQ_1HZ (0UL) /*!< Ouput pulse is 1HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_2HZ (0x01UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 2HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_4HZ (0x02UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 4HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_8HZ (0x03UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 8HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_16HZ (0x04UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 16HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_32HZ (0x05UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 32HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_64HZ (0x06UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 64HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_128HZ (0x07UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 128HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_256HZ (0x08UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 256HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_512HZ (0x09UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 512HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_1024HZ (0x0AUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 1024HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_2048HZ (0x0BUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 2048HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_4096HZ (0x0CUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 4096HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_8192HZ (0x0DUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 8192HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_16384HZ (0x0EUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 16384HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_FREQ_32768HZ (0x0FUL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< Ouput pulse is 32768HZ in continuous ouput mode */ +#define ETH_PPS_OUTPUT_ONE_PULSE (0x01UL << ETH_PTP_PPSCTLR_PPSFRE0_POS) /*!< One pulse is generated in single ouput mode */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup ETH_Global_Functions + * @{ + */ + +/** + * @brief Generate MAC pause control frame. + * @param None + * @retval None + */ +__STATIC_INLINE void ETH_MAC_GeneratePauseCtrlFrame(void) +{ + WRITE_REG32(bCM_ETH->MAC_FLOCTLR_b.FCA_BPA, ENABLE); +} + +/** + * @brief Get MAC flow control status. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. + */ +__STATIC_INLINE en_flag_status_t ETH_MAC_GetFlowControlStatus(void) +{ + return ((en_flag_status_t)READ_REG32(bCM_ETH->MAC_FLOCTLR_b.FCA_BPA)); +} + +/** + * @brief Resume the DMA Transmit. + * @param None + * @retval None + */ +__STATIC_INLINE void ETH_DMA_ResumeTrans(void) +{ + WRITE_REG32(CM_ETH->DMA_TXPOLLR, 0U); +} + +/** + * @brief Resume the DMA Receive. + * @param None + * @retval None + */ +__STATIC_INLINE void ETH_DMA_ResumeReceive(void) +{ + WRITE_REG32(CM_ETH->DMA_RXPOLLR, 0U); +} + +/** + * @brief Get DMA error status. + * @param None + * @retval uint32_t The new DMA error status + * The error status may be one of the following values: + * - ETH_DMA_ERR_STATE_RX_WR_DATA: TxDMA generates error while reading descriptor + * - ETH_DMA_ERR_STATE_TX_RD_DATA: TxDMA generates error while reading descriptor + * - ETH_DMA_ERR_STATE_RX_WR_DESC: TxDMA generates error while reading descriptor + * - ETH_DMA_ERR_STATE_TX_WR_DESC: TxDMA generates error while reading descriptor + * - ETH_DMA_ERR_STATE_RX_RD_DESC: TxDMA generates error while reading descriptor + * - ETH_DMA_ERR_STATE_TX_RD_DESC: TxDMA generates error while reading descriptor + */ +__STATIC_INLINE uint32_t ETH_DMA_GetErrorStatus(void) +{ + return (READ_REG32_BIT(CM_ETH->DMA_DMASTSR, ETH_DMA_DMASTSR_EBUS)); +} + +/** + * @brief Get DMA transmit status. + * @param None + * @retval uint32_t The new DMA transmit status + * The transmit status may be one of the following values: + * - ETH_DMA_TRANS_STATE_STOPPED: Stopped - Reset or Stop Tx Command issued + * - ETH_DMA_TRANS_STATE_FETCHING: Running - Fetching the Tx descriptor + * - ETH_DMA_TRANS_STATE_WAITING: Running - Waiting for status + * - ETH_DMA_TRANS_STATE_READING: Running - Reading the data from host memory + * - ETH_DMA_TRANS_STATE_WRITING: Running - Writing the time stamp + * - ETH_DMA_TRANS_STATE_SUSPENDED: Suspended - Tx Descriptor unavailable + * - ETH_DMA_TRANS_STATE_CLOSING: Running - Closing Rx descriptor + */ +__STATIC_INLINE uint32_t ETH_DMA_GetTransStatus(void) +{ + return (READ_REG32_BIT(CM_ETH->DMA_DMASTSR, ETH_DMA_DMASTSR_TSTS)); +} + +/** + * @brief Get DMA receive status. + * @param None + * @retval uint32_t The new DMA receive status + * The receive status may be one of the following values: + * - ETH_DMA_RX_STATE_STOPPED: Stopped - Reset or Stop Rx Command issued + * - ETH_DMA_RX_STATE_FETCHING: Running - Fetching the Rx descriptor + * - ETH_DMA_RX_STATE_WAITING: Running - Waiting for packet + * - ETH_DMA_RX_STATE_SUSPENDED: Suspended - Rx Descriptor unavailable + * - ETH_DMA_RX_STATE_CLOSING: Running - Closing descriptor + * - ETH_DMA_RX_STATE_WRITING: Running - Writing the time stamp + * - ETH_DMA_RX_STATE_QUEUING: Running - Queuing the receive frame into host memory + */ +__STATIC_INLINE uint32_t ETH_DMA_GetReceiveStatus(void) +{ + return (READ_REG32_BIT(CM_ETH->DMA_DMASTSR, ETH_DMA_DMASTSR_RSTS)); +} + +/** + * @brief Get DMA Rx Overflow Missed Frame Counter value. + * @param None + * @retval uint32_t Rx Overflow Missed Frame Counter value + */ +__STATIC_INLINE uint32_t ETH_DMA_GetOvfMissFrameCount(void) +{ + return ((READ_REG32_BIT(CM_ETH->DMA_RFRCNTR, ETH_DMA_RFRCNTR_OVFCNT)) >> ETH_DMA_RFRCNTR_OVFCNT_POS); +} + +/** + * @brief Get DMA Buffer Unavailable Missed Frame Counter value. + * @param None + * @retval uint32_t Buffer Unavailable Missed Frame Counter value + */ +__STATIC_INLINE uint32_t ETH_DMA_GetBufUnavailableMissFrameCount(void) +{ + return (READ_REG32_BIT(CM_ETH->DMA_RFRCNTR, ETH_DMA_RFRCNTR_UNACNT)); +} + +/** + * @brief Get DMA current Tx descriptor start address. + * @param None + * @retval uint32_t Transmit descriptor start address + */ +__STATIC_INLINE uint32_t ETH_DMA_GetCurrentTxDescAddr(void) +{ + return (READ_REG32(CM_ETH->DMA_CHTXDER)); +} + +/** + * @brief Get DMA current Rx descriptor start address. + * @param None + * @retval uint32_t Receive descriptor start address + */ +__STATIC_INLINE uint32_t ETH_DMA_GetCurrentRxDescAddr(void) +{ + return (READ_REG32(CM_ETH->DMA_CHRXDER)); +} + +/** + * @brief Get DMA current Tx buffer address. + * @param None + * @retval uint32_t Transmit buffer address + */ +__STATIC_INLINE uint32_t ETH_DMA_GetCurrentTxBufAddr(void) +{ + return (READ_REG32(CM_ETH->DMA_CHTXBFR)); +} + +/** + * @brief Get DMA current Rx buffer address. + * @param None + * @retval uint32_t Receive buffer address + */ +__STATIC_INLINE uint32_t ETH_DMA_GetCurrentRxBufAddr(void) +{ + return (READ_REG32(CM_ETH->DMA_CHRXBFR)); +} + +/** + * @brief Get PMT wakeup frame filter register pointer index. + * @param None + * @retval uint8_t Filter register pointer index. + */ +__STATIC_INLINE uint8_t ETH_PMT_GetWakeupFramePointerIndex(void) +{ + return ((uint8_t)(READ_REG32_BIT(CM_ETH->MAC_PMTCTLR, ETH_MAC_PMTCTLR_RTWKPT) >> ETH_MAC_PMTCTLR_RTWKPT_POS)); +} + +/** + * @brief Get PTP snapshot frame type. + * @param None + * @retval uint32_t Receive frame type + */ +__STATIC_INLINE uint32_t ETH_PTP_GetSnapFrameType(void) +{ + return (READ_REG32_BIT(CM_ETH->PTP_TSPCTLR, ETH_PTP_FRAME_TYPE_ALL)); +} + +int32_t ETH_DeInit(void); +int32_t ETH_Init(stc_eth_handle_t *pstcEthHandle, stc_eth_init_t *pstcEthInit); +int32_t ETH_CommStructInit(stc_eth_comm_init_t *pstcCommInit); +int32_t ETH_StructInit(stc_eth_init_t *pstcEthInit); +int32_t ETH_Start(void); +int32_t ETH_Stop(void); + +/* PHY Functions */ +int32_t ETH_PHY_WriteReg(stc_eth_handle_t *pstcEthHandle, uint16_t u16Reg, uint16_t u16Value); +int32_t ETH_PHY_ReadReg(stc_eth_handle_t *pstcEthHandle, uint16_t u16Reg, uint16_t *pu16Value); +int32_t ETH_PHY_LoopBackCmd(stc_eth_handle_t *pstcEthHandle, en_functional_state_t enNewState); + +/* MAC Functions */ +void ETH_MAC_DeInit(void); +int32_t ETH_MAC_Init(stc_eth_handle_t *pstcEthHandle, const stc_eth_mac_init_t *pstcMacInit); +int32_t ETH_MAC_StructInit(stc_eth_mac_init_t *pstcMacInit); +void ETH_MAC_SetDuplexSpeed(uint32_t u32Mode, uint32_t u32Speed); +void ETH_MAC_SetHashTable(uint32_t u32HashHigh, uint32_t u32HashLow); +void ETH_MAC_SetTxVlanTagValue(uint16_t u16TxTag); +void ETH_MAC_SetRxVlanTagValue(uint16_t u16RxTag); +void ETH_MAC_SetRxVlanHashTable(uint16_t u16HashValue); +void ETH_MAC_LoopBackCmd(en_functional_state_t enNewState); +void ETH_MAC_GeneratePauseCtrlFrame(void); +void ETH_MAC_BackPressureCmd(en_functional_state_t enNewState); +void ETH_MAC_TransCmd(en_functional_state_t enNewState); +void ETH_MAC_ReceiveCmd(en_functional_state_t enNewState); +void ETH_MAC_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t ETH_MAC_GetIntStatus(uint32_t u32Flag); +en_flag_status_t ETH_MAC_GetFlowControlStatus(void); + +/* MAC Address Functions */ +void ETH_MACADDR_DeInit(uint32_t u32Index); +int32_t ETH_MACADDR_Init(uint32_t u32Index, const stc_eth_mac_addr_config_t *pstcMacAddrInit); +int32_t ETH_MACADDR_StructInit(stc_eth_mac_addr_config_t *pstcMacAddrInit); +int32_t ETH_MACADDR_SetAddr(uint32_t u32Index, uint8_t au8Addr[]); +int32_t ETH_MACADDR_GetAddr(uint32_t u32Index, uint8_t au8Addr[]); +void ETH_MACADDR_SetFilterMode(uint32_t u32Index, uint32_t u32Mode); +void ETH_MACADDR_SetFilterMask(uint32_t u32Index, uint32_t u32Mask); + +/* MAC L3L4 Filter Functions */ +void ETH_MAC_L3L4FilterDeInit(void); +int32_t ETH_MAC_L3L4FilterInit(const stc_eth_l3l4_filter_config_t *pstcL3L4FilterInit); +int32_t ETH_MAC_L3L4FilterStructInit(stc_eth_l3l4_filter_config_t *pstcL3L4FilterInit); +void ETH_MAC_L3L4FilterCmd(en_functional_state_t enNewState); +void ETH_MAC_SetPortFilterProtocol(uint32_t u32Protocol); +void ETH_MAC_SetDestPortFilterValue(uint16_t u16Port); +void ETH_MAC_SetSrcPortFilterValue(uint16_t u16Port); +void ETH_MAC_SetAddrFilterProtocol(uint32_t u32Protocol); +void ETH_MAC_SetIpv4DestAddrFilterValue(uint32_t u32Addr); +void ETH_MAC_SetIpv4SrcAddrFilterValue(uint32_t u32Addr); +int32_t ETH_MAC_SetIpv6AddrFilterValue(const uint32_t au32Addr[]); + +/* DMA Functions */ +void ETH_DMA_DeInit(void); +int32_t ETH_DMA_Init(const stc_eth_dma_init_t *pstcDmaInit); +int32_t ETH_DMA_StructInit(stc_eth_dma_init_t *pstcDmaInit); +int32_t ETH_DMA_SoftwareReset(void); +void ETH_DMA_ResumeTrans(void); +void ETH_DMA_ResumeReceive(void); +void ETH_DMA_SetTransPriorityRatio(uint32_t u32Ratio); +void ETH_DMA_SetRxWatchdogCounter(uint8_t u8Value); +int32_t ETH_DMA_FlushTransFIFO(void); +void ETH_DMA_TransCmd(en_functional_state_t enNewState); +void ETH_DMA_ReceiveCmd(en_functional_state_t enNewState); +void ETH_DMA_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t ETH_DMA_GetStatus(uint32_t u32Flag); +void ETH_DMA_ClearStatus(uint32_t u32Flag); +uint32_t ETH_DMA_GetErrorStatus(void); +uint32_t ETH_DMA_GetTransStatus(void); +uint32_t ETH_DMA_GetReceiveStatus(void); +en_flag_status_t ETH_DMA_GetOvfStatus(uint32_t u32Flag); +uint32_t ETH_DMA_GetOvfMissFrameCount(void); +uint32_t ETH_DMA_GetBufUnavailableMissFrameCount(void); +uint32_t ETH_DMA_GetCurrentTxDescAddr(void); +uint32_t ETH_DMA_GetCurrentRxDescAddr(void); +uint32_t ETH_DMA_GetCurrentTxBufAddr(void); +uint32_t ETH_DMA_GetCurrentRxBufAddr(void); + +/* DMA descriptor Functions */ +int32_t ETH_DMA_TxDescListInit(stc_eth_handle_t *pstcEthHandle, stc_eth_dma_desc_t astcTxDescTab[], + const uint8_t au8TxBuf[], uint32_t u32TxBufCnt); +int32_t ETH_DMA_RxDescListInit(stc_eth_handle_t *pstcEthHandle, stc_eth_dma_desc_t astcRxDescTab[], + const uint8_t au8RxBuf[], uint32_t u32RxBufCnt); +int32_t ETH_DMA_SetTransFrame(stc_eth_handle_t *pstcEthHandle, uint32_t u32FrameLen); +int32_t ETH_DMA_GetReceiveFrame(stc_eth_handle_t *pstcEthHandle); +int32_t ETH_DMA_GetReceiveFrame_Int(stc_eth_handle_t *pstcEthHandle); +int32_t ETH_DMA_SetTxDescOwn(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Owner); +int32_t ETH_DMA_SetTxDescBufSize(stc_eth_dma_desc_t *pstcTxDesc, uint8_t u8BufNum, uint32_t u32BufSize); +int32_t ETH_DMA_TxDescChecksumInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32ChecksumMode); +int32_t ETH_DMA_TxDescVlanInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32VlanMode); +int32_t ETH_DMA_TxDescSrcAddrInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Mode); +int32_t ETH_DMA_TxDescCrcCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState); +int32_t ETH_DMA_TxDescPadCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState); +int32_t ETH_DMA_TxDescTimestamp(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState); +int32_t ETH_DMA_TxDescReplaceCrcCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState); +int32_t ETH_DMA_TxDescIntCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState); +en_flag_status_t ETH_DMA_GetTxDescStatus(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Flag); +int32_t ETH_DMA_GetTxDescCollisionCount(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t *pu32Count); +int32_t ETH_DMA_GetTxDescTimeStamp(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t *pu32High, uint32_t *pu32Low); +int32_t ETH_DMA_SetRxDescOwn(stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Owner); +int32_t ETH_DMA_RxDescIntCmd(stc_eth_dma_desc_t *pstcRxDesc, en_functional_state_t enNewState); +en_flag_status_t ETH_DMA_GetRxDescStatus(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Flag); +en_flag_status_t ETH_DMA_GetRxDescExtendStatus(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Flag); +int32_t ETH_DMA_GetRxDescPayloadType(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32PayloadType); +int32_t ETH_DMA_GetRxDescDatagramType(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32DatagramType); +int32_t ETH_DMA_GetRxDescFrameLen(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32FrameLen); +int32_t ETH_DMA_GetRxDescBufSize(const stc_eth_dma_desc_t *pstcRxDesc, uint8_t u8BufNum, uint32_t *pu32BufSize); +int32_t ETH_DMA_GetRxDescTimeStamp(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32High, uint32_t *pu32Low); + +/* MAC PMT Functions */ +int32_t ETH_PMT_ResetWakeupFramePointer(void); +int32_t ETH_PMT_WriteWakeupFrameReg(const uint32_t au32RegBuf[]); +void ETH_PMT_ForwardWakeupFrameCmd(en_functional_state_t enNewState); +void ETH_PMT_WakeupSrcCmd(uint32_t u32WakeupSrc, en_functional_state_t enNewState); +int32_t ETH_PMT_EnterPowerDown(void); +en_flag_status_t ETH_PMT_GetStatus(uint32_t u32Flag); +uint8_t ETH_PMT_GetWakeupFramePointerIndex(void); + +/* MMC Functions */ +int32_t ETH_MMC_DeInit(void); +int32_t ETH_MMC_Init(const stc_eth_mmc_init_t *pstcMmcInit); +int32_t ETH_MMC_StructInit(stc_eth_mmc_init_t *pstcMmcInit); +int32_t ETH_MMC_CounterReset(void); +void ETH_MMC_ResetAfterReadCmd(en_functional_state_t enNewState); +void ETH_MMC_Cmd(en_functional_state_t enNewState); +void ETH_MMC_TxIntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +void ETH_MMC_RxIntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t ETH_MMC_GetTxStatus(uint32_t u32Flag); +en_flag_status_t ETH_MMC_GetRxStatus(uint32_t u32Flag); +uint32_t ETH_MMC_GetReg(uint32_t u32Reg); + +/* PTP Functions */ +void ETH_PTP_DeInit(void); +int32_t ETH_PTP_Init(const stc_eth_ptp_init_t *pstcPtpInit); +int32_t ETH_PTP_StructInit(stc_eth_ptp_init_t *pstcPtpInit); +void ETH_PTP_SetSnapDatagramType(uint32_t u32DatagramType); +void ETH_PTP_SetSnapFrameType(uint32_t u32FrameType); +uint32_t ETH_PTP_GetSnapFrameType(void); +void ETH_PTP_SetCalibMode(uint32_t u32CalibMode); +int32_t ETH_PTP_UpdateBasicAddend(void); +int32_t ETH_PTP_UpdateSysTime(void); +int32_t ETH_PTP_SysTimeInit(void); +int32_t ETH_PTP_GetSysTime(uint32_t *pu32Sec, uint32_t *pu32Subsec); +void ETH_PTP_SetBasicAddend(uint32_t u32BasicAddend, uint8_t u8SubsecAddend); +int32_t ETH_PTP_GetBasicAddend(uint32_t *pu32BasicAddend, uint8_t *pu8SubsecAddend); +void ETH_PTP_SetUpdateTime(uint32_t u32Sign, uint32_t u32Sec, uint32_t u32Subsec); +void ETH_PTP_Cmd(en_functional_state_t enNewState); +void ETH_PTP_IntCmd(en_functional_state_t enNewState); +en_flag_status_t ETH_PTP_GetStatus(uint32_t u32Flag); + +/* PTP PPS Functions */ +void ETH_PPS_DeInit(uint8_t u8Ch); +int32_t ETH_PPS_Init(uint8_t u8Ch, const stc_eth_pps_config_t *pstcPpsInit); +int32_t ETH_PPS_StructInit(stc_eth_pps_config_t *pstcPpsInit); +void ETH_PPS_SetTargetTime(uint8_t u8Ch, uint32_t u32Sec, uint32_t u32Subsec); +void ETH_PPS_SetTriggerFunc(uint8_t u8Ch, uint32_t u32Func); +void ETH_PPS_SetPps0OutputMode(uint32_t u32Mode); +void ETH_PPS_SetPps0OutputFreq(uint32_t u32Freq); + +/** + * @} + */ + +#endif /* LL_ETH_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_ETH_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_event_port.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_event_port.h new file mode 100644 index 00000000..55b6b1ae --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_event_port.h @@ -0,0 +1,233 @@ +/** + ******************************************************************************* + * @file hc32_ll_event_port.h + * @brief This file contains all the functions prototypes of the Event Port + * driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_EVENT_PORT_H__ +#define __HC32_LL_EVENT_PORT_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EVENT_PORT + * @{ + */ + +#if (LL_EVENT_PORT_ENABLE == DDL_ON) +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EP_Global_Types Event Port Global Types + * @{ + */ + +/** + * @brief Event Pin Set and Reset enumeration + */ +typedef enum { + EVT_PIN_RESET = 0U, /*!< Pin reset */ + EVT_PIN_SET = 1U /*!< Pin set */ +} en_ep_state_t; + +typedef struct { + uint32_t u32PinDir; /*!< Input/Output setting, @ref EP_PinDirection_Sel for details */ + en_ep_state_t enPinState; /*!< Corresponding pin initial state, @ref en_ep_state_t for details */ + uint32_t u32PinTriggerOps; /*!< Corresponding pin state after triggered, @ref EP_TriggerOps_Sel for details */ + uint32_t u32Edge; /*!< Event port trigger edge, @ref EP_Trigger_Sel for details */ + uint32_t u32Filter; /*!< Filter clock function setting, @ref EP_FilterClock_Sel for details */ + uint32_t u32FilterClock; /*!< Filter clock, ref@ EP_FilterClock_Div for details */ +} stc_ep_init_t; +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EP_Global_Macros Event Port Global Macros + * @{ + */ + +/** + * @defgroup EP_Port_source EP Port Source + * @{ + */ +#define EVT_PORT_1 (0U) /*!< Event port 1 */ +#define EVT_PORT_2 (1U) /*!< Event port 2 */ +#define EVT_PORT_3 (2U) /*!< Event port 3 */ +#define EVT_PORT_4 (3U) /*!< Event port 4 */ +/** + * @} + */ + +/** + * @defgroup EP_pins_define EP Pin Source + * @{ + */ +#define EVT_PIN_00 (0x0001U) /*!< Event port Pin 00 */ +#define EVT_PIN_01 (0x0002U) /*!< Event port Pin 01 */ +#define EVT_PIN_02 (0x0004U) /*!< Event port Pin 02 */ +#define EVT_PIN_03 (0x0008U) /*!< Event port Pin 03 */ +#define EVT_PIN_04 (0x0010U) /*!< Event port Pin 04 */ +#define EVT_PIN_05 (0x0020U) /*!< Event port Pin 05 */ +#define EVT_PIN_06 (0x0040U) /*!< Event port Pin 06 */ +#define EVT_PIN_07 (0x0080U) /*!< Event port Pin 07 */ +#define EVT_PIN_08 (0x0100U) /*!< Event port Pin 08 */ +#define EVT_PIN_09 (0x0200U) /*!< Event port Pin 09 */ +#define EVT_PIN_10 (0x0400U) /*!< Event port Pin 10 */ +#define EVT_PIN_11 (0x0800U) /*!< Event port Pin 11 */ +#define EVT_PIN_12 (0x1000U) /*!< Event port Pin 12 */ +#define EVT_PIN_13 (0x2000U) /*!< Event port Pin 13 */ +#define EVT_PIN_14 (0x4000U) /*!< Event port Pin 14 */ +#define EVT_PIN_15 (0x8000U) /*!< Event port Pin 15 */ +#define EVT_PIN_All (0xFFFFU) /*!< All event pins are selected */ +#define EVT_PIN_MASK (0xFFFFU) /*!< Event pin mask for assert test */ +/** + * @} + */ + +/** + * @defgroup EP_PinDirection_Sel EP Pin Input/Output Direction Selection + * @{ + */ +#define EP_DIR_IN (0UL) /*!< EP input */ +#define EP_DIR_OUT (1UL) /*!< EP output */ +/** + * @} + */ + +/** + * @defgroup EP_FilterClock_Sel Event Port Filter Function Selection + * @{ + */ +#define EP_FILTER_OFF (0UL) /*!< EP filter function OFF */ + +#define EP_FILTER_ON (1UL) /*!< EP filter function ON */ + +/** + * @} + */ + +/** + * @defgroup EP_FilterClock_Div Event Port Filter Sampling Clock Division Selection + * @{ + */ +#define EP_FCLK_DIV1 (0UL) /*!< PCLK as EP filter clock source */ +#define EP_FCLK_DIV8 (1UL << AOS_PEVNTNFCR_DIVS1_POS) /*!< PCLK div8 as EP filter clock source */ +#define EP_FCLK_DIV32 (2UL << AOS_PEVNTNFCR_DIVS1_POS) /*!< PCLK div32 as EP filter clock source */ +#define EP_FCLK_DIV64 (3UL << AOS_PEVNTNFCR_DIVS1_POS) /*!< PCLK div64 as EP filter clock source */ + +/** + * @} + */ + +/** + * @defgroup EP_Trigger_Sel Event Port Trigger Edge Selection + * @{ + */ +#define EP_TRIG_NONE (0UL) /*!< No Trigger by edge */ +#define EP_TRIG_FALLING (1UL) /*!< Trigger by falling edge */ +#define EP_TRIG_RISING (2UL) /*!< Trigger by rising edge */ +#define EP_TRIG_BOTH (3UL) /*!< Trigger by falling and rising edge */ + +/** + * @} + */ + +/** + * @defgroup EP_TriggerOps_Sel Event Port Operation + * @{ + */ +#define EP_OPS_NONE (0UL) /*!< Pin no action after triggered */ +#define EP_OPS_LOW (1UL) /*!< Pin ouput low after triggered */ +#define EP_OPS_HIGH (2UL) /*!< Pin ouput high after triggered */ +#define EP_OPS_TOGGLE (3UL) /*!< Pin toggle after triggered */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EP_Global_Functions + * @{ + */ +void EP_DeInit(void); +int32_t EP_StructInit(stc_ep_init_t *pstcEventPortInit); + +int32_t EP_Init(uint8_t u8EventPort, uint16_t u16EventPin, const stc_ep_init_t *pstcEventPortInit); +int32_t EP_SetTriggerEdge(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Edge); +int32_t EP_SetTriggerOps(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Ops); +en_ep_state_t EP_ReadInputPins(uint8_t u8EventPort, uint16_t u16EventPin); +uint16_t EP_ReadInputPort(uint8_t u8EventPort); +en_ep_state_t EP_ReadOutputPins(uint8_t u8EventPort, uint16_t u16EventPin); +uint16_t EP_ReadOutputPort(uint8_t u8EventPort); +void EP_SetPins(uint8_t u8EventPort, uint16_t u16EventPin); +void EP_ResetPins(uint8_t u8EventPort, uint16_t u16EventPin); +void EP_SetDir(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Dir); + +/** + * @} + */ + +#endif /* LL_EVENT_PORT_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_EVENT_PORT_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcg.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcg.h new file mode 100644 index 00000000..8fd129b4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcg.h @@ -0,0 +1,254 @@ +/** + ******************************************************************************* + * @file hc32_ll_fcg.h + * @brief This file contains all the functions prototypes of the FCG driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_FCG_H__ +#define __HC32_LL_FCG_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_FCG + * @{ + */ + +#if (LL_FCG_ENABLE == DDL_ON) +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup FCG_Global_Macros FCG Global Macros + * @{ + */ +/** + * @defgroup FCG_FCG0_Peripheral FCG FCG0 peripheral + * @{ + */ +#define FCG0_PERIPH_SRAMH (PWC_FCG0_SRAMH) +#define FCG0_PERIPH_SRAM1 (PWC_FCG0_SRAM1) +#define FCG0_PERIPH_SRAM2 (PWC_FCG0_SRAM2) +#define FCG0_PERIPH_SRAM3 (PWC_FCG0_SRAM3) +#define FCG0_PERIPH_SRAM4 (PWC_FCG0_SRAM4) +#define FCG0_PERIPH_SRAMB (PWC_FCG0_SRAMB) +#define FCG0_PERIPH_KEY (PWC_FCG0_KEY) +#define FCG0_PERIPH_DMA1 (PWC_FCG0_DMA1) +#define FCG0_PERIPH_DMA2 (PWC_FCG0_DMA2) +#define FCG0_PERIPH_FCM (PWC_FCG0_FCM) +#define FCG0_PERIPH_AOS (PWC_FCG0_AOS) +#define FCG0_PERIPH_CTC (PWC_FCG0_CTC) +#define FCG0_PERIPH_MAU (PWC_FCG0_MAU) +#define FCG0_PERIPH_AES (PWC_FCG0_AES) +#define FCG0_PERIPH_HASH (PWC_FCG0_HASH) +#define FCG0_PERIPH_TRNG (PWC_FCG0_TRNG) +#define FCG0_PERIPH_CRC (PWC_FCG0_CRC) +#define FCG0_PERIPH_DCU1 (PWC_FCG0_DCU1) +#define FCG0_PERIPH_DCU2 (PWC_FCG0_DCU2) +#define FCG0_PERIPH_DCU3 (PWC_FCG0_DCU3) +#define FCG0_PERIPH_DCU4 (PWC_FCG0_DCU4) +#define FCG0_PERIPH_DCU5 (PWC_FCG0_DCU5) +#define FCG0_PERIPH_DCU6 (PWC_FCG0_DCU6) +#define FCG0_PERIPH_DCU7 (PWC_FCG0_DCU7) +#define FCG0_PERIPH_DCU8 (PWC_FCG0_DCU8) +/** + * @} + */ + +/** + * @defgroup FCG_FCG1_Peripheral FCG FCG1 peripheral + * @{ + */ +#define FCG1_PERIPH_CAN1 (PWC_FCG1_CAN1) +#define FCG1_PERIPH_CAN2 (PWC_FCG1_CAN2) +#define FCG1_PERIPH_ETHMAC (PWC_FCG1_ETHMAC) +#define FCG1_PERIPH_QSPI (PWC_FCG1_QSPI) +#define FCG1_PERIPH_I2C1 (PWC_FCG1_I2C1) +#define FCG1_PERIPH_I2C2 (PWC_FCG1_I2C2) +#define FCG1_PERIPH_I2C3 (PWC_FCG1_I2C3) +#define FCG1_PERIPH_I2C4 (PWC_FCG1_I2C4) +#define FCG1_PERIPH_I2C5 (PWC_FCG1_I2C5) +#define FCG1_PERIPH_I2C6 (PWC_FCG1_I2C6) +#define FCG1_PERIPH_SDIOC1 (PWC_FCG1_SDIOC1) +#define FCG1_PERIPH_SDIOC2 (PWC_FCG1_SDIOC2) +#define FCG1_PERIPH_I2S1 (PWC_FCG1_I2S1) +#define FCG1_PERIPH_I2S2 (PWC_FCG1_I2S2) +#define FCG1_PERIPH_I2S3 (PWC_FCG1_I2S3) +#define FCG1_PERIPH_I2S4 (PWC_FCG1_I2S4) +#define FCG1_PERIPH_SPI1 (PWC_FCG1_SPI1) +#define FCG1_PERIPH_SPI2 (PWC_FCG1_SPI2) +#define FCG1_PERIPH_SPI3 (PWC_FCG1_SPI3) +#define FCG1_PERIPH_SPI4 (PWC_FCG1_SPI4) +#define FCG1_PERIPH_SPI5 (PWC_FCG1_SPI5) +#define FCG1_PERIPH_SPI6 (PWC_FCG1_SPI6) +#define FCG1_PERIPH_USBFS (PWC_FCG1_USBFS) +#define FCG1_PERIPH_USBHS (PWC_FCG1_USBHS) +#define FCG1_PERIPH_FMAC1 (PWC_FCG1_FMAC1) +#define FCG1_PERIPH_FMAC2 (PWC_FCG1_FMAC2) +#define FCG1_PERIPH_FMAC3 (PWC_FCG1_FMAC3) +#define FCG1_PERIPH_FMAC4 (PWC_FCG1_FMAC4) +/** + * @} + */ + +/** + * @defgroup FCG_FCG2_Peripheral FCG FCG2 peripheral + * @{ + */ +#define FCG2_PERIPH_TMR6_1 (PWC_FCG2_TMR6_1) +#define FCG2_PERIPH_TMR6_2 (PWC_FCG2_TMR6_2) +#define FCG2_PERIPH_TMR6_3 (PWC_FCG2_TMR6_3) +#define FCG2_PERIPH_TMR6_4 (PWC_FCG2_TMR6_4) +#define FCG2_PERIPH_TMR6_5 (PWC_FCG2_TMR6_5) +#define FCG2_PERIPH_TMR6_6 (PWC_FCG2_TMR6_6) +#define FCG2_PERIPH_TMR6_7 (PWC_FCG2_TMR6_7) +#define FCG2_PERIPH_TMR6_8 (PWC_FCG2_TMR6_8) +#define FCG2_PERIPH_TMR4_1 (PWC_FCG2_TMR4_1) +#define FCG2_PERIPH_TMR4_2 (PWC_FCG2_TMR4_2) +#define FCG2_PERIPH_TMR4_3 (PWC_FCG2_TMR4_3) +#define FCG2_PERIPH_HRPWM (PWC_FCG2_HRPWM) +#define FCG2_PERIPH_TMR0_1 (PWC_FCG2_TMR0_1) +#define FCG2_PERIPH_TMR0_2 (PWC_FCG2_TMR0_2) +#define FCG2_PERIPH_EMB (PWC_FCG2_EMB) +#define FCG2_PERIPH_TMR2_1 (PWC_FCG2_TMR2_1) +#define FCG2_PERIPH_TMR2_2 (PWC_FCG2_TMR2_2) +#define FCG2_PERIPH_TMR2_3 (PWC_FCG2_TMR2_3) +#define FCG2_PERIPH_TMR2_4 (PWC_FCG2_TMR2_4) +#define FCG2_PERIPH_TMRA_1 (PWC_FCG2_TMRA_1) +#define FCG2_PERIPH_TMRA_2 (PWC_FCG2_TMRA_2) +#define FCG2_PERIPH_TMRA_3 (PWC_FCG2_TMRA_3) +#define FCG2_PERIPH_TMRA_4 (PWC_FCG2_TMRA_4) +#define FCG2_PERIPH_TMRA_5 (PWC_FCG2_TMRA_5) +#define FCG2_PERIPH_TMRA_6 (PWC_FCG2_TMRA_6) +#define FCG2_PERIPH_TMRA_7 (PWC_FCG2_TMRA_7) +#define FCG2_PERIPH_TMRA_8 (PWC_FCG2_TMRA_8) +#define FCG2_PERIPH_TMRA_9 (PWC_FCG2_TMRA_9) +#define FCG2_PERIPH_TMRA_10 (PWC_FCG2_TMRA_10) +#define FCG2_PERIPH_TMRA_11 (PWC_FCG2_TMRA_11) +#define FCG2_PERIPH_TMRA_12 (PWC_FCG2_TMRA_12) +/** + * @} + */ + +/** + * @defgroup FCG_FCG3_Peripheral FCG FCG3 peripheral + * @{ + */ +#define FCG3_PERIPH_ADC1 (PWC_FCG3_ADC1) +#define FCG3_PERIPH_ADC2 (PWC_FCG3_ADC2) +#define FCG3_PERIPH_ADC3 (PWC_FCG3_ADC3) +#define FCG3_PERIPH_CMBIAS (PWC_FCG3_CMBIAS) +#define FCG3_PERIPH_DAC1 (PWC_FCG3_DAC1) +#define FCG3_PERIPH_DAC2 (PWC_FCG3_DAC2) +#define FCG3_PERIPH_CMP1_2 (PWC_FCG3_CMP1) +#define FCG3_PERIPH_CMP3_4 (PWC_FCG3_CMP2) +#define FCG3_PERIPH_OTS (PWC_FCG3_OTS) +#define FCG3_PERIPH_DVP (PWC_FCG3_DVP) +#define FCG3_PERIPH_SMC (PWC_FCG3_SMC) +#define FCG3_PERIPH_DMC (PWC_FCG3_DMC) +#define FCG3_PERIPH_NFC (PWC_FCG3_NFC) +#define FCG3_PERIPH_USART1 (PWC_FCG3_USART1) +#define FCG3_PERIPH_USART2 (PWC_FCG3_USART2) +#define FCG3_PERIPH_USART3 (PWC_FCG3_USART3) +#define FCG3_PERIPH_USART4 (PWC_FCG3_USART4) +#define FCG3_PERIPH_USART5 (PWC_FCG3_USART5) +#define FCG3_PERIPH_USART6 (PWC_FCG3_USART6) +#define FCG3_PERIPH_USART7 (PWC_FCG3_USART7) +#define FCG3_PERIPH_USART8 (PWC_FCG3_USART8) +#define FCG3_PERIPH_USART9 (PWC_FCG3_USART9) +#define FCG3_PERIPH_USART10 (PWC_FCG3_USART10) +/** + * @} + */ + +/** + * @defgroup FCG_FCGx_Peripheral_Mask FCG FCGx Peripheral Mask + * @{ + */ +#define FCG_FCG0_PERIPH_MASK (0xFFFFE4F1UL) +#define FCG_FCG1_PERIPH_MASK (0x0FFFFFFFUL) +#define FCG_FCG2_PERIPH_MASK (0xFFFFBFFFUL) +#define FCG_FCG3_PERIPH_MASK (0x3FF7933FUL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup FCG_Global_Functions + * @{ + */ + +void FCG_Fcg0PeriphClockCmd(uint32_t u32Fcg0Periph, en_functional_state_t enNewState); + +void FCG_Fcg1PeriphClockCmd(uint32_t u32Fcg1Periph, en_functional_state_t enNewState); +void FCG_Fcg2PeriphClockCmd(uint32_t u32Fcg2Periph, en_functional_state_t enNewState); +void FCG_Fcg3PeriphClockCmd(uint32_t u32Fcg3Periph, en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_FCG_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_FCG_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcm.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcm.h new file mode 100644 index 00000000..fbba2e1c --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fcm.h @@ -0,0 +1,294 @@ +/** + ******************************************************************************* + * @file hc32_ll_fcm.h + * @brief This file contains all the functions prototypes of the FCM driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_FCM_H__ +#define __HC32_LL_FCM_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_FCM + * @{ + */ + +#if (LL_FCM_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup FCM_Global_Types FCM Global Types + * @{ + */ +/** + * @brief FCM Init structure definition + */ +typedef struct { + uint16_t u16LowerLimit; /*!< FCM lower limit value */ + uint16_t u16UpperLimit; /*!< FCM upper limit value */ + uint32_t u32TargetClock; /*!< FCM target clock source selection, @ref FCM_Target_Clock_Src */ + uint32_t u32TargetClockDiv; /*!< FCM target clock source division selection, @ref FCM_Target_Clock_Div */ + uint32_t u32ExtRefClockEnable; /*!< FCM external reference clock function config, @ref FCM_Ext_Ref_Clock_Config */ + uint32_t u32RefClockEdge; /*!< FCM reference clock trigger edge selection, @ref FCM_Ref_Clock_Edge */ + uint32_t u32DigitalFilter; /*!< FCM digital filter function config, @ref FCM_Digital_Filter_Config */ + uint32_t u32RefClock; /*!< FCM reference clock source selection, @ref FCM_Ref_Clock_Src */ + uint32_t u32RefClockDiv; /*!< FCM reference clock source division selection, @ref FCM_Ref_Clock_Div */ + uint32_t u32ExceptionType; /*!< FCM exception type select, @ref FCM_Exception_Type */ +} stc_fcm_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup FCM_Global_Macros FCM Global Macros + * @{ + */ + +/** + * @defgroup FCM_Target_Clock_Src FCM Target Clock Source + * @{ + */ +#define FCM_TARGET_CLK_XTAL (0x00UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_XTAL32 (0x01UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_HRC (0x02UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_LRC (0x03UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_SWDTLRC (0x04UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_PCLK1 (0x05UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_PLLAP (0x06UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_MRC (0x07UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_PLLHP (0x08UL << FCM_MCCR_MCKS_POS) +#define FCM_TARGET_CLK_RTCLRC (0x09UL << FCM_MCCR_MCKS_POS) + +/** + * @} + */ + +/** + * @defgroup FCM_Target_Clock_Div FCM Target Clock Division + * @{ + */ +#define FCM_TARGET_CLK_DIV1 (0x00UL << FCM_MCCR_MDIVS_POS) +#define FCM_TARGET_CLK_DIV4 (0x01UL << FCM_MCCR_MDIVS_POS) +#define FCM_TARGET_CLK_DIV8 (0x02UL << FCM_MCCR_MDIVS_POS) +#define FCM_TARGET_CLK_DIV32 (0x03UL << FCM_MCCR_MDIVS_POS) +/** + * @} + */ + +/** + * @defgroup FCM_Ext_Ref_Clock_Config FCM External Reference Clock Config + * @{ + */ +#define FCM_EXT_REF_OFF (0x00UL) +#define FCM_EXT_REF_ON (FCM_RCCR_EXREFE) +/** + * @} + */ + +/** + * @defgroup FCM_Ref_Clock_Edge FCM Reference Clock Edge + * @{ + */ +#define FCM_REF_CLK_RISING (0x00UL) +#define FCM_REF_CLK_FALLING (FCM_RCCR_EDGES_0) +#define FCM_REF_CLK_BOTH (FCM_RCCR_EDGES_1) +/** + * @} + */ + +/** + * @defgroup FCM_Digital_Filter_Config FCM Digital Filter Config + * @{ + */ +#define FCM_DIG_FILTER_OFF (0x00UL) +#define FCM_DIG_FILTER_DIV1 (FCM_RCCR_DNFS_0) +#define FCM_DIG_FILTER_DIV4 (FCM_RCCR_DNFS_1) +#define FCM_DIG_FILTER_DIV16 (FCM_RCCR_DNFS) +/** + * @} + */ + +/** + * @defgroup FCM_Ref_Clock_Src FCM Feference Clock Source + * @{ + */ +#define FCM_REF_CLK_EXTCLK (0x00UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_XTAL (0x10UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_XTAL32 (0x11UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_HRC (0x12UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_LRC (0x13UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_SWDTLRC (0x14UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_PCLK1 (0x15UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_PLLAP (0x16UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_MRC (0x17UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_PLLHP (0x18UL << FCM_RCCR_RCKS_POS) +#define FCM_REF_CLK_RTCLRC (0x19UL << FCM_RCCR_RCKS_POS) + +/** + * @} + */ + +/** + * @defgroup FCM_Ref_Clock_Div FCM Reference Clock Division + * @{ + */ +#define FCM_REF_CLK_DIV32 (0x00UL << FCM_RCCR_RDIVS_POS) +#define FCM_REF_CLK_DIV128 (0x01UL << FCM_RCCR_RDIVS_POS) +#define FCM_REF_CLK_DIV1024 (0x02UL << FCM_RCCR_RDIVS_POS) +#define FCM_REF_CLK_DIV8192 (0x03UL << FCM_RCCR_RDIVS_POS) +/** + * @} + */ + +/** + * @defgroup FCM_Abnormal_Reset_Func FCM Abnormal Reset Function Config + * @{ + */ +#define FCM_ERR_RST_OFF (0x00UL) +#define FCM_ERR_RST_ON (FCM_RIER_ERRE) +/** + * @} + */ + +/** + * @defgroup FCM_Exception_Type FCM Exception Type + * @{ + */ +#define FCM_EXP_TYPE_INT (0x00UL) +#define FCM_EXP_TYPE_RST (FCM_RIER_ERRINTRS) +/** + * @} + */ + +/** + * @defgroup FCM_Int_Type FCM Interrupt Type + * @{ + */ +#define FCM_INT_OVF (FCM_RIER_OVFIE) +#define FCM_INT_END (FCM_RIER_MENDIE) +#define FCM_INT_ERR (FCM_RIER_ERRIE) +/** + * @} + */ + +/** + * @defgroup FCM_Flag_Sel FCM Status Flag Selection + * @{ + */ +#define FCM_FLAG_ERR (FCM_SR_ERRF) +#define FCM_FLAG_END (FCM_SR_MENDF) +#define FCM_FLAG_OVF (FCM_SR_OVF) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup FCM_Global_Functions + * @{ + */ + +/** + * @brief Set FCM upper limit value. + * @param u16Limit + * @retval None. + */ +__STATIC_INLINE void FCM_SetUpperLimit(uint16_t u16Limit) +{ + WRITE_REG32(CM_FCM->UVR, u16Limit); +} + +/** + * @brief Set FCM lower limit value. + * @param u16Limit + * @retval None + */ +__STATIC_INLINE void FCM_SetLowerLimit(uint16_t u16Limit) +{ + WRITE_REG32(CM_FCM->LVR, u16Limit); +} + +int32_t FCM_Init(const stc_fcm_init_t *pstcFcmInit); +int32_t FCM_StructInit(stc_fcm_init_t *pstcFcmInit); +void FCM_DeInit(void); +uint16_t FCM_GetCountValue(void); +void FCM_SetUpperLimit(uint16_t u16Limit); +void FCM_SetLowerLimit(uint16_t u16Limit); +void FCM_SetTargetClock(uint32_t u32ClockSrc, uint32_t u32Div); +void FCM_SetRefClock(uint32_t u32ClockSrc, uint32_t u32Div); +en_flag_status_t FCM_GetStatus(uint32_t u32Flag); +void FCM_ClearStatus(uint32_t u32Flag); +void FCM_ResetCmd(en_functional_state_t enNewState); +void FCM_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +void FCM_Cmd(en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_FCM_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_FCM_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fmac.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fmac.h new file mode 100644 index 00000000..8775a61b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_fmac.h @@ -0,0 +1,203 @@ +/** + ******************************************************************************* + * @file hc32_ll_fmac.h + * @brief This file contains all the functions prototypes of the FMAC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_FMAC_H__ +#define __HC32_LL_FMAC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_FMAC + * @{ + */ + +#if (LL_FMAC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup FMAC_Global_Types FMAC Global Types + * @{ + */ + +/** + * @brief FMAC configuration structure + */ +typedef struct { + uint32_t u32Stage; /*!< FMAC filter stage number config. + This parameter can be a value of @ref FMAC_Filter_Stage.*/ + uint32_t u32Shift; /*!< FMAC filter result right shift bits. + This parameter can be a value of @ref FMAC_Filter_Shift.*/ + int16_t *pi16Factor; /*!< FMAC filter factor config. FIR factor array */ + uint32_t u32IntCmd; /*!< Enable or disable FMAC interrupt. + This parameter can be a value of @ref FMAC_Interrupt_Selection.*/ +} stc_fmac_init_t; + +/** + * @brief FMAC result definition + */ +typedef struct { + uint32_t u32ResultHigh; /*!< The high value of the result. */ + uint32_t u32ResultLow; /*!< The low value of the result. */ +} stc_fmac_result_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup FMAC_Global_Macros FMAC Global Macros + * @{ + */ + +/** + * @defgroup FMAC_Interrupt_Selection FMAC Interrupt Selection + * @{ + */ +#define FMAC_INT_ENABLE (FMAC_IER_INTEN) +#define FMAC_INT_DISABLE (0x0UL) +/** + * @} + */ + +/** + * @defgroup FMAC_Filter_Shift FMAC Filter Shift + * @{ + */ +#define FMAC_FIR_SHIFT_0BIT (0U) +#define FMAC_FIR_SHIFT_1BIT (1U) +#define FMAC_FIR_SHIFT_2BIT (2U) +#define FMAC_FIR_SHIFT_3BIT (3U) +#define FMAC_FIR_SHIFT_4BIT (4U) +#define FMAC_FIR_SHIFT_5BIT (5U) +#define FMAC_FIR_SHIFT_6BIT (6U) +#define FMAC_FIR_SHIFT_7BIT (7U) +#define FMAC_FIR_SHIFT_8BIT (8U) +#define FMAC_FIR_SHIFT_9BIT (9U) +#define FMAC_FIR_SHIFT_10BIT (10U) +#define FMAC_FIR_SHIFT_11BIT (11U) +#define FMAC_FIR_SHIFT_12BIT (12U) +#define FMAC_FIR_SHIFT_13BIT (13U) +#define FMAC_FIR_SHIFT_14BIT (14U) +#define FMAC_FIR_SHIFT_15BIT (15U) +#define FMAC_FIR_SHIFT_16BIT (16U) +#define FMAC_FIR_SHIFT_17BIT (17U) +#define FMAC_FIR_SHIFT_18BIT (18U) +#define FMAC_FIR_SHIFT_19BIT (19U) +#define FMAC_FIR_SHIFT_20BIT (20U) +#define FMAC_FIR_SHIFT_21BIT (21U) +/** + * @} + */ + +/** + * @defgroup FMAC_Filter_Stage FMAC Filter Stage + * @{ + */ +#define FMAC_FIR_STAGE_0 (0U) +#define FMAC_FIR_STAGE_1 (1U) +#define FMAC_FIR_STAGE_2 (2U) +#define FMAC_FIR_STAGE_3 (3U) +#define FMAC_FIR_STAGE_4 (4U) +#define FMAC_FIR_STAGE_5 (5U) +#define FMAC_FIR_STAGE_6 (6U) +#define FMAC_FIR_STAGE_7 (7U) +#define FMAC_FIR_STAGE_8 (8U) +#define FMAC_FIR_STAGE_9 (9U) +#define FMAC_FIR_STAGE_10 (10U) +#define FMAC_FIR_STAGE_11 (11U) +#define FMAC_FIR_STAGE_12 (12U) +#define FMAC_FIR_STAGE_13 (13U) +#define FMAC_FIR_STAGE_14 (14U) +#define FMAC_FIR_STAGE_15 (15U) +#define FMAC_FIR_STAGE_16 (16U) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup FMAC_Global_Functions + * @{ + */ +int32_t FMAC_StructInit(stc_fmac_init_t *pstcFmacInit); +void FMAC_DeInit(CM_FMAC_TypeDef *FMACx); +int32_t FMAC_Init(CM_FMAC_TypeDef *FMACx, const stc_fmac_init_t *pstcFmacInit); +void FMAC_Cmd(CM_FMAC_TypeDef *FMACx, en_functional_state_t enNewState); +void FMAC_SetResultShift(CM_FMAC_TypeDef *FMACx, uint32_t u32ShiftNum); +void FMAC_SetStageFactor(CM_FMAC_TypeDef *FMACx, uint32_t u32FilterStage, int16_t *pi16Factor); +void FMAC_IntCmd(CM_FMAC_TypeDef *FMACx, en_functional_state_t enNewState); +void FMAC_FIRInput(CM_FMAC_TypeDef *FMACx, int16_t i16Factor); +en_flag_status_t FMAC_GetStatus(const CM_FMAC_TypeDef *FMACx); +int32_t FMAC_GetResult(const CM_FMAC_TypeDef *FMACx, stc_fmac_result_t *pstcResult); +/** + * @} + */ + +#endif /* LL_FMAC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_FMAC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_gpio.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_gpio.h new file mode 100644 index 00000000..e5a5a74b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_gpio.h @@ -0,0 +1,485 @@ +/** + ******************************************************************************* + * @file hc32_ll_gpio.h + * @brief This file contains all the functions prototypes of the GPIO driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_GPIO_H__ +#define __HC32_LL_GPIO_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_GPIO + * @{ + */ + +#if (LL_GPIO_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup GPIO_Global_Types GPIO Global Types + * @{ + */ + +/** + * @brief GPIO Pin Set and Reset enumeration + */ +typedef enum { + PIN_RESET = 0U, /*!< Pin reset */ + PIN_SET = 1U /*!< Pin set */ +} en_pin_state_t; + +/** + * @brief GPIO Init structure definition + */ +typedef struct { + uint16_t u16PinState; /*!< Set pin state to High or Low, @ref GPIO_PinState_Sel for details */ + uint16_t u16PinDir; /*!< Pin mode setting, @ref GPIO_PinDirection_Sel for details */ + uint16_t u16PinOutputType; /*!< Output type setting, @ref GPIO_PinOutType_Sel for details */ + uint16_t u16PinDrv; /*!< Pin drive capacity setting, @ref GPIO_PinDrv_Sel for details */ + uint16_t u16Latch; /*!< Pin latch setting, @ref GPIO_PinLatch_Sel for details */ + uint16_t u16PullUp; /*!< Internal pull-up resistor setting, @ref GPIO_PinPU_Sel for details */ + uint16_t u16Invert; /*!< Pin input/output invert setting, @ref GPIO_PinInvert_Sel */ + uint16_t u16ExtInt; /*!< External interrupt pin setting, @ref GPIO_PinExtInt_Sel for details */ + uint16_t u16PinInputType; /*!< Input type setting, @ref GPIO_PinInType_Sel */ + uint16_t u16PinAttr; /*!< Digital or analog attribute setting, @ref GPIO_PinMode_Sel for details */ +} stc_gpio_init_t; +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup GPIO_Global_Macros GPIO Global Macros + * @{ + */ + +/** + * @defgroup GPIO_Pins_Define GPIO Pin Source + * @{ + */ +#define GPIO_PIN_00 (0x0001U) /*!< Pin 00 selected */ +#define GPIO_PIN_01 (0x0002U) /*!< Pin 01 selected */ +#define GPIO_PIN_02 (0x0004U) /*!< Pin 02 selected */ +#define GPIO_PIN_03 (0x0008U) /*!< Pin 03 selected */ +#define GPIO_PIN_04 (0x0010U) /*!< Pin 04 selected */ +#define GPIO_PIN_05 (0x0020U) /*!< Pin 05 selected */ +#define GPIO_PIN_06 (0x0040U) /*!< Pin 06 selected */ +#define GPIO_PIN_07 (0x0080U) /*!< Pin 07 selected */ + +#define GPIO_PIN_08 (0x0100U) /*!< Pin 08 selected */ +#define GPIO_PIN_09 (0x0200U) /*!< Pin 09 selected */ +#define GPIO_PIN_10 (0x0400U) /*!< Pin 10 selected */ +#define GPIO_PIN_11 (0x0800U) /*!< Pin 11 selected */ +#define GPIO_PIN_12 (0x1000U) /*!< Pin 12 selected */ +#define GPIO_PIN_13 (0x2000U) /*!< Pin 13 selected */ +#define GPIO_PIN_14 (0x4000U) /*!< Pin 14 selected */ +#define GPIO_PIN_15 (0x8000U) /*!< Pin 15 selected */ +#define GPIO_PIN_ALL (0xFFFFU) /*!< All pins selected */ + +/** + * @} + */ + +/** + * @defgroup GPIO_All_Pins_Define GPIO All Pin Definition for Each Product + * @{ + */ +#define GPIO_PIN_A_ALL (0xFFFFU) /*!< Pin A all*/ +#define GPIO_PIN_B_ALL (0xFFFFU) /*!< Pin B all*/ +#define GPIO_PIN_C_ALL (0xFFFFU) /*!< Pin C all*/ +#define GPIO_PIN_D_ALL (0xFFFFU) /*!< Pin D all*/ +#define GPIO_PIN_E_ALL (0xFFFFU) /*!< Pin E all*/ +#define GPIO_PIN_F_ALL (0xFFFFU) /*!< Pin F all*/ +#define GPIO_PIN_G_ALL (0xFFFFU) /*!< Pin G all*/ +#define GPIO_PIN_H_ALL (0xFFFFU) /*!< Pin H all*/ +#define GPIO_PIN_I_ALL (0x3FFFU) /*!< Pin I all*/ + +/** + * @} + */ + +/** + * @defgroup GPIO_Port_Source GPIO Port Source + * @{ + */ +#define GPIO_PORT_A (0x00U) /*!< Port A selected */ +#define GPIO_PORT_B (0x01U) /*!< Port B selected */ +#define GPIO_PORT_C (0x02U) /*!< Port C selected */ +#define GPIO_PORT_D (0x03U) /*!< Port D selected */ +#define GPIO_PORT_E (0x04U) /*!< Port E selected */ +#define GPIO_PORT_F (0x05U) /*!< Port F selected */ +#define GPIO_PORT_G (0x06U) /*!< Port G selected */ +#define GPIO_PORT_H (0x07U) /*!< Port H selected */ +#define GPIO_PORT_I (0x08U) /*!< Port I selected */ + +/** + * @} + */ + +/** + * @defgroup GPIO_Function_Sel GPIO Function Selection + * @{ + */ +#define GPIO_FUNC_0 (0U) +#define GPIO_FUNC_1 (1U) +#define GPIO_FUNC_2 (2U) +#define GPIO_FUNC_3 (3U) +#define GPIO_FUNC_4 (4U) +#define GPIO_FUNC_5 (5U) +#define GPIO_FUNC_6 (6U) +#define GPIO_FUNC_7 (7U) + +#define GPIO_FUNC_8 (8U) +#define GPIO_FUNC_9 (9U) +#define GPIO_FUNC_10 (10U) +#define GPIO_FUNC_11 (11U) +#define GPIO_FUNC_12 (12U) +#define GPIO_FUNC_13 (13U) +#define GPIO_FUNC_14 (14U) +#define GPIO_FUNC_15 (15U) + +#define GPIO_FUNC_16 (16U) +#define GPIO_FUNC_17 (17U) +#define GPIO_FUNC_18 (18U) +#define GPIO_FUNC_19 (19U) +#define GPIO_FUNC_20 (20U) + +#define GPIO_FUNC_32 (32U) +#define GPIO_FUNC_33 (33U) +#define GPIO_FUNC_34 (34U) +#define GPIO_FUNC_35 (35U) +#define GPIO_FUNC_36 (36U) +#define GPIO_FUNC_37 (37U) +#define GPIO_FUNC_38 (38U) +#define GPIO_FUNC_39 (39U) +#define GPIO_FUNC_40 (40U) +#define GPIO_FUNC_41 (41U) +#define GPIO_FUNC_42 (42U) +#define GPIO_FUNC_43 (43U) +#define GPIO_FUNC_44 (44U) +#define GPIO_FUNC_45 (45U) +#define GPIO_FUNC_46 (46U) +#define GPIO_FUNC_47 (47U) +#define GPIO_FUNC_48 (48U) +#define GPIO_FUNC_49 (49U) +#define GPIO_FUNC_50 (50U) +#define GPIO_FUNC_51 (51U) +#define GPIO_FUNC_52 (52U) +#define GPIO_FUNC_53 (53U) +#define GPIO_FUNC_54 (54U) +#define GPIO_FUNC_55 (55U) +#define GPIO_FUNC_56 (56U) +#define GPIO_FUNC_57 (57U) +#define GPIO_FUNC_58 (58U) +#define GPIO_FUNC_59 (59U) + +#define GPIO_FUNC_60 (60U) +#define GPIO_FUNC_61 (61U) +#define GPIO_FUNC_62 (62U) +#define GPIO_FUNC_63 (63U) +/** + * @} + */ + +/** + * @defgroup GPIO_DebugPin_Sel GPIO Debug Pin Selection + * @{ + */ +#define GPIO_PIN_TCK (0x01U) +#define GPIO_PIN_TMS (0x02U) +#define GPIO_PIN_TDO (0x04U) +#define GPIO_PIN_TDI (0x08U) +#define GPIO_PIN_TRST (0x10U) +#define GPIO_PIN_DEBUG_JTAG (0x1FU) + +#define GPIO_PIN_SWCLK (0x01U) +#define GPIO_PIN_SWDIO (0x02U) +#define GPIO_PIN_SWO (0x04U) +#define GPIO_PIN_DEBUG_SWD (0x07U) +#define GPIO_PIN_DEBUG (0x1FU) + +/** + * @} + */ + +/** + * @defgroup GPIO_Hprwm_Pin_Sel GPIO Hrpwm Pin Selection + * @{ + */ +/** + * @} + */ + +/** + * @defgroup GPIO_ReadCycle_Sel GPIO Pin Read Wait Cycle Selection + * @{ + */ +#define GPIO_RD_WAIT0 (0x00U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT1 (0x01U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT2 (0x02U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT3 (0x03U << GPIO_PCCR_RDWT_POS) + +#define GPIO_RD_WAIT4 (0x04U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT5 (0x05U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT6 (0x06U << GPIO_PCCR_RDWT_POS) +#define GPIO_RD_WAIT7 (0x07U << GPIO_PCCR_RDWT_POS) +/** + * @} + */ + +/** + * @defgroup GPIO_PinState_Sel GPIO Pin Output State Selection + * @{ + */ +#define PIN_STAT_RST (0U) +#define PIN_STAT_SET (GPIO_PCR_POUT) +/** + * @} + */ + +/** + * @defgroup GPIO_PinDirection_Sel GPIO Pin Input/Output Direction Selection + * @{ + */ +#define PIN_DIR_IN (0U) +#define PIN_DIR_OUT (GPIO_PCR_POUTE) +/** + * @} + */ + +/** + * @defgroup GPIO_PinOutType_Sel GPIO Pin Output Type Selection + * @{ + */ +#define PIN_OUT_TYPE_CMOS (0U) +#define PIN_OUT_TYPE_NMOS (GPIO_PCR_NOD) +/** + * @} + */ + +/** + * @defgroup GPIO_PinDrv_Sel GPIO Pin Drive Capacity Selection + * @{ + */ +#define PIN_LOW_DRV (0U) +#define PIN_MID_DRV (GPIO_PCR_DRV_0) +#define PIN_HIGH_DRV (GPIO_PCR_DRV_1) + +/** + * @} + */ + +/** + * @defgroup GPIO_PinLatch_Sel GPIO Pin Output Latch Selection + * @{ + */ +#define PIN_LATCH_OFF (0U) +#define PIN_LATCH_ON (GPIO_PCR_LTE) +/** + * @} + */ + +/** + * @defgroup GPIO_PinPU_Sel GPIO Pin Internal Pull-Up Resistor Selection + * @{ + */ +#define PIN_PU_OFF (0U) +#define PIN_PU_ON (GPIO_PCR_PUU) +/** + * @} + */ + +/** + * @defgroup GPIO_PinPD_Sel GPIO Pin Internal Pull-Down Resistor Selection + * @{ + */ +#define PIN_PD_OFF (0U) +#define PIN_PD_ON (GPIO_PCR_PUD) +/** + * @} + */ + +/** + * @defgroup GPIO_PinInputSw_Sel GPIO Pin Input Switch Resistor Selection + * @{ + */ +#define PIN_IN_SW_OFF (0U) +#define PIN_IN_SW_ON (GPIO_PCR_PINAE) +/** + * @} + */ + +/** + * @defgroup GPIO_PinInvert_Sel GPIO Pin I/O Invert Selection + * @{ + */ +#define PIN_INVT_OFF (0U) +#define PIN_INVT_ON (GPIO_PCR_INVE) +/** + * @} + */ + +/** + * @defgroup GPIO_PinInType_Sel GPIO Pin Input Type Selection + * @{ + */ +#define PIN_IN_TYPE_SMT (0U) +#define PIN_IN_TYPE_CMOS (GPIO_PCR_CINSEL) +/** + * @} + */ + +/** + * @defgroup GPIO_PinExtInt_Sel GPIO Pin External Interrupt Selection + * @{ + */ +#define PIN_EXTINT_OFF (0U) +#define PIN_EXTINT_ON (GPIO_PCR_INTE) +/** + * @} + */ + +/** + * @defgroup GPIO_PinMode_Sel GPIO Pin Mode Selection + * @{ + */ +#define PIN_ATTR_DIGITAL (0U) +#define PIN_ATTR_ANALOG (GPIO_PCR_DDIS) +/** + * @} + */ + +/** + * @defgroup GPIO_PinSubFuncSet_Sel GPIO Pin Sub-function Enable or Disable + * @{ + */ +#define PIN_SUBFUNC_DISABLE (0U) +#define PIN_SUBFUNC_ENABLE (GPIO_PFSR_BFE) +/** + * @} + */ + +/** + * @defgroup GPIO_Register_Protect_Key GPIO Registers Protect Key + * @{ + */ +#define GPIO_REG_LOCK_KEY (0xA500U) +#define GPIO_REG_UNLOCK_KEY (0xA501U) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup GPIO_Global_Functions + * @{ + */ +/** + * @brief GPIO lock. PSPCR, PCCR, PINAER, PCRxy, PFSRxy write disable + * @param None + * @retval None + */ +__STATIC_INLINE void GPIO_REG_Lock(void) +{ + WRITE_REG16(CM_GPIO->PWPR, GPIO_REG_LOCK_KEY); +} + +/** + * @brief GPIO unlock. PSPCR, PCCR, PINAER, PCRxy, PFSRxy write enable + * @param None + * @retval None + */ +__STATIC_INLINE void GPIO_REG_Unlock(void) +{ + WRITE_REG16(CM_GPIO->PWPR, GPIO_REG_UNLOCK_KEY); +} + +int32_t GPIO_Init(uint8_t u8Port, uint16_t u16Pin, const stc_gpio_init_t *pstcGpioInit); +void GPIO_DeInit(void); +int32_t GPIO_StructInit(stc_gpio_init_t *pstcGpioInit); +void GPIO_SetDebugPort(uint8_t u8DebugPort, en_functional_state_t enNewState); +void GPIO_SetFunc(uint8_t u8Port, uint16_t u16Pin, uint16_t u16Func); +void GPIO_SubFuncCmd(uint8_t u8Port, uint16_t u16Pin, en_functional_state_t enNewState); +void GPIO_SetSubFunc(uint8_t u8Func); +void GPIO_SetReadWaitCycle(uint16_t u16ReadWait); +void GPIO_InputMOSCmd(uint8_t u8Port, en_functional_state_t enNewState); +void GPIO_OutputCmd(uint8_t u8Port, uint16_t u16Pin, en_functional_state_t enNewState); +en_pin_state_t GPIO_ReadInputPins(uint8_t u8Port, uint16_t u16Pin); +uint16_t GPIO_ReadInputPort(uint8_t u8Port); +en_pin_state_t GPIO_ReadOutputPins(uint8_t u8Port, uint16_t u16Pin); +uint16_t GPIO_ReadOutputPort(uint8_t u8Port); +void GPIO_SetPins(uint8_t u8Port, uint16_t u16Pin); +void GPIO_ResetPins(uint8_t u8Port, uint16_t u16Pin); +void GPIO_WritePort(uint8_t u8Port, uint16_t u16PortVal); +void GPIO_TogglePins(uint8_t u8Port, uint16_t u16Pin); + +/** + * @} + */ + +#endif /* LL_GPIO_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_GPIO_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hash.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hash.h new file mode 100644 index 00000000..08cfa67f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hash.h @@ -0,0 +1,214 @@ +/** + ******************************************************************************* + * @file hc32_ll_hash.h + * @brief This file contains all the functions prototypes of the HASH driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_HASH_H__ +#define __HC32_LL_HASH_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_HASH + * @{ + */ + +#if (LL_HASH_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup HASH_Global_Macros HASH Global Macros + * @{ + */ + +/** + * @defgroup HASH_Mode HASH Mode + * @{ + */ +#define HASH_MD_SHA256 (0x0UL) /*!< SHA256 operating mode */ +#define HASH_MD_HMAC (HASH_CR_MODE_0) /*!< HMAC operating mode */ +/** + * @} + */ + +/** + * @defgroup HASH_Key_Size_Mode HASH Key Size Mode + * @{ + */ +#define HASH_KEY_MD_SHORT_SIZE (0x0UL) /*!< Key length <= 64 Bytes */ +#define HASH_KEY_MD_LONG_SIZE (HASH_CR_LKEY) /*!< Key length > 64 Bytes */ +/** + * @} + */ + +/** + * @defgroup HASH_Interrupt HASH Interrupt + * @{ + */ +#define HASH_INT_GRP (HASH_CR_HEIE) /*!< A set of data operations complete interrupt */ +#define HASH_INT_ALL_CPLT (HASH_CR_HCIE) /*!< All data operations complete interrupt */ +#define HASH_INT_ALL (HASH_INT_GRP | HASH_INT_ALL_CPLT) +/** + * @} + */ + +/** + * @defgroup HASH_Msg_Group HASH Messages Group + * @{ + */ +#define HASH_MSG_GRP_FIRST (HASH_CR_FST_GRP) /*!< The first group of messages or keys */ +#define HASH_MSG_GRP_END (HASH_CR_KMSG_END) /*!< The last group of messages or keys */ +#define HASH_MSG_GRP_ONLY_ONE (HASH_CR_FST_GRP | \ + HASH_CR_KMSG_END) /*!< Only one set of message or key */ +/** + * @} + */ + +/** + * @defgroup HASH_Status_Flag HASH Status Flag + * @{ + */ +#define HASH_FLAG_START (HASH_CR_START) /*!< Operation in progress */ +#define HASH_FLAG_BUSY (HASH_CR_BUSY) /*!< HASH in operation */ +#define HASH_FLAG_CYC_END (HASH_CR_CYC_END) /*!< key or message operation completed */ +#define HASH_FLAG_HMAC_END (HASH_CR_HMAC_END) /*!< HMAC operation completed */ +#define HASH_FLAG_ALL (HASH_FLAG_START | HASH_FLAG_BUSY | \ + HASH_FLAG_CYC_END | HASH_FLAG_HMAC_END) +#define HASH_FLAG_CLR_ALL (HASH_FLAG_CYC_END | HASH_FLAG_HMAC_END) +/** + * @} + */ + +/** + * @defgroup HASH_Trigger_Event HASH Trigger Event + * @{ + */ +#define HASH_TRIG_EVT_DMA1_TC0 (EVT_SRC_DMA1_TC0) /*!< Select the DMA1 ch0 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC1 (EVT_SRC_DMA1_TC1) /*!< Select the DMA1 ch1 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC2 (EVT_SRC_DMA1_TC2) /*!< Select the DMA1 ch2 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC3 (EVT_SRC_DMA1_TC3) /*!< Select the DMA1 ch3 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC4 (EVT_SRC_DMA1_TC4) /*!< Select the DMA1 ch4 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC5 (EVT_SRC_DMA1_TC5) /*!< Select the DMA1 ch5 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC6 (EVT_SRC_DMA1_TC6) /*!< Select the DMA1 ch6 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_TC7 (EVT_SRC_DMA1_TC7) /*!< Select the DMA1 ch7 transfer complete*/ +#define HASH_TRIG_EVT_DMA1_BTC0 (EVT_SRC_DMA1_BTC0) /*!< Select the DMA1 ch0 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC1 (EVT_SRC_DMA1_BTC1) /*!< Select the DMA1 ch1 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC2 (EVT_SRC_DMA1_BTC2) /*!< Select the DMA1 ch2 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC3 (EVT_SRC_DMA1_BTC3) /*!< Select the DMA1 ch3 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC4 (EVT_SRC_DMA1_BTC4) /*!< Select the DMA1 ch4 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC5 (EVT_SRC_DMA1_BTC5) /*!< Select the DMA1 ch5 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC6 (EVT_SRC_DMA1_BTC6) /*!< Select the DMA1 ch6 block transfer complete */ +#define HASH_TRIG_EVT_DMA1_BTC7 (EVT_SRC_DMA1_BTC7) /*!< Select the DMA1 ch7 block transfer complete */ + +#define HASH_TRIG_EVT_DMA2_TC0 (EVT_SRC_DMA2_TC0) /*!< Select the DMA2 ch0 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC1 (EVT_SRC_DMA2_TC1) /*!< Select the DMA2 ch1 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC2 (EVT_SRC_DMA2_TC2) /*!< Select the DMA2 ch2 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC3 (EVT_SRC_DMA2_TC3) /*!< Select the DMA2 ch3 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC4 (EVT_SRC_DMA2_TC4) /*!< Select the DMA2 ch4 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC5 (EVT_SRC_DMA2_TC5) /*!< Select the DMA2 ch5 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC6 (EVT_SRC_DMA2_TC6) /*!< Select the DMA2 ch6 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_TC7 (EVT_SRC_DMA2_TC7) /*!< Select the DMA2 ch7 transfer complete*/ +#define HASH_TRIG_EVT_DMA2_BTC0 (EVT_SRC_DMA2_BTC0) /*!< Select the DMA2 ch0 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC1 (EVT_SRC_DMA2_BTC1) /*!< Select the DMA2 ch1 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC2 (EVT_SRC_DMA2_BTC2) /*!< Select the DMA2 ch2 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC3 (EVT_SRC_DMA2_BTC3) /*!< Select the DMA2 ch3 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC4 (EVT_SRC_DMA2_BTC4) /*!< Select the DMA2 ch4 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC5 (EVT_SRC_DMA2_BTC5) /*!< Select the DMA2 ch5 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC6 (EVT_SRC_DMA2_BTC6) /*!< Select the DMA2 ch6 block transfer complete */ +#define HASH_TRIG_EVT_DMA2_BTC7 (EVT_SRC_DMA2_BTC7) /*!< Select the DMA2 ch7 block transfer complete */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup HASH_Global_Functions + * @{ + */ + +int32_t HASH_Calculate(const uint8_t *pu8SrcData, uint32_t u32SrcDataSize, uint8_t *pu8MsgDigest); + +int32_t HASH_HMAC_Calculate(const uint8_t *pu8SrcData, uint32_t u32SrcDataSize, + const uint8_t *pu8Key, uint32_t u32KeySize, + uint8_t *pu8MsgDigest); + +int32_t HASH_IntCmd(uint32_t u32HashInt, en_functional_state_t enNewState); +en_flag_status_t HASH_GetStatus(uint32_t u32Flag); +int32_t HASH_ClearStatus(uint32_t u32Flag); + +int32_t HASH_SetMode(uint32_t u32HashMode); +int32_t HASH_SetKeySizeMode(uint32_t u32SizeMode); +int32_t HASH_SetMsgGroup(uint32_t u32MsgGroup); +int32_t HASH_Start(void); +void HASH_GetMsgDigest(uint8_t *pu8MsgDigest); + +/** + * @} + */ + +#endif /* LL_HASH_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_HASH_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hrpwm.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hrpwm.h new file mode 100644 index 00000000..b81337a2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_hrpwm.h @@ -0,0 +1,139 @@ +/** + ******************************************************************************* + * @file hc32_ll_hrpwm.h + * @brief Head file for HRPWM module. + * + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_HRPWM_H__ +#define __HC32_LL_HRPWM_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_HRPWM + * @{ + */ + +#if (LL_HRPWM_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup HRPWM_Global_Macros HRPWM Global Macros + * @{ + */ + +#define HRPWM_CH_MIN (1UL) +#define HRPWM_CH_MAX (16UL) + +#define HRPWM_CH_DELAY_NUM_MIN (1U) +#define HRPWM_CH_DELAY_NUM_MAX (256U) + +/** + * @defgroup HRPWM_Calibrate_Unit_Define HRPWM Calibrate Unit Define + * @{ + */ +#define HRPWM_CAL_UNIT0 (0x00UL) +#define HRPWM_CAL_UNIT1 (0x01UL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup HRPWM_Global_Functions + * @{ + */ +/* HRPWM Judge the condition of calibration function */ +en_functional_state_t HRPWM_CondConfirm(void); + +/* Process for getting HRPWM Calibrate function code */ +int32_t HRPWM_CalibrateProcess(uint32_t u32Unit, uint8_t *pu8Code); + +/* HRPWM Calibrate function enable or disable for specified unit */ +void HRPWM_CalibrateCmd(uint32_t u32Unit, en_functional_state_t enNewState); +/* HRPWM Calibrate function status get for specified unit */ +en_functional_state_t HRPWM_GetCalibrateState(uint32_t u32Unit); +/* HRPWM Calibrate code get for specified unit */ +uint8_t HRPWM_GetCalibrateCode(uint32_t u32Unit); + +/* HRPWM function enable or disable for specified channel */ +void HRPWM_ChCmd(uint32_t u32Ch, en_functional_state_t enNewState); +/* HRPWM positive edge adjust enable or disable for specified channel */ +void HRPWM_ChPositiveAdjustCmd(uint32_t u32Ch, en_functional_state_t enNewState); +/* HRPWM negative edge adjust enable or disable for specified channel */ +void HRPWM_ChNegativeAdjustCmd(uint32_t u32Ch, en_functional_state_t enNewState); +/* HRPWM positive edge adjust delay counts configration for specified channel */ +void HRPWM_ChPositiveAdjustConfig(uint32_t u32Ch, uint8_t u8DelayNum); +/* HRPWM negative edge adjust delay counts configration for specified channel */ +void HRPWM_ChNegativeAdjustConfig(uint32_t u32Ch, uint8_t u8DelayNum); + +/** + * @} + */ + +#endif /* LL_HRPWM_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_HRPWM_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2c.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2c.h new file mode 100644 index 00000000..96171911 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2c.h @@ -0,0 +1,319 @@ +/** + ******************************************************************************* + * @file hc32_ll_i2c.h + * @brief This file contains all the functions prototypes of the Inter-Integrated + * Circuit(I2C). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_I2C_H__ +#define __HC32_LL_I2C_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_I2C + * @{ + */ + +#if (LL_I2C_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup I2C_Global_Types I2C Global Types + * @{ + */ + +/** + * @brief I2c configuration structure + */ +typedef struct { + uint32_t u32ClockDiv; /*!< I2C clock division for i2c source clock */ + uint32_t u32Baudrate; /*!< I2C baudrate config */ + uint32_t u32SclTime; /*!< The SCL rising and falling time, count of T(i2c source clock after frequency divider) */ +} stc_i2c_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup I2C_Global_Macros I2C Global Macros + * @{ + */ + +/** + * @defgroup I2C_Trans_Dir I2C Transfer Direction + * @{ + */ +#define I2C_DIR_TX (0x0U) +#define I2C_DIR_RX (0x1U) +/** + * @} + */ + +/** + * @defgroup I2C_Addr_Config I2C Address Configurate + * @{ + */ +#define I2C_ADDR_DISABLE (0U) +#define I2C_ADDR_7BIT (I2C_SLR0_SLADDR0EN) +#define I2C_ADDR_10BIT (I2C_SLR0_ADDRMOD0 | I2C_SLR0_SLADDR0EN) +/** + * @} + */ + +/** + * @defgroup I2C_Clock_Division I2C Clock Division + * @{ + */ +#define I2C_CLK_DIV1 (0UL) /*!< I2c source clock/1 */ +#define I2C_CLK_DIV2 (1UL) /*!< I2c source clock/2 */ +#define I2C_CLK_DIV4 (2UL) /*!< I2c source clock/4 */ +#define I2C_CLK_DIV8 (3UL) /*!< I2c source clock/8 */ +#define I2C_CLK_DIV16 (4UL) /*!< I2c source clock/16 */ +#define I2C_CLK_DIV32 (5UL) /*!< I2c source clock/32 */ +#define I2C_CLK_DIV64 (6UL) /*!< I2c source clock/64 */ +#define I2C_CLK_DIV128 (7UL) /*!< I2c source clock/128 */ +/** + * @} + */ + +/** + * @defgroup I2C_Address_Num I2C Address Number + * @{ + */ +#define I2C_ADDR0 (0UL) +#define I2C_ADDR1 (1UL) +/** + * @} + */ + +/** + * @defgroup I2C_Ack_Config I2C ACK Configurate + * @{ + */ +#define I2C_ACK (0UL) /*!< Send ACK after date receive */ +#define I2C_NACK (I2C_CR1_ACK) /*!< Send NACK after date received */ +/** + * @} + */ + +/** + * @defgroup I2C_Smbus_Match_Config I2C SMBUS Address Match Configurate + * @{ + */ +#define I2C_SMBUS_MATCH_ALARM (I2C_CR1_SMBALRTEN) +#define I2C_SMBUS_MATCH_DEFAULT (I2C_CR1_SMBDEFAULTEN) +#define I2C_SMBUS_MATCH_HOST (I2C_CR1_SMBHOSTEN) +#define I2C_SMBUS_MATCH_ALL (I2C_CR1_SMBALRTEN | I2C_CR1_SMBDEFAULTEN | I2C_CR1_SMBHOSTEN) +/** + * @} + */ + +/** + * @defgroup I2C_Digital_Filter_Clock I2C Digital Filter Clock + * @{ + */ +#define I2C_DIG_FILTER_CLK_DIV1 (0UL << I2C_FLTR_DNF_POS) /*!< I2C Clock/1 */ +#define I2C_DIG_FILTER_CLK_DIV2 (1UL << I2C_FLTR_DNF_POS) /*!< I2C Clock/2 */ +#define I2C_DIG_FILTER_CLK_DIV3 (2UL << I2C_FLTR_DNF_POS) /*!< I2C Clock/3 */ +#define I2C_DIG_FILTER_CLK_DIV4 (3UL << I2C_FLTR_DNF_POS) /*!< I2C Clock/4 */ +/** + * @} + */ + +/** + * @defgroup I2C_Flag I2C Flag + * @{ + */ +#define I2C_FLAG_START (I2C_SR_STARTF) /*!< Start condition detected */ +#define I2C_FLAG_MATCH_ADDR0 (I2C_SR_SLADDR0F) /*!< Address 0 detected */ +#define I2C_FLAG_MATCH_ADDR1 (I2C_SR_SLADDR1F) /*!< Address 1 detected */ +#define I2C_FLAG_TX_CPLT (I2C_SR_TENDF) /*!< Transfer end */ +#define I2C_FLAG_STOP (I2C_SR_STOPF) /*!< Stop condition detected */ +#define I2C_FLAG_RX_FULL (I2C_SR_RFULLF) /*!< Receive buffer full */ +#define I2C_FLAG_TX_EMPTY (I2C_SR_TEMPTYF) /*!< Transfer buffer empty */ +#define I2C_FLAG_ARBITRATE_FAIL (I2C_SR_ARLOF) /*!< Arbitration fails */ +#define I2C_FLAG_ACKR (I2C_SR_ACKRF) /*!< ACK status */ +#define I2C_FLAG_NACKF (I2C_SR_NACKF) /*!< NACK detected */ +#define I2C_FLAG_TMOUTF (I2C_SR_TMOUTF) /*!< Time out detected */ +#define I2C_FLAG_MASTER (I2C_SR_MSL) /*!< Master mode flag */ +#define I2C_FLAG_BUSY (I2C_SR_BUSY) /*!< Bus busy status */ +#define I2C_FLAG_TRA (I2C_SR_TRA) /*!< Transfer mode flag */ +#define I2C_FLAG_GENERAL_CALL (I2C_SR_GENCALLF) /*!< General call detected */ +#define I2C_FLAG_SMBUS_DEFAULT_MATCH (I2C_SR_SMBDEFAULTF) /*!< SMBUS default address detected */ +#define I2C_FLAG_SMBUS_HOST_MATCH (I2C_SR_SMBHOSTF) /*!< SMBUS host address detected */ +#define I2C_FLAG_SMBUS_ALARM_MATCH (I2C_SR_SMBALRTF) /*!< SMBUS alarm address detected */ + +#define I2C_FLAG_CLR_ALL (I2C_FLAG_START | I2C_FLAG_MATCH_ADDR0 | I2C_FLAG_MATCH_ADDR1 \ + | I2C_FLAG_TX_CPLT | I2C_FLAG_STOP | I2C_FLAG_RX_FULL | I2C_FLAG_TX_EMPTY \ + | I2C_FLAG_ARBITRATE_FAIL | I2C_FLAG_NACKF | I2C_FLAG_TMOUTF \ + | I2C_FLAG_GENERAL_CALL | I2C_FLAG_SMBUS_DEFAULT_MATCH \ + | I2C_FLAG_SMBUS_HOST_MATCH | I2C_FLAG_SMBUS_ALARM_MATCH) +#define I2C_FLAG_ALL (I2C_FLAG_START | I2C_FLAG_MATCH_ADDR0 | I2C_FLAG_MATCH_ADDR1 | I2C_FLAG_TX_CPLT \ + | I2C_FLAG_STOP | I2C_FLAG_RX_FULL | I2C_FLAG_TX_EMPTY | I2C_FLAG_ARBITRATE_FAIL\ + | I2C_FLAG_ACKR | I2C_FLAG_NACKF | I2C_FLAG_TMOUTF | I2C_FLAG_MASTER \ + | I2C_FLAG_BUSY | I2C_FLAG_TRA | I2C_FLAG_GENERAL_CALL \ + | I2C_FLAG_SMBUS_DEFAULT_MATCH | I2C_FLAG_SMBUS_HOST_MATCH \ + | I2C_FLAG_SMBUS_ALARM_MATCH) +/** + * @} + */ + +/** + * @defgroup I2C_Int_Flag I2C Interrupt Flag Bits + * @{ + */ +#define I2C_INT_START (I2C_CR2_STARTIE) +#define I2C_INT_MATCH_ADDR0 (I2C_CR2_SLADDR0IE) +#define I2C_INT_MATCH_ADDR1 (I2C_CR2_SLADDR1IE) +#define I2C_INT_TX_CPLT (I2C_CR2_TENDIE) +#define I2C_INT_STOP (I2C_CR2_STOPIE) +#define I2C_INT_RX_FULL (I2C_CR2_RFULLIE) +#define I2C_INT_TX_EMPTY (I2C_CR2_TEMPTYIE) +#define I2C_INT_ARBITRATE_FAIL (I2C_CR2_ARLOIE) +#define I2C_INT_NACK (I2C_CR2_NACKIE) +#define I2C_INT_TMOUTIE (I2C_CR2_TMOUTIE) +#define I2C_INT_GENERAL_CALL (I2C_CR2_GENCALLIE) +#define I2C_INT_SMBUS_DEFAULT_MATCH (I2C_CR2_SMBDEFAULTIE) +#define I2C_INT_SMBUS_HOST_MATCH (I2C_CR2_SMBHOSTIE) +#define I2C_INT_SMBUS_ALARM_MATCH (I2C_CR2_SMBALRTIE) + +#define I2C_INT_ALL (I2C_INT_START | I2C_INT_MATCH_ADDR0 | I2C_INT_MATCH_ADDR1 | I2C_INT_TX_CPLT \ + | I2C_INT_STOP | I2C_INT_RX_FULL | I2C_INT_TX_EMPTY | I2C_INT_ARBITRATE_FAIL \ + | I2C_INT_NACK | I2C_INT_TMOUTIE | I2C_INT_GENERAL_CALL \ + | I2C_INT_SMBUS_DEFAULT_MATCH | I2C_INT_SMBUS_HOST_MATCH \ + | I2C_INT_SMBUS_ALARM_MATCH) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup I2C_Global_Functions + * @{ + */ + +/* Initialization and Configuration **********************************/ +int32_t I2C_StructInit(stc_i2c_init_t *pstcI2cInit); +int32_t I2C_BaudrateConfig(CM_I2C_TypeDef *I2Cx, const stc_i2c_init_t *pstcI2cInit, float32_t *pf32Error); +void I2C_DeInit(CM_I2C_TypeDef *I2Cx); +int32_t I2C_Init(CM_I2C_TypeDef *I2Cx, const stc_i2c_init_t *pstcI2cInit, float32_t *pf32Error); +void I2C_SlaveAddrConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32AddrNum, uint32_t u32AddrMode, uint32_t u32Addr); +void I2C_Cmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_FastAckCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_BusWaitCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); + +void I2C_SmbusConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32SmbusConfig, en_functional_state_t enNewState); +void I2C_SmbusCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); + +void I2C_DigitalFilterConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32FilterClock); +void I2C_DigitalFilterCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); + +void I2C_AnalogFilterCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); + +void I2C_GeneralCallCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_SWResetCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_IntCmd(CM_I2C_TypeDef *I2Cx, uint32_t u32IntType, en_functional_state_t enNewState); + +/* Start/Restart/Stop ************************************************/ +void I2C_GenerateStart(CM_I2C_TypeDef *I2Cx); +void I2C_GenerateRestart(CM_I2C_TypeDef *I2Cx); +void I2C_GenerateStop(CM_I2C_TypeDef *I2Cx); + +/* Status management *************************************************/ +en_flag_status_t I2C_GetStatus(const CM_I2C_TypeDef *I2Cx, uint32_t u32Flag); +void I2C_ClearStatus(CM_I2C_TypeDef *I2Cx, uint32_t u32Flag); + +/* Data transfer ************************************ ***************/ +void I2C_WriteData(CM_I2C_TypeDef *I2Cx, uint8_t u8Data); +uint8_t I2C_ReadData(const CM_I2C_TypeDef *I2Cx); +void I2C_AckConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32AckConfig); + +/* Time out function *************************************************/ +void I2C_SCLHighTimeoutConfig(CM_I2C_TypeDef *I2Cx, uint16_t u16TimeoutH); +void I2C_SCLLowTimeoutConfig(CM_I2C_TypeDef *I2Cx, uint16_t u16TimeoutL); +void I2C_SCLHighTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_SCLLowTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); +void I2C_SCLTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState); + +/* High level functions for reference ********************************/ +int32_t I2C_Start(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout); +int32_t I2C_Restart(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout); +int32_t I2C_TransAddr(CM_I2C_TypeDef *I2Cx, uint16_t u16Addr, uint8_t u8Dir, uint32_t u32Timeout); +int32_t I2C_Trans10BitAddr(CM_I2C_TypeDef *I2Cx, uint16_t u16Addr, uint8_t u8Dir, uint32_t u32Timeout); +int32_t I2C_TransData(CM_I2C_TypeDef *I2Cx, uint8_t const au8TxData[], uint32_t u32Size, uint32_t u32Timeout); +int32_t I2C_ReceiveData(CM_I2C_TypeDef *I2Cx, uint8_t au8RxData[], uint32_t u32Size, uint32_t u32Timeout); +int32_t I2C_MasterReceiveDataAndStop(CM_I2C_TypeDef *I2Cx, uint8_t au8RxData[], uint32_t u32Size, uint32_t u32Timeout); +int32_t I2C_Stop(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout); +int32_t I2C_WaitStatus(const CM_I2C_TypeDef *I2Cx, uint32_t u32Flag, en_flag_status_t enStatus, uint32_t u32Timeout); + +/** + * @} + */ + +#endif /* LL_I2C_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_I2C_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2s.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2s.h new file mode 100644 index 00000000..fa4eca27 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_i2s.h @@ -0,0 +1,347 @@ +/** + ******************************************************************************* + * @file hc32_ll_i2s.h + * @brief This file contains all the functions prototypes of the I2S driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_I2S_H__ +#define __HC32_LL_I2S_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_I2S + * @{ + */ + +#if (LL_I2S_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup I2S_Global_Types I2S Global Types + * @{ + */ + +/** + * @brief I2S Init structure definition + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Specifies the clock source of I2S. + This parameter can be a value of @ref I2S_Clock_Source */ + uint32_t u32Mode; /*!< Specifies the master/slave mode of I2S. + This parameter can be a value of @ref I2S_Mode */ + uint32_t u32Protocol; /*!< Specifies the communication protocol of I2S. + This parameter can be a value of @ref I2S_Protocol */ + uint32_t u32TransMode; /*!< Specifies the transmission mode for the I2S communication. + This parameter can be a value of @ref I2S_Trans_Mode */ + uint32_t u32AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_Audio_Frequency */ + uint32_t u32ChWidth; /*!< Specifies the channel length for the I2S communication. + This parameter can be a value of @ref I2S_Channel_Length */ + uint32_t u32DataWidth; /*!< Specifies the data length for the I2S communication. + This parameter can be a value of @ref I2S_Data_Length */ + uint32_t u32MCKOutput; /*!< Specifies the validity of the MCK output for I2S. + This parameter can be a value of @ref I2S_MCK_Output */ + uint32_t u32TransFIFOLevel; /*!< Specifies the level of transfer FIFO. + This parameter can be a value of @ref I2S_Trans_Level */ + uint32_t u32ReceiveFIFOLevel; /*!< Specifies the level of receive FIFO. + This parameter can be a value of @ref I2S_Receive_Level */ +} stc_i2s_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup I2S_Global_Macros I2S Global Macros + * @{ + */ + +/** + * @defgroup I2S_External_Clock_Frequency I2S External Clock Frequency + * @{ + */ +#ifndef I2S_EXT_CLK_FREQ +#define I2S_EXT_CLK_FREQ (12288000UL) /*!< Value of the external oscillator */ +#endif /* I2S_EXT_CLK_FREQ */ +/** + * @} + */ + +/** + * @defgroup I2S_Clock_Source I2S Clock Source + * @{ + */ +#define I2S_CLK_SRC_PLL (I2S_CTRL_I2SPLLSEL) /*!< Internal PLL Clock */ +#define I2S_CLK_SRC_EXT (I2S_CTRL_CLKSEL) /*!< External Clock */ +/** + * @} + */ + +/** + * @defgroup I2S_Mode I2S Mode + * @{ + */ +#define I2S_MD_MASTER (0UL) /*!< Master mode */ +#define I2S_MD_SLAVE (I2S_CTRL_WMS) /*!< Slave mode */ +/** + * @} + */ + +/** + * @defgroup I2S_Protocol I2S Communication Protocol + * @{ + */ +#define I2S_PROTOCOL_PHILLIPS (0UL) /*!< Phillips protocol */ +#define I2S_PROTOCOL_MSB (I2S_CFGR_I2SSTD_0) /*!< MSB justified protocol */ +#define I2S_PROTOCOL_LSB (I2S_CFGR_I2SSTD_1) /*!< LSB justified protocol */ +#define I2S_PROTOCOL_PCM_SHORT (I2S_CFGR_I2SSTD) /*!< PCM short-frame protocol */ +#define I2S_PROTOCOL_PCM_LONG (I2S_CFGR_I2SSTD | I2S_CFGR_PCMSYNC) /*!< PCM long-frame protocol */ +/** + * @} + */ + +/** + * @defgroup I2S_Trans_Mode I2S Transfer Mode + * @{ + */ +#define I2S_TRANS_MD_HALF_DUPLEX_RX (0UL) /*!< Receive only and half duplex mode */ +#define I2S_TRANS_MD_HALF_DUPLEX_TX (I2S_CTRL_SDOE) /*!< Send only and half duplex mode */ +#define I2S_TRANS_MD_FULL_DUPLEX (I2S_CTRL_DUPLEX | I2S_CTRL_SDOE) /*!< Full duplex mode */ +/** + * @} + */ + +/** + * @defgroup I2S_Audio_Frequency I2S Audio Frequency + * @{ + */ +#define I2S_AUDIO_FREQ_192K (192000UL) /*!< FS = 192000Hz */ +#define I2S_AUDIO_FREQ_96K (96000UL) /*!< FS = 96000Hz */ +#define I2S_AUDIO_FREQ_48K (48000UL) /*!< FS = 48000Hz */ +#define I2S_AUDIO_FREQ_44K (44100UL) /*!< FS = 44100Hz */ +#define I2S_AUDIO_FREQ_32K (32000UL) /*!< FS = 32000Hz */ +#define I2S_AUDIO_FREQ_22K (22050UL) /*!< FS = 22050Hz */ +#define I2S_AUDIO_FREQ_16K (16000UL) /*!< FS = 16000Hz */ +#define I2S_AUDIO_FREQ_8K (8000UL) /*!< FS = 8000Hz */ +#define I2S_AUDIO_FREQ_DEFAULT (2UL) +/** + * @} + */ + +/** + * @defgroup I2S_Channel_Length I2S Channel Length + * @{ + */ +#define I2S_CH_LEN_16BIT (0UL) /*!< Channel length is 16bits */ +#define I2S_CH_LEN_32BIT (I2S_CFGR_CHLEN) /*!< Channel length is 32bits */ +/** + * @} + */ + +/** + * @defgroup I2S_Data_Length I2S Data Length + * @{ + */ +#define I2S_DATA_LEN_16BIT (0UL) /*!< Transfer data length is 16bits */ +#define I2S_DATA_LEN_24BIT (I2S_CFGR_DATLEN_0) /*!< Transfer data length is 24bits */ +#define I2S_DATA_LEN_32BIT (I2S_CFGR_DATLEN_1) /*!< Transfer data length is 32bits */ +/** + * @} + */ + +/** + * @defgroup I2S_MCK_Output I2S MCK Output + * @{ + */ +#define I2S_MCK_OUTPUT_DISABLE (0UL) /*!< Disable the drive clock(MCK) output */ +#define I2S_MCK_OUTPUT_ENABLE (I2S_CTRL_MCKOE) /*!< Enable the drive clock(MCK) output */ +/** + * @} + */ + +/** + * @defgroup I2S_Trans_Level I2S Transfer Level + * @{ + */ +#define I2S_TRANS_LVL0 (0x00UL << I2S_CTRL_TXBIRQWL_POS) /*!< Transfer FIFO level is 0 */ +#define I2S_TRANS_LVL1 (0x01UL << I2S_CTRL_TXBIRQWL_POS) /*!< Transfer FIFO level is 1 */ +#define I2S_TRANS_LVL2 (0x02UL << I2S_CTRL_TXBIRQWL_POS) /*!< Transfer FIFO level is 2 */ + +#define I2S_TRANS_LVL3 (0x03UL << I2S_CTRL_TXBIRQWL_POS) /*!< Transfer FIFO level is 3 */ +#define I2S_TRANS_LVL4 (0x04UL << I2S_CTRL_TXBIRQWL_POS) /*!< Transfer FIFO level is 4 */ +/** + * @} + */ + +/** + * @defgroup I2S_Receive_Level I2S Receive Level + * @{ + */ +#define I2S_RECEIVE_LVL0 (0x00UL << I2S_CTRL_RXBIRQWL_POS) /*!< Receive FIFO level is 0 */ +#define I2S_RECEIVE_LVL1 (0x01UL << I2S_CTRL_RXBIRQWL_POS) /*!< Receive FIFO level is 1 */ +#define I2S_RECEIVE_LVL2 (0x02UL << I2S_CTRL_RXBIRQWL_POS) /*!< Receive FIFO level is 2 */ + +#define I2S_RECEIVE_LVL3 (0x03UL << I2S_CTRL_RXBIRQWL_POS) /*!< Receive FIFO level is 3 */ +#define I2S_RECEIVE_LVL4 (0x04UL << I2S_CTRL_RXBIRQWL_POS) /*!< Receive FIFO level is 4 */ +/** + * @} + */ + +/** + * @defgroup I2S_Com_Func I2S Communication Function + * @{ + */ +#define I2S_FUNC_TX (I2S_CTRL_TXE) /*!< Transfer function */ +#define I2S_FUNC_RX (I2S_CTRL_RXE) /*!< Receive function */ +#define I2S_FUNC_ALL (I2S_FUNC_TX | I2S_FUNC_RX) +/** + * @} + */ + +/** + * @defgroup I2S_Reset_Type I2S Reset Type + * @{ + */ +#define I2S_RST_TYPE_CODEC (I2S_CTRL_CODECRC) /*!< Reset codec of I2S */ +#define I2S_RST_TYPE_FIFO (I2S_CTRL_FIFOR) /*!< Reset FIFO of I2S */ + +#define I2S_RST_TYPE_SW (I2S_CTRL_SRST) /*!< I2S software reset */ +#define I2S_RST_TYPE_ALL (I2S_RST_TYPE_CODEC | I2S_RST_TYPE_FIFO | I2S_RST_TYPE_SW) +/** + * @} + */ + +/** + * @defgroup I2S_Interrupt I2S Interrupt + * @{ + */ +#define I2S_INT_TX (I2S_CTRL_TXIE) /*!< Transfer interrupt */ +#define I2S_INT_RX (I2S_CTRL_RXIE) /*!< Receive interrupt */ +#define I2S_INT_ERR (I2S_CTRL_EIE) /*!< Communication error interrupt */ +#define I2S_INT_ALL (I2S_INT_TX | I2S_INT_RX | I2S_INT_ERR) +/** + * @} + */ + +/** + * @defgroup I2S_Flag I2S Flag + * @{ + */ +#define I2S_FLAG_TX_ALARM (I2S_SR_TXBA) /*!< Transfer buffer alarm flag */ +#define I2S_FLAG_RX_ALARM (I2S_SR_RXBA) /*!< Receive buffer alarm flag */ +#define I2S_FLAG_TX_EMPTY (I2S_SR_TXBE) /*!< Transfer buffer empty flag */ +#define I2S_FLAG_TX_FULL (I2S_SR_TXBF) /*!< Transfer buffer full flag */ +#define I2S_FLAG_RX_EMPTY (I2S_SR_RXBE) /*!< Receive buffer empty flag */ +#define I2S_FLAG_RX_FULL (I2S_SR_RXBF) /*!< Receive buffer full flag */ +#define I2S_FLAG_TX_ERR (I2S_ER_TXERR << 16U) /*!< Transfer overflow or underflow flag */ +#define I2S_FLAG_RX_ERR (I2S_ER_RXERR << 16U) /*!< Receive overflow flag */ +#define I2S_FLAG_ALL (I2S_FLAG_TX_ALARM | I2S_FLAG_RX_ALARM | I2S_FLAG_TX_EMPTY | \ + I2S_FLAG_TX_FULL | I2S_FLAG_RX_EMPTY | I2S_FLAG_RX_FULL | \ + I2S_FLAG_TX_ERR | I2S_FLAG_RX_ERR) +#define I2S_FLAG_CLR_ALL (I2S_FLAG_TX_ERR | I2S_FLAG_RX_ERR) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup I2S_Global_Functions + * @{ + */ + +/* Initialization and configuration functions */ +void I2S_DeInit(CM_I2S_TypeDef *I2Sx); +int32_t I2S_Init(CM_I2S_TypeDef *I2Sx, const stc_i2s_init_t *pstcI2sInit); +int32_t I2S_StructInit(stc_i2s_init_t *pstcI2sInit); +void I2S_SWReset(CM_I2S_TypeDef *I2Sx, uint32_t u32Type); +void I2S_SetTransMode(CM_I2S_TypeDef *I2Sx, uint32_t u32Mode); +void I2S_SetTransFIFOLevel(CM_I2S_TypeDef *I2Sx, uint32_t u32Level); +void I2S_SetReceiveFIFOLevel(CM_I2S_TypeDef *I2Sx, uint32_t u32Level); +void I2S_SetProtocol(CM_I2S_TypeDef *I2Sx, uint32_t u32Protocol); +int32_t I2S_SetAudioFreq(CM_I2S_TypeDef *I2Sx, uint32_t u32Freq); +void I2S_MCKOutputCmd(CM_I2S_TypeDef *I2Sx, en_functional_state_t enNewState); +void I2S_FuncCmd(CM_I2S_TypeDef *I2Sx, uint32_t u32Func, en_functional_state_t enNewState); + +/* Transfer and receive data functions */ +void I2S_WriteData(CM_I2S_TypeDef *I2Sx, uint32_t u32Data); +uint32_t I2S_ReadData(const CM_I2S_TypeDef *I2Sx); +int32_t I2S_Trans(CM_I2S_TypeDef *I2Sx, const void *pvTxBuf, uint32_t u32Len, uint32_t u32Timeout); +int32_t I2S_Receive(const CM_I2S_TypeDef *I2Sx, void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout); +int32_t I2S_TransReceive(CM_I2S_TypeDef *I2Sx, const void *pvTxBuf, + void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout); + +/* Interrupt and flag management functions */ +void I2S_IntCmd(CM_I2S_TypeDef *I2Sx, uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t I2S_GetStatus(const CM_I2S_TypeDef *I2Sx, uint32_t u32Flag); +void I2S_ClearStatus(CM_I2S_TypeDef *I2Sx, uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_I2S_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_I2S_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_icg.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_icg.h new file mode 100644 index 00000000..0cee1693 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_icg.h @@ -0,0 +1,465 @@ +/** + ******************************************************************************* + * @file hc32_ll_icg.h + * @brief This file contains all the Macro Definitions of the ICG driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_ICG_H__ +#define __HC32_LL_ICG_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_ICG + * @{ + */ + +#if (LL_ICG_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ICG_Global_Macros ICG Global Macros + * @{ + */ + +/** + * @defgroup ICG_SWDT_Reset_State ICG SWDT Reset State + * @{ + */ +#define ICG_SWDT_RST_START (0UL) /*!< SWDT auto start after reset */ +#define ICG_SWDT_RST_STOP (ICG_ICG0_SWDTAUTS) /*!< SWDT stop after reset */ +/** + * @} + */ + +/** + * @defgroup ICG_SWDT_Exception_Type ICG SWDT Exception Type + * @{ + */ +#define ICG_SWDT_EXP_TYPE_INT (0UL) /*!< SWDT trigger interrupt */ +#define ICG_SWDT_EXP_TYPE_RST (ICG_ICG0_SWDTITS) /*!< SWDT trigger reset */ +/** + * @} + */ + +/** + * @defgroup ICG_SWDT_Count_Period ICG SWDT Count Period + * @{ + */ +#define ICG_SWDT_CNT_PERIOD256 (0UL) /*!< 256 clock cycle */ +#define ICG_SWDT_CNT_PERIOD4096 (ICG_ICG0_SWDTPERI_0) /*!< 4096 clock cycle */ +#define ICG_SWDT_CNT_PERIOD16384 (ICG_ICG0_SWDTPERI_1) /*!< 16384 clock cycle */ +#define ICG_SWDT_CNT_PERIOD65536 (ICG_ICG0_SWDTPERI) /*!< 65536 clock cycle */ +/** + * @} + */ + +/** + * @defgroup ICG_SWDT_Clock_Division ICG SWDT Clock Division + * @{ + */ +#define ICG_SWDT_CLK_DIV1 (0UL) /*!< CLK */ +#define ICG_SWDT_CLK_DIV16 (0x04UL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/16 */ +#define ICG_SWDT_CLK_DIV32 (0x05UL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/32 */ +#define ICG_SWDT_CLK_DIV64 (0x06UL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/64 */ +#define ICG_SWDT_CLK_DIV128 (0x07UL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/128 */ +#define ICG_SWDT_CLK_DIV256 (0x08UL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/256 */ +#define ICG_SWDT_CLK_DIV2048 (0x0BUL << ICG_ICG0_SWDTCKS_POS) /*!< CLK/2048 */ +/** + * @} + */ + +/** + * @defgroup ICG_SWDT_Refresh_Range ICG SWDT Refresh Range + * @{ + */ +#define ICG_SWDT_RANGE_0TO25PCT (0x01UL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~25% */ +#define ICG_SWDT_RANGE_25TO50PCT (0x02UL << ICG_ICG0_SWDTWDPT_POS) /*!< 25%~50% */ +#define ICG_SWDT_RANGE_0TO50PCT (0x03UL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~50% */ +#define ICG_SWDT_RANGE_50TO75PCT (0x04UL << ICG_ICG0_SWDTWDPT_POS) /*!< 50%~75% */ +#define ICG_SWDT_RANGE_0TO25PCT_50TO75PCT (0x05UL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~25% & 50%~75% */ +#define ICG_SWDT_RANGE_25TO75PCT (0x06UL << ICG_ICG0_SWDTWDPT_POS) /*!< 25%~75% */ +#define ICG_SWDT_RANGE_0TO75PCT (0x07UL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~75% */ +#define ICG_SWDT_RANGE_75TO100PCT (0x08UL << ICG_ICG0_SWDTWDPT_POS) /*!< 75%~100% */ +#define ICG_SWDT_RANGE_0TO25PCT_75TO100PCT (0x09UL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~25% & 75%~100% */ +#define ICG_SWDT_RANGE_25TO50PCT_75TO100PCT (0x0AUL << ICG_ICG0_SWDTWDPT_POS) /*!< 25%~50% & 75%~100% */ +#define ICG_SWDT_RANGE_0TO50PCT_75TO100PCT (0x0BUL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~50% & 75%~100% */ +#define ICG_SWDT_RANGE_50TO100PCT (0x0CUL << ICG_ICG0_SWDTWDPT_POS) /*!< 50%~100% */ +#define ICG_SWDT_RANGE_0TO25PCT_50TO100PCT (0x0DUL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~25% & 50%~100% */ +#define ICG_SWDT_RANGE_25TO100PCT (0x0EUL << ICG_ICG0_SWDTWDPT_POS) /*!< 25%~100% */ +#define ICG_SWDT_RANGE_0TO100PCT (0x0FUL << ICG_ICG0_SWDTWDPT_POS) /*!< 0%~100% */ +/** + * @} + */ + +/** + * @defgroup ICG_SWDT_LPM_Count ICG SWDT Low Power Mode Count + * @brief Counting control of SWDT in sleep/stop mode + * @{ + */ +#define ICG_SWDT_LPM_CNT_CONTINUE (0UL) /*!< Continue counting in sleep/stop mode */ +#define ICG_SWDT_LPM_CNT_STOP (ICG_ICG0_SWDTSLPOFF) /*!< Stop counting in sleep/stop mode */ +/** + * @} + */ + +/* WDT function */ +/** + * @defgroup ICG_WDT_Reset_State ICG WDT Reset State + * @{ + */ +#define ICG_WDT_RST_START (0UL) /*!< WDT auto start after reset */ +#define ICG_WDT_RST_STOP (ICG_ICG0_WDTAUTS) /*!< WDT stop after reset */ +/** + * @} + */ + +/** + * @defgroup ICG_WDT_Exception_Type ICG WDT Exception Type + * @{ + */ +#define ICG_WDT_EXP_TYPE_INT (0UL) /*!< WDT trigger interrupt */ +#define ICG_WDT_EXP_TYPE_RST (ICG_ICG0_WDTITS) /*!< WDT trigger reset */ +/** + * @} + */ + +/** + * @defgroup ICG_WDT_Count_Period ICG WDT Count Period + * @{ + */ +#define REDEF_ICG_WDTPERI_POS ICG_ICG0_WDTPERI_POS + +#define ICG_WDT_CNT_PERIOD256 (0UL) /*!< 256 clock cycle */ +#define ICG_WDT_CNT_PERIOD4096 (0x01UL << REDEF_ICG_WDTPERI_POS) /*!< 4096 clock cycle */ +#define ICG_WDT_CNT_PERIOD16384 (0x02UL << REDEF_ICG_WDTPERI_POS) /*!< 16384 clock cycle */ +#define ICG_WDT_CNT_PERIOD65536 (0x03UL << REDEF_ICG_WDTPERI_POS) /*!< 65536 clock cycle */ +/** + * @} + */ + +/** + * @defgroup ICG_WDT_Clock_Division ICG WDT Clock Division + * @{ + */ +#define REDEF_ICG_WDTCKS_POS ICG_ICG0_WDTCKS_POS + +#define ICG_WDT_CLK_DIV4 (0x02UL << REDEF_ICG_WDTCKS_POS) /*!< CLK/4 */ +#define ICG_WDT_CLK_DIV64 (0x06UL << REDEF_ICG_WDTCKS_POS) /*!< CLK/64 */ +#define ICG_WDT_CLK_DIV128 (0x07UL << REDEF_ICG_WDTCKS_POS) /*!< CLK/128 */ +#define ICG_WDT_CLK_DIV256 (0x08UL << REDEF_ICG_WDTCKS_POS) /*!< CLK/256 */ +#define ICG_WDT_CLK_DIV512 (0x09UL << REDEF_ICG_WDTCKS_POS) /*!< CLK/512 */ +#define ICG_WDT_CLK_DIV1024 (0x0AUL << REDEF_ICG_WDTCKS_POS) /*!< CLK/1024 */ +#define ICG_WDT_CLK_DIV2048 (0x0BUL << REDEF_ICG_WDTCKS_POS) /*!< CLK/2048 */ +#define ICG_WDT_CLK_DIV8192 (0x0DUL << REDEF_ICG_WDTCKS_POS) /*!< CLK/8192 */ +/** + * @} + */ + +/** + * @defgroup ICG_WDT_Refresh_Range ICG WDT Refresh Range + * @{ + */ +#define REDEF_ICG_WDTWDPT_POS ICG_ICG0_WDTWDPT_POS + +#define ICG_WDT_RANGE_0TO25PCT (0x01UL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~25% */ +#define ICG_WDT_RANGE_25TO50PCT (0x02UL << REDEF_ICG_WDTWDPT_POS) /*!< 25%~50% */ +#define ICG_WDT_RANGE_0TO50PCT (0x03UL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~50% */ +#define ICG_WDT_RANGE_50TO75PCT (0x04UL << REDEF_ICG_WDTWDPT_POS) /*!< 50%~75% */ +#define ICG_WDT_RANGE_0TO25PCT_50TO75PCT (0x05UL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~25% & 50%~75% */ +#define ICG_WDT_RANGE_25TO75PCT (0x06UL << REDEF_ICG_WDTWDPT_POS) /*!< 25%~75% */ +#define ICG_WDT_RANGE_0TO75PCT (0x07UL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~75% */ +#define ICG_WDT_RANGE_75TO100PCT (0x08UL << REDEF_ICG_WDTWDPT_POS) /*!< 75%~100% */ +#define ICG_WDT_RANGE_0TO25PCT_75TO100PCT (0x09UL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~25% & 75%~100% */ +#define ICG_WDT_RANGE_25TO50PCT_75TO100PCT (0x0AUL << REDEF_ICG_WDTWDPT_POS) /*!< 25%~50% & 75%~100% */ +#define ICG_WDT_RANGE_0TO50PCT_75TO100PCT (0x0BUL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~50% & 75%~100% */ +#define ICG_WDT_RANGE_50TO100PCT (0x0CUL << REDEF_ICG_WDTWDPT_POS) /*!< 50%~100% */ +#define ICG_WDT_RANGE_0TO25PCT_50TO100PCT (0x0DUL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~25% & 50%~100% */ +#define ICG_WDT_RANGE_25TO100PCT (0x0EUL << REDEF_ICG_WDTWDPT_POS) /*!< 25%~100% */ +#define ICG_WDT_RANGE_0TO100PCT (0x0FUL << REDEF_ICG_WDTWDPT_POS) /*!< 0%~100% */ +/** + * @} + */ + +/** + * @defgroup ICG_WDT_LPM_Count ICG WDT Low Power Mode Count + * @brief Counting control of WDT in sleep mode + * @{ + */ +#define ICG_WDT_LPM_CNT_CONTINUE (0UL) /*!< Continue counting in sleep mode */ +#define ICG_WDT_LPM_CNT_STOP (ICG_ICG0_WDTSLPOFF) /*!< Stop counting in sleep mode */ +/** + * @} + */ + +/* NMI Pin function */ + +/* BOR function */ +/** + * @defgroup ICG_BOR_Voltage_Threshold ICG BOR Voltage Threshold + * @{ + */ +#define ICG_BOR_VOL_THRESHOLD_LVL0 (0UL) /*!< BOR voltage threshold 1.9V */ +#define ICG_BOR_VOL_THRESHOLD_LVL1 (ICG_ICG1_BOR_LEV_0) /*!< BOR voltage threshold 2.0V */ +#define ICG_BOR_VOL_THRESHOLD_LVL2 (ICG_ICG1_BOR_LEV_1) /*!< BOR voltage threshold 2.1V */ +#define ICG_BOR_VOL_THRESHOLD_LVL3 (ICG_ICG1_BOR_LEV) /*!< BOR voltage threshold 2.3V */ +/** + * @} + */ + +/** + * @defgroup ICG_BOR_Reset_State ICG BOR Reset State + * @{ + */ +#define ICG_BOR_RST_ENABLE (0UL) /*!< Enable BOR voltage detection after reset */ +#define ICG_BOR_RST_DISABLE (ICG_ICG1_BORDIS) /*!< Disable BOR voltage detection after reset */ +/** + * @} + */ + +/** + * @defgroup ICG_HRC_Frequency_Select ICG HRC Frequency Select + * @{ + */ + +#define ICG_HRC_20M (0UL) /*!< HRC = 20MHZ */ +#define ICG_HRC_16M (ICG_ICG1_HRCFREQSEL) /*!< HRC = 16MHZ */ +/** + * @} + */ + +/** + * @defgroup ICG_HRC_Reset_State ICG HRC Reset State + * @{ + */ +#define ICG_HRC_RST_OSCILLATION (0UL) /*!< HRC Oscillation after reset */ +#define ICG_HRC_RST_STOP (ICG_ICG1_HRCSTOP) /*!< HRC stop after reset */ +/** + * @} + */ + +/* LVD function */ + +/* Core lockup function */ + +/* Flash function */ +/** + * @defgroup ICG_FLASH_Bank_Reset_State ICG FLASH Bank Reset State + * @{ + */ +#define ICG_FLASH_BANK_1 (0xFFFFFFFFUL) /*!< After reset, 1MBytes flash are provided by bank0 */ +#define ICG_FLASH_BANK_12 (0x004B4B4BUL) /*!< After reset, 1MBytes flash are provided by bank0 and bank1 with 512Bytes each */ +/** + * @} + */ + +/** + * @defgroup ICG_FLASH_Protect_Reset_State ICG FLASH Protect Reset State + * @brief Enable or disable D-BUS read protection for addresses 0x00000000 - 0x0001FFFF + * @{ + */ +#define ICG_FLASH_PROTECT_RST_DISABLE (0xFFFFFFFFUL) /*!< Disable D-BUS read protection after reset */ +#define ICG_FLASH_PROTECT_RST_ENABLE (0x00004450UL) /*!< Enable D-BUS read protection after reset */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup ICG_Register_Configuration ICG Register Configuration + * @{ + */ + +/** + ******************************************************************************* + * @defgroup ICG_SWDT_Preload_Configuration ICG SWDT Preload Configuration + * @{ + ******************************************************************************* + */ +/* SWDT register config */ +#define ICG_RB_SWDT_AUTS (ICG_SWDT_RST_STOP) +#define ICG_RB_SWDT_ITS (ICG_SWDT_EXP_TYPE_RST) +#define ICG_RB_SWDT_PERI (ICG_SWDT_CNT_PERIOD65536) +#define ICG_RB_SWDT_CKS (ICG_SWDT_CLK_DIV2048) +#define ICG_RB_SWDT_WDPT (ICG_SWDT_RANGE_0TO100PCT) +#define ICG_RB_SWDT_SLTPOFF (ICG_SWDT_LPM_CNT_STOP) + +/* SWDT register value */ +#define ICG_REG_SWDT_CONFIG (ICG_RB_SWDT_AUTS | ICG_RB_SWDT_ITS | ICG_RB_SWDT_PERI | \ + ICG_RB_SWDT_CKS | ICG_RB_SWDT_WDPT | ICG_RB_SWDT_SLTPOFF) +/** + * @} + */ + +/** + ******************************************************************************* + * @defgroup ICG_WDT_Preload_Configuration ICG WDT Preload Configuration + * @{ + ******************************************************************************* + */ +/* WDT register config */ +#define ICG_RB_WDT_AUTS (ICG_WDT_RST_STOP) +#define ICG_RB_WDT_ITS (ICG_WDT_EXP_TYPE_RST) +#define ICG_RB_WDT_PERI (ICG_WDT_CNT_PERIOD65536) +#define ICG_RB_WDT_CKS (ICG_WDT_CLK_DIV8192) +#define ICG_RB_WDT_WDPT (ICG_WDT_RANGE_0TO100PCT) +#define ICG_RB_WDT_SLTPOFF (ICG_WDT_LPM_CNT_STOP) + +/* WDT register value */ +#define ICG_REG_WDT_CONFIG (ICG_RB_WDT_AUTS | ICG_RB_WDT_ITS | ICG_RB_WDT_PERI | \ + ICG_RB_WDT_CKS | ICG_RB_WDT_WDPT | ICG_RB_WDT_SLTPOFF) +/** + * @} + */ + +/** + ******************************************************************************* + * @defgroup ICG_BOR_Preload_Configuration ICG BOR Preload Configuration + * @{ + ******************************************************************************* + */ +/* BOR register config */ +#define ICG_RB_BOR_LEV (ICG_BOR_VOL_THRESHOLD_LVL3) +#define ICG_RB_BOR_DIS (ICG_BOR_RST_DISABLE) + +/* BOR register value */ +#define ICG_REG_BOR_CONFIG (ICG_RB_BOR_LEV | ICG_RB_BOR_DIS) +/** + * @} + */ + +/** + ******************************************************************************* + * @defgroup ICG_HRC_Preload_Configuration ICG HRC Preload Configuration + * @{ + ******************************************************************************* + */ +/* HRC register config */ +#define ICG_RB_HRC_FREQSEL (ICG_HRC_16M) +#define ICG_RB_HRC_STOP (ICG_HRC_RST_STOP) + +/* HRC register value */ +#define ICG_REG_HRC_CONFIG (ICG_RB_HRC_FREQSEL | ICG_RB_HRC_STOP) +/** + * @} + */ + +/** + ******************************************************************************* + * @defgroup ICG_FLASH_Bank_Preload_Configuration ICG FLASH Bank Preload Configuration + * @{ + ******************************************************************************* + */ +/* FLASH Bank register value */ +#define ICG_REG_FLASH_BANK_CONFIG (ICG_FLASH_BANK_1) +/** + * @} + */ + +/** + ******************************************************************************* + * @defgroup ICG_FLASH_Protect_Preload_Configuration ICG FLASH Protect Preload Configuration + * @{ + ******************************************************************************* + */ +/* FLASH Read Protect register value */ +#define ICG_REG_FLASH_PROTECT_CONFIG (ICG_FLASH_PROTECT_RST_DISABLE) +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup ICG_Register_Value ICG Register Value + * @{ + */ +/* ICG register value */ +#ifndef ICG_REG_CFG0_CONST +#define ICG_REG_CFG0_CONST (ICG_REG_WDT_CONFIG | ICG_REG_SWDT_CONFIG | 0xE000E000UL) +#endif +#ifndef ICG_REG_CFG1_CONST +#define ICG_REG_CFG1_CONST (ICG_REG_BOR_CONFIG | ICG_REG_HRC_CONFIG | 0xFFF8FEFEUL) +#endif +#ifndef ICG_REG_CFG2_CONST +#define ICG_REG_CFG2_CONST (ICG_REG_FLASH_BANK_CONFIG | 0xFF000000UL) +#endif +#ifndef ICG_REG_CFG3_CONST +#define ICG_REG_CFG3_CONST (ICG_REG_FLASH_PROTECT_CONFIG | 0xFFFF0000UL) +#endif +/* ICG reserved value */ +#define ICG_REG_RESV_CONST (0xFFFFFFFFUL) + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +#endif /* LL_ICG_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_ICG_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_interrupts.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_interrupts.h new file mode 100644 index 00000000..c6d0e1a4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_interrupts.h @@ -0,0 +1,591 @@ +/** + ******************************************************************************* + * @file hc32_ll_interrupts.h + * @brief This file contains all the functions prototypes of the interrupt driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_INTERRUPTS_H__ +#define __HC32_LL_INTERRUPTS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_INTERRUPTS + * @{ + */ + +#if (LL_INTERRUPTS_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup INTC_Global_Types INTC Global Types + * @{ + */ + +/** + * @brief Interrupt registration structure definition + */ +typedef struct { + en_int_src_t enIntSrc; /*!< Peripheral interrupt number, can be any value @ref en_int_src_t */ + IRQn_Type enIRQn; /*!< Peripheral IRQ type, can be INT000_IRQn~INT127_IRQn @ref IRQn_Type */ + func_ptr_t pfnCallback; /*!< Callback function for corresponding peripheral IRQ */ +} stc_irq_signin_config_t; + +/** + * @brief NMI initialize configuration structure definition + */ +typedef struct { + uint32_t u32Src; /*!< NMI trigger source, @ref NMI_TriggerSrc_Sel for details */ +} stc_nmi_init_t; + +/** + * @brief EXTINT initialize configuration structure definition + */ +typedef struct { + uint32_t u32Filter; /*!< ExtInt filter (A) function setting, @ref EXTINT_FilterClock_Sel for details */ + uint32_t u32FilterClock; /*!< ExtInt filter (A) clock division, @ref EXTINT_FilterClock_Div for details */ + uint32_t u32Edge; /*!< ExtInt trigger edge, @ref EXTINT_Trigger_Sel for details */ + uint32_t u32FilterB; /*!< NMI, ExtInt filter B function setting, @ref NMI_EXTINT_FilterBClock_Sel for details */ + uint32_t u32FilterBClock; /*!< NMI, ExtInt filter B time, @ref NMI_EXTINT_FilterBTim_Sel for details */ +} stc_extint_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup INTC_Global_Macros INTC Global Macros + * @{ + */ +/** + * @defgroup INTC_Priority_Sel Interrupt Priority Level 00 ~ 15 + * @{ + */ +#define DDL_IRQ_PRIO_00 (0U) +#define DDL_IRQ_PRIO_01 (1U) +#define DDL_IRQ_PRIO_02 (2U) +#define DDL_IRQ_PRIO_03 (3U) +#define DDL_IRQ_PRIO_04 (4U) +#define DDL_IRQ_PRIO_05 (5U) +#define DDL_IRQ_PRIO_06 (6U) +#define DDL_IRQ_PRIO_07 (7U) +#define DDL_IRQ_PRIO_08 (8U) +#define DDL_IRQ_PRIO_09 (9U) +#define DDL_IRQ_PRIO_10 (10U) +#define DDL_IRQ_PRIO_11 (11U) +#define DDL_IRQ_PRIO_12 (12U) +#define DDL_IRQ_PRIO_13 (13U) +#define DDL_IRQ_PRIO_14 (14U) +#define DDL_IRQ_PRIO_15 (15U) + +#define DDL_IRQ_PRIO_DEFAULT (DDL_IRQ_PRIO_15) + +/** + * @} + */ + +/** + * @defgroup NMI_TriggerSrc_Sel NMI Trigger Source Selection + * @{ + */ +#define NMI_SRC_SWDT (INTC_NMIFR_SWDTFR) +#define NMI_SRC_LVD1 (INTC_NMIFR_PVD1FR) +#define NMI_SRC_LVD2 (INTC_NMIFR_PVD2FR) +#define NMI_SRC_XTAL (INTC_NMIFR_XTALSTPFR) +#define NMI_SRC_SRAM_PARITY (INTC_NMIFR_REPFR) +#define NMI_SRC_SRAM_ECC (INTC_NMIFR_RECCFR) +#define NMI_SRC_BUS_ERR (INTC_NMIFR_BUSMFR) +#define NMI_SRC_WDT (INTC_NMIFR_WDTFR) +#define NMI_SRC_ALL (NMI_SRC_SWDT | NMI_SRC_LVD1 | NMI_SRC_LVD2 | \ + NMI_SRC_XTAL | NMI_SRC_BUS_ERR | NMI_SRC_SRAM_PARITY | \ + NMI_SRC_WDT | NMI_SRC_SRAM_ECC) + +/** + * @} + */ + +/** + * @defgroup EXTINT_Channel_Sel External Interrupt Channel Selection + * @{ + */ +#define EXTINT_CH00 (1UL << 0U) +#define EXTINT_CH01 (1UL << 1U) +#define EXTINT_CH02 (1UL << 2U) +#define EXTINT_CH03 (1UL << 3U) +#define EXTINT_CH04 (1UL << 4U) +#define EXTINT_CH05 (1UL << 5U) +#define EXTINT_CH06 (1UL << 6U) +#define EXTINT_CH07 (1UL << 7U) +#define EXTINT_CH08 (1UL << 8U) +#define EXTINT_CH09 (1UL << 9U) +#define EXTINT_CH10 (1UL <<10U) +#define EXTINT_CH11 (1UL <<11U) +#define EXTINT_CH12 (1UL <<12U) +#define EXTINT_CH13 (1UL <<13U) +#define EXTINT_CH14 (1UL <<14U) +#define EXTINT_CH15 (1UL <<15U) +#define EXTINT_CH_ALL (EXTINT_CH00 | EXTINT_CH01 | EXTINT_CH02 | EXTINT_CH03 | \ + EXTINT_CH04 | EXTINT_CH05 | EXTINT_CH06 | EXTINT_CH07 | \ + EXTINT_CH08 | EXTINT_CH09 | EXTINT_CH10 | EXTINT_CH11 | \ + EXTINT_CH12 | EXTINT_CH13 | EXTINT_CH14 | EXTINT_CH15) +/** + * @} + */ + +/** + * @defgroup INT_Channel_Sel Interrupt Channel Selection + * @{ + */ +#define INTC_INT0 INTC_IER_IER0 +#define INTC_INT1 INTC_IER_IER1 +#define INTC_INT2 INTC_IER_IER2 +#define INTC_INT3 INTC_IER_IER3 +#define INTC_INT4 INTC_IER_IER4 +#define INTC_INT5 INTC_IER_IER5 +#define INTC_INT6 INTC_IER_IER6 +#define INTC_INT7 INTC_IER_IER7 +#define INTC_INT8 INTC_IER_IER8 +#define INTC_INT9 INTC_IER_IER9 +#define INTC_INT10 INTC_IER_IER10 +#define INTC_INT11 INTC_IER_IER11 +#define INTC_INT12 INTC_IER_IER12 +#define INTC_INT13 INTC_IER_IER13 +#define INTC_INT14 INTC_IER_IER14 +#define INTC_INT15 INTC_IER_IER15 +#define INTC_INT16 INTC_IER_IER16 +#define INTC_INT17 INTC_IER_IER17 +#define INTC_INT18 INTC_IER_IER18 +#define INTC_INT19 INTC_IER_IER19 +#define INTC_INT20 INTC_IER_IER20 +#define INTC_INT21 INTC_IER_IER21 +#define INTC_INT22 INTC_IER_IER22 +#define INTC_INT23 INTC_IER_IER23 +#define INTC_INT24 INTC_IER_IER24 +#define INTC_INT25 INTC_IER_IER25 +#define INTC_INT26 INTC_IER_IER26 +#define INTC_INT27 INTC_IER_IER27 +#define INTC_INT28 INTC_IER_IER28 +#define INTC_INT29 INTC_IER_IER29 +#define INTC_INT30 INTC_IER_IER30 +#define INTC_INT31 INTC_IER_IER31 +#define INTC_INT_ALL (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @defgroup INTC_Event_Channel_Sel Event Channel Selection + * @{ + */ +#define INTC_EVT0 INTC_EVTER_EVTE0 +#define INTC_EVT1 INTC_EVTER_EVTE1 +#define INTC_EVT2 INTC_EVTER_EVTE2 +#define INTC_EVT3 INTC_EVTER_EVTE3 +#define INTC_EVT4 INTC_EVTER_EVTE4 +#define INTC_EVT5 INTC_EVTER_EVTE5 +#define INTC_EVT6 INTC_EVTER_EVTE6 +#define INTC_EVT7 INTC_EVTER_EVTE7 +#define INTC_EVT8 INTC_EVTER_EVTE8 +#define INTC_EVT9 INTC_EVTER_EVTE9 +#define INTC_EVT10 INTC_EVTER_EVTE10 +#define INTC_EVT11 INTC_EVTER_EVTE11 +#define INTC_EVT12 INTC_EVTER_EVTE12 +#define INTC_EVT13 INTC_EVTER_EVTE13 +#define INTC_EVT14 INTC_EVTER_EVTE14 +#define INTC_EVT15 INTC_EVTER_EVTE15 +#define INTC_EVT16 INTC_EVTER_EVTE16 +#define INTC_EVT17 INTC_EVTER_EVTE17 +#define INTC_EVT18 INTC_EVTER_EVTE18 +#define INTC_EVT19 INTC_EVTER_EVTE19 +#define INTC_EVT20 INTC_EVTER_EVTE20 +#define INTC_EVT21 INTC_EVTER_EVTE21 +#define INTC_EVT22 INTC_EVTER_EVTE22 +#define INTC_EVT23 INTC_EVTER_EVTE23 +#define INTC_EVT24 INTC_EVTER_EVTE24 +#define INTC_EVT25 INTC_EVTER_EVTE25 +#define INTC_EVT26 INTC_EVTER_EVTE26 +#define INTC_EVT27 INTC_EVTER_EVTE27 +#define INTC_EVT28 INTC_EVTER_EVTE28 +#define INTC_EVT29 INTC_EVTER_EVTE29 +#define INTC_EVT30 INTC_EVTER_EVTE30 +#define INTC_EVT31 INTC_EVTER_EVTE31 +#define INTC_EVT_ALL (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @defgroup SWINT_Channel_Sel Software Interrupt Channel Selection + * @{ + */ +#define SWINT_CH00 INTC_SWIER_SWIE0 +#define SWINT_CH01 INTC_SWIER_SWIE1 +#define SWINT_CH02 INTC_SWIER_SWIE2 +#define SWINT_CH03 INTC_SWIER_SWIE3 +#define SWINT_CH04 INTC_SWIER_SWIE4 +#define SWINT_CH05 INTC_SWIER_SWIE5 +#define SWINT_CH06 INTC_SWIER_SWIE6 +#define SWINT_CH07 INTC_SWIER_SWIE7 +#define SWINT_CH08 INTC_SWIER_SWIE8 +#define SWINT_CH09 INTC_SWIER_SWIE9 +#define SWINT_CH10 INTC_SWIER_SWIE10 +#define SWINT_CH11 INTC_SWIER_SWIE11 +#define SWINT_CH12 INTC_SWIER_SWIE12 +#define SWINT_CH13 INTC_SWIER_SWIE13 +#define SWINT_CH14 INTC_SWIER_SWIE14 +#define SWINT_CH15 INTC_SWIER_SWIE15 +#define SWINT_CH16 INTC_SWIER_SWIE16 +#define SWINT_CH17 INTC_SWIER_SWIE17 +#define SWINT_CH18 INTC_SWIER_SWIE18 +#define SWINT_CH19 INTC_SWIER_SWIE19 +#define SWINT_CH20 INTC_SWIER_SWIE20 +#define SWINT_CH21 INTC_SWIER_SWIE21 +#define SWINT_CH22 INTC_SWIER_SWIE22 +#define SWINT_CH23 INTC_SWIER_SWIE23 +#define SWINT_CH24 INTC_SWIER_SWIE24 +#define SWINT_CH25 INTC_SWIER_SWIE25 +#define SWINT_CH26 INTC_SWIER_SWIE26 +#define SWINT_CH27 INTC_SWIER_SWIE27 +#define SWINT_CH28 INTC_SWIER_SWIE28 +#define SWINT_CH29 INTC_SWIER_SWIE29 +#define SWINT_CH30 INTC_SWIER_SWIE30 +#define SWINT_CH31 INTC_SWIER_SWIE31 +#define SWINT_ALL (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @defgroup EXTINT_FilterClock_Sel External Interrupt Filter A Function Selection + * @{ + */ +#define EXTINT_FILTER_OFF (0UL) +#define EXTINT_FILTER_ON INTC_EIRQCR_EFEN + +/** + * @} + */ + +/** + * @defgroup NMI_EXTINT_FilterBClock_Sel External Interrupt Filter B Function Selection + * @{ + */ +#define NMI_EXTINT_FILTER_B_OFF (0UL) +#define NMI_EXTINT_FILTER_B_ON INTC_EIRQCR_NOCEN +/** + * @} + */ + +/** + * @defgroup EXTINT_FilterClock_Div External Interrupt Filter A Sampling Clock Division Selection + * @{ + */ +#define EXTINT_FCLK_DIV1 (0UL) +#define EXTINT_FCLK_DIV8 INTC_EIRQCR_EISMPCLK_0 +#define EXTINT_FCLK_DIV32 INTC_EIRQCR_EISMPCLK_1 +#define EXTINT_FCLK_DIV64 INTC_EIRQCR_EISMPCLK + +/** + * @} + */ + +/** + * @defgroup NMI_EXTINT_FilterBTim_Sel External Interrupt Filter B Time Selection + * @{ + */ +#define NMI_EXTINT_FCLK_B_500NS (0UL) +#define NMI_EXTINT_FCLK_B_1US (1UL << INTC_NOCCR_NOCSEL_POS) +#define NMI_EXTINT_FCLK_B_2US (2UL << INTC_NOCCR_NOCSEL_POS) +#define NMI_EXTINT_FCLK_B_4US INTC_NOCCR_NOCSEL + +/** + * @} + */ + +/** + * @defgroup EXTINT_Trigger_Sel External Interrupt Trigger Edge Selection + * @{ + */ +#define EXTINT_TRIG_FALLING (0UL) +#define EXTINT_TRIG_RISING INTC_EIRQCR_EIRQTRG_0 +#define EXTINT_TRIG_BOTH INTC_EIRQCR_EIRQTRG_1 +#define EXTINT_TRIG_LOW INTC_EIRQCR_EIRQTRG + +/** + * @} + */ + +/** + * @defgroup INTC_Stop_Wakeup_Source_Sel Stop Mode Wakeup Source Selection + * @{ + */ +#define INTC_STOP_WKUP_EXTINT_CH0 INTC_WUPEN_EIRQWUEN_0 +#define INTC_STOP_WKUP_EXTINT_CH1 INTC_WUPEN_EIRQWUEN_1 +#define INTC_STOP_WKUP_EXTINT_CH2 INTC_WUPEN_EIRQWUEN_2 +#define INTC_STOP_WKUP_EXTINT_CH3 INTC_WUPEN_EIRQWUEN_3 +#define INTC_STOP_WKUP_EXTINT_CH4 INTC_WUPEN_EIRQWUEN_4 +#define INTC_STOP_WKUP_EXTINT_CH5 INTC_WUPEN_EIRQWUEN_5 +#define INTC_STOP_WKUP_EXTINT_CH6 INTC_WUPEN_EIRQWUEN_6 +#define INTC_STOP_WKUP_EXTINT_CH7 INTC_WUPEN_EIRQWUEN_7 +#define INTC_STOP_WKUP_EXTINT_CH8 INTC_WUPEN_EIRQWUEN_8 +#define INTC_STOP_WKUP_EXTINT_CH9 INTC_WUPEN_EIRQWUEN_9 +#define INTC_STOP_WKUP_EXTINT_CH10 INTC_WUPEN_EIRQWUEN_10 +#define INTC_STOP_WKUP_EXTINT_CH11 INTC_WUPEN_EIRQWUEN_11 +#define INTC_STOP_WKUP_EXTINT_CH12 INTC_WUPEN_EIRQWUEN_12 +#define INTC_STOP_WKUP_EXTINT_CH13 INTC_WUPEN_EIRQWUEN_13 +#define INTC_STOP_WKUP_EXTINT_CH14 INTC_WUPEN_EIRQWUEN_14 +#define INTC_STOP_WKUP_EXTINT_CH15 INTC_WUPEN_EIRQWUEN_15 +#define INTC_STOP_WKUP_SWDT INTC_WUPEN_SWDTWUEN +#define INTC_STOP_WKUP_LVD1 INTC_WUPEN_PVD1WUEN +#define INTC_STOP_WKUP_LVD2 INTC_WUPEN_PVD2WUEN +#define INTC_STOP_WKUP_CMP INTC_WUPEN_CMPWUEN +#define INTC_STOP_WKUP_WKTM INTC_WUPEN_WKTMWUEN +#define INTC_STOP_WKUP_RTC_ALM INTC_WUPEN_RTCALMWUEN +#define INTC_STOP_WKUP_RTC_PRD INTC_WUPEN_RTCPRDWUEN +#define INTC_STOP_WKUP_TMR0_CMP INTC_WUPEN_TMR0GCMWUEN +#define INTC_STOP_WKUP_TMR2_CMP INTC_WUPEN_TMR2GCMWUEN +#define INTC_STOP_WKUP_TMR2_OVF INTC_WUPEN_TMR2OVFWUEN +#define INTC_STOP_WKUP_USART1_RX INTC_WUPEN_RXWUEN +#define INTC_STOP_WKUP_USBHS INTC_WUPEN_USHWUEN +#define INTC_STOP_WKUP_USBFS INTC_WUPEN_USFWUEN +#define INTC_STOP_WKUP_ETH INTC_WUPEN_ETHWUEN +#define INTC_WUPEN_ALL \ + (INTC_WUPEN_EIRQWUEN | INTC_WUPEN_SWDTWUEN | \ + INTC_WUPEN_PVD1WUEN | INTC_WUPEN_PVD2WUEN | \ + INTC_WUPEN_CMPWUEN | INTC_WUPEN_WKTMWUEN | \ + INTC_WUPEN_RTCALMWUEN | INTC_WUPEN_RTCPRDWUEN | \ + INTC_WUPEN_TMR0GCMWUEN | INTC_WUPEN_TMR2GCMWUEN | \ + INTC_WUPEN_TMR2OVFWUEN | INTC_WUPEN_RXWUEN | \ + INTC_WUPEN_USHWUEN | INTC_WUPEN_USFWUEN | \ + INTC_WUPEN_ETHWUEN) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup INTC_Global_Functions + * @{ + */ + +int32_t INTC_IrqSignIn(const stc_irq_signin_config_t *pstcIrqSignConfig); +int32_t INTC_IrqSignOut(IRQn_Type enIRQn); +void INTC_WakeupSrcCmd(uint32_t u32WakeupSrc, en_functional_state_t enNewState); +void INTC_EventCmd(uint32_t u32Event, en_functional_state_t enNewState); +void INTC_IntCmd(uint32_t u32Int, en_functional_state_t enNewState); +void INTC_SWIntInit(uint32_t u32Ch, const func_ptr_t pfnCallback, uint32_t u32Priority); +void INTC_SWIntCmd(uint32_t u32SWInt, en_functional_state_t enNewState); + +int32_t NMI_Init(const stc_nmi_init_t *pstcNmiInit); +int32_t NMI_StructInit(stc_nmi_init_t *pstcNmiInit); +en_flag_status_t NMI_GetNmiStatus(uint32_t u32Src); +void NMI_NmiSrcCmd(uint32_t u32Src, en_functional_state_t enNewState); +void NMI_ClearNmiStatus(uint32_t u32Src); + +int32_t EXTINT_Init(uint32_t u32Ch, const stc_extint_init_t *pstcExtIntInit); +int32_t EXTINT_StructInit(stc_extint_init_t *pstcExtIntInit); +en_flag_status_t EXTINT_GetExtIntStatus(uint32_t u32ExtIntCh); +void EXTINT_ClearExtIntStatus(uint32_t u32ExtIntCh); + +void IRQ000_Handler(void); +void IRQ001_Handler(void); +void IRQ002_Handler(void); +void IRQ003_Handler(void); +void IRQ004_Handler(void); +void IRQ005_Handler(void); +void IRQ006_Handler(void); +void IRQ007_Handler(void); + +void IRQ008_Handler(void); +void IRQ009_Handler(void); +void IRQ010_Handler(void); +void IRQ011_Handler(void); +void IRQ012_Handler(void); +void IRQ013_Handler(void); +void IRQ014_Handler(void); +void IRQ015_Handler(void); + +void IRQ016_Handler(void); +void IRQ017_Handler(void); +void IRQ018_Handler(void); +void IRQ019_Handler(void); +void IRQ020_Handler(void); +void IRQ021_Handler(void); +void IRQ022_Handler(void); +void IRQ023_Handler(void); + +void IRQ024_Handler(void); +void IRQ025_Handler(void); +void IRQ026_Handler(void); +void IRQ027_Handler(void); +void IRQ028_Handler(void); +void IRQ029_Handler(void); +void IRQ030_Handler(void); +void IRQ031_Handler(void); +void IRQ032_Handler(void); +void IRQ033_Handler(void); +void IRQ034_Handler(void); +void IRQ035_Handler(void); +void IRQ036_Handler(void); +void IRQ037_Handler(void); +void IRQ038_Handler(void); +void IRQ039_Handler(void); +void IRQ040_Handler(void); +void IRQ041_Handler(void); +void IRQ042_Handler(void); +void IRQ043_Handler(void); +void IRQ044_Handler(void); +void IRQ045_Handler(void); +void IRQ046_Handler(void); +void IRQ047_Handler(void); +void IRQ048_Handler(void); +void IRQ049_Handler(void); +void IRQ050_Handler(void); +void IRQ051_Handler(void); +void IRQ052_Handler(void); +void IRQ053_Handler(void); +void IRQ054_Handler(void); +void IRQ055_Handler(void); +void IRQ056_Handler(void); +void IRQ057_Handler(void); +void IRQ058_Handler(void); +void IRQ059_Handler(void); +void IRQ060_Handler(void); +void IRQ061_Handler(void); +void IRQ062_Handler(void); +void IRQ063_Handler(void); +void IRQ064_Handler(void); +void IRQ065_Handler(void); +void IRQ066_Handler(void); +void IRQ067_Handler(void); +void IRQ068_Handler(void); +void IRQ069_Handler(void); +void IRQ070_Handler(void); +void IRQ071_Handler(void); +void IRQ072_Handler(void); +void IRQ073_Handler(void); +void IRQ074_Handler(void); +void IRQ075_Handler(void); +void IRQ076_Handler(void); +void IRQ077_Handler(void); +void IRQ078_Handler(void); +void IRQ079_Handler(void); +void IRQ080_Handler(void); +void IRQ081_Handler(void); +void IRQ082_Handler(void); +void IRQ083_Handler(void); +void IRQ084_Handler(void); +void IRQ085_Handler(void); +void IRQ086_Handler(void); +void IRQ087_Handler(void); +void IRQ088_Handler(void); +void IRQ089_Handler(void); +void IRQ090_Handler(void); +void IRQ091_Handler(void); +void IRQ092_Handler(void); +void IRQ093_Handler(void); +void IRQ094_Handler(void); +void IRQ095_Handler(void); +void IRQ096_Handler(void); +void IRQ097_Handler(void); +void IRQ098_Handler(void); +void IRQ099_Handler(void); +void IRQ100_Handler(void); +void IRQ101_Handler(void); +void IRQ102_Handler(void); +void IRQ103_Handler(void); +void IRQ104_Handler(void); +void IRQ105_Handler(void); +void IRQ106_Handler(void); +void IRQ107_Handler(void); +void IRQ108_Handler(void); +void IRQ109_Handler(void); +void IRQ110_Handler(void); +void IRQ111_Handler(void); +void IRQ112_Handler(void); +void IRQ113_Handler(void); +void IRQ114_Handler(void); +void IRQ115_Handler(void); +void IRQ116_Handler(void); +void IRQ117_Handler(void); +void IRQ118_Handler(void); +void IRQ119_Handler(void); +void IRQ120_Handler(void); +void IRQ121_Handler(void); +void IRQ122_Handler(void); +void IRQ123_Handler(void); +void IRQ124_Handler(void); +void IRQ125_Handler(void); +void IRQ126_Handler(void); +void IRQ127_Handler(void); + +/** + * @} + */ + +#endif /* LL_INTERRUPTS_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_INTERRUPTS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_keyscan.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_keyscan.h new file mode 100644 index 00000000..2cff107f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_keyscan.h @@ -0,0 +1,239 @@ +/** + ******************************************************************************* + * @file hc32_ll_keyscan.h + * @brief This file contains all the functions prototypes of the KEYSCAN driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_KEYSCAN_H__ +#define __HC32_LL_KEYSCAN_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_KEYSCAN + * @{ + */ + +#if (LL_KEYSCAN_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup KEYSCAN_Global_Types KEYSCAN Global Types + * @{ + */ + +/** + * @brief KEYSCAN configuration + */ +typedef struct { + uint32_t u32HizCycle; /*!< Specifies the KEYSCAN Hiz cycles. + This parameter can be a value of @ref KEYSCAN_Hiz_Cycle_Sel */ + + uint32_t u32LowCycle; /*!< Specifies the KEYSCAN low cycles. + This parameter can be a value of @ref KEYSCAN_Low_Cycle_Sel */ + + uint32_t u32KeyClock; /*!< Specifies the KEYSCAN low cycles. + This parameter can be a value of @ref KEYSCAN_Clock_Sel */ + + uint32_t u32KeyOut; /*!< Specifies the KEYSCAN low cycles. + This parameter can be a value of @ref KEYSCAN_Keyout_Sel */ + + uint32_t u32KeyIn; /*!< Specifies the KEYSCAN low cycles. + This parameter can be a value of @ref KEYSCAN_Keyin_Sel */ +} stc_keyscan_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup KEYSCAN_Global_Macros KEYSCAN Global Macros + * @{ + */ + +/** + * @defgroup KEYSCAN_Hiz_Cycle_Sel KEYSCAN Hiz cycles during low ouput selection + * @{ + */ +#define KEYSCAN_HIZ_CYCLE_4 (0x00UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 4 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_8 (0x01UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 8 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_16 (0x02UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 16 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_32 (0x03UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 32 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_64 (0x04UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 64 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_256 (0x05UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 256 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_512 (0x06UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 512 cycles during low ouput */ +#define KEYSCAN_HIZ_CYCLE_1024 (0x07UL << KEYSCAN_SCR_T_HIZ_POS) /*!< KEYSCAN HiZ keep 1024 cycles during low ouput */ +/** + * @} + */ + +/** + * @defgroup KEYSCAN_Low_Cycle_Sel KEYSCAN low level output cycles selection + * @{ + */ +#define KEYSCAN_LOW_CYCLE_4 (0x02UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^2=4 cycles */ +#define KEYSCAN_LOW_CYCLE_8 (0x03UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^3=8 cycles */ +#define KEYSCAN_LOW_CYCLE_16 (0x04UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^4=16 cycles */ +#define KEYSCAN_LOW_CYCLE_32 (0x05UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^5=32 cycles */ +#define KEYSCAN_LOW_CYCLE_64 (0x06UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^6=64 cycles */ +#define KEYSCAN_LOW_CYCLE_128 (0x07UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^7=128 cycles */ +#define KEYSCAN_LOW_CYCLE_256 (0x08UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^8=256 cycles */ +#define KEYSCAN_LOW_CYCLE_512 (0x09UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^9=512 cycles */ +#define KEYSCAN_LOW_CYCLE_1K (0x0AUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^10=1K cycles */ +#define KEYSCAN_LOW_CYCLE_2K (0x0BUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^11=2K cycles */ +#define KEYSCAN_LOW_CYCLE_4K (0x0CUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^12=4K cycles */ +#define KEYSCAN_LOW_CYCLE_8K (0x0DUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^13=8K cycles */ +#define KEYSCAN_LOW_CYCLE_16K (0x0EUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^14=16K cycles */ +#define KEYSCAN_LOW_CYCLE_32K (0x0FUL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^15=32K cycles */ +#define KEYSCAN_LOW_CYCLE_64K (0x10UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^16=64K cycles */ +#define KEYSCAN_LOW_CYCLE_128K (0x11UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^17=128K cycles */ +#define KEYSCAN_LOW_CYCLE_256K (0x12UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^18=256K cycles */ +#define KEYSCAN_LOW_CYCLE_512K (0x13UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^19=512K cycles */ +#define KEYSCAN_LOW_CYCLE_1M (0x14UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^20=1M cycles */ +#define KEYSCAN_LOW_CYCLE_2M (0x15UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^21=2M cycles */ +#define KEYSCAN_LOW_CYCLE_4M (0x16UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^22=4M cycles */ +#define KEYSCAN_LOW_CYCLE_8M (0x17UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^23=8M cycles */ +#define KEYSCAN_LOW_CYCLE_16M (0x18UL << KEYSCAN_SCR_T_LLEVEL_POS) /*!< KEYSCAN low level output is 2^24=16M cycles */ +/** + * @} + */ + +/** + * @defgroup KEYSCAN_Clock_Sel KEYSCAN scan clock selection + * @{ + */ +#define KEYSCAN_CLK_HCLK (0x00UL) /*!< Use as HCLK KEYSCAN clock */ +#define KEYSCAN_CLK_LRC (KEYSCAN_SCR_CKSEL_0) /*!< Use as LRC KEYSCAN clock */ +#define KEYSCAN_CLK_XTAL32 (KEYSCAN_SCR_CKSEL_1) /*!< Use as XTAL32 KEYSCAN clock */ +/** + * @} + */ + +/** + * @defgroup KEYSCAN_Keyout_Sel KEYSCAN keyout pins selection + * @{ + */ +#define KEYSCAN_OUT_0T1 (0x01UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 1 are selected */ +#define KEYSCAN_OUT_0T2 (0x02UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 2 are selected */ +#define KEYSCAN_OUT_0T3 (0x03UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 3 are selected */ +#define KEYSCAN_OUT_0T4 (0x04UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 4 are selected */ +#define KEYSCAN_OUT_0T5 (0x05UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 5 are selected */ +#define KEYSCAN_OUT_0T6 (0x06UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 6 are selected */ +#define KEYSCAN_OUT_0T7 (0x07UL << KEYSCAN_SCR_KEYOUTSEL_POS) /*!< KEYOUT 0 ~ 7 are selected */ +/** + * @} + */ + +/** + * @defgroup KEYSCAN_Keyin_Sel KEYSCAN keyin pins selection + * @{ + */ +#define KEYSCAN_IN_0 (KEYSCAN_SCR_KEYINSEL_0) /*!< KEYIN(EIRQ) 0 is selected */ +#define KEYSCAN_IN_1 (KEYSCAN_SCR_KEYINSEL_1) /*!< KEYIN(EIRQ) 1 is selected */ +#define KEYSCAN_IN_2 (KEYSCAN_SCR_KEYINSEL_2) /*!< KEYIN(EIRQ) 2 is selected */ +#define KEYSCAN_IN_3 (KEYSCAN_SCR_KEYINSEL_3) /*!< KEYIN(EIRQ) 3 is selected */ +#define KEYSCAN_IN_4 (KEYSCAN_SCR_KEYINSEL_4) /*!< KEYIN(EIRQ) 4 is selected */ +#define KEYSCAN_IN_5 (KEYSCAN_SCR_KEYINSEL_5) /*!< KEYIN(EIRQ) 5 is selected */ +#define KEYSCAN_IN_6 (KEYSCAN_SCR_KEYINSEL_6) /*!< KEYIN(EIRQ) 6 is selected */ +#define KEYSCAN_IN_7 (KEYSCAN_SCR_KEYINSEL_7) /*!< KEYIN(EIRQ) 7 is selected */ +#define KEYSCAN_IN_8 (KEYSCAN_SCR_KEYINSEL_8) /*!< KEYIN(EIRQ) 8 is selected */ +#define KEYSCAN_IN_9 (KEYSCAN_SCR_KEYINSEL_9) /*!< KEYIN(EIRQ) 9 is selected */ +#define KEYSCAN_IN_10 (KEYSCAN_SCR_KEYINSEL_10) /*!< KEYIN(EIRQ) 10 is selected */ +#define KEYSCAN_IN_11 (KEYSCAN_SCR_KEYINSEL_11) /*!< KEYIN(EIRQ) 11 is selected */ +#define KEYSCAN_IN_12 (KEYSCAN_SCR_KEYINSEL_12) /*!< KEYIN(EIRQ) 12 is selected */ +#define KEYSCAN_IN_13 (KEYSCAN_SCR_KEYINSEL_13) /*!< KEYIN(EIRQ) 13 is selected */ +#define KEYSCAN_IN_14 (KEYSCAN_SCR_KEYINSEL_14) /*!< KEYIN(EIRQ) 14 is selected */ +#define KEYSCAN_IN_15 (KEYSCAN_SCR_KEYINSEL_15) /*!< KEYIN(EIRQ) 15 is selected */ +#define KEYSCAN_IN_ALL (KEYSCAN_SCR_KEYINSEL) /*!< KEYIN(EIRQ) mask */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup KEYSCAN_Global_Functions + * @{ + */ +/** + * @brief Get KEYOUT index. + * @param None + * @retval uint32_t: KEYOUT index 0~7. + */ +__STATIC_INLINE uint32_t KEYSCAN_GetKeyoutIdx(void) +{ + return READ_REG32_BIT(CM_KEYSCAN->SSR, KEYSCAN_SSR_INDEX); +} + +int32_t KEYSCAN_StructInit(stc_keyscan_init_t *pstcKeyscanInit); +int32_t KEYSCAN_Init(const stc_keyscan_init_t *pstcKeyscanInit); +void KEYSCAN_Cmd(en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_KEYSCAN_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_KEYSCAN_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mau.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mau.h new file mode 100644 index 00000000..e7228003 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mau.h @@ -0,0 +1,120 @@ +/** + ******************************************************************************* + * @file hc32_ll_mau.h + * @brief This file contains all the functions prototypes of the MAU driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_MAU_H__ +#define __HC32_LL_MAU_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_MAU + * @{ + */ + +#if (LL_MAU_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup MAU_Global_Macros MAU Global Macros + * @{ + */ + +#define MAU_SQRT_TIMEOUT (HCLK_VALUE / 10000UL)/* About 1mS timeout */ +#define MAU_SQRT_OUTPUT_LSHIFT_MAX (16U) +#define MAU_SIN_Q15_SCALAR (0x8000UL) +#define MAU_SIN_ANGIDX_TOTAL (0x1000UL) + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @addtogroup MAU_Global_Functions + * @{ + */ + +void MAU_SqrtInit(CM_MAU_TypeDef *MAUx, uint8_t u8LShBitsNumber, en_functional_state_t enIntNewState); +void MAU_SqrtDeInit(CM_MAU_TypeDef *MAUx); + +void MAU_SqrtResultLShiftConfig(CM_MAU_TypeDef *MAUx, uint8_t u8LShBitsNumber); +void MAU_SqrtIntCmd(CM_MAU_TypeDef *MAUx, en_functional_state_t enNewState); +void MAU_SqrtWriteData(CM_MAU_TypeDef *MAUx, uint32_t u32Radicand); +en_flag_status_t MAU_SqrtGetStatus(const CM_MAU_TypeDef *MAUx); +uint32_t MAU_SqrtReadData(const CM_MAU_TypeDef *MAUx); +void MAU_SqrtStart(CM_MAU_TypeDef *MAUx); + +int32_t MAU_Sqrt(CM_MAU_TypeDef *MAUx, uint32_t u32Radicand, uint32_t *pu32Result); + +int16_t MAU_Sin(CM_MAU_TypeDef *MAUx, uint16_t u16AngleIdx); + +/** + * @} + */ + +#endif /* LL_MAU_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_MAU_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mpu.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mpu.h new file mode 100644 index 00000000..c555bd47 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_mpu.h @@ -0,0 +1,394 @@ +/** + ******************************************************************************* + * @file hc32_ll_mpu.h + * @brief This file contains all the functions prototypes of the MPU driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_MPU_H__ +#define __HC32_LL_MPU_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_MPU + * @{ + */ + +#if (LL_MPU_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup MPU_Global_Types MPU Global Types + * @{ + */ + +/** + * @brief MPU Unit configure structure definition + */ +typedef struct { + uint32_t u32ExceptionType; /*!< Specifies the type of exception that occurs when the unit accesses a protected region. + This parameter can be a value of @ref MPU_Exception_Type */ + uint32_t u32BackgroundWrite; /*!< Specifies the unit's write permission for the background space. + This parameter can be a value of @ref MPU_Background_Write_Permission */ + uint32_t u32BackgroundRead; /*!< Specifies the unit's read permission for the background space + This parameter can be a value of @ref MPU_Background_Read_Permission */ +} stc_mpu_unit_config_t; + +/** + * @brief MPU Init structure definition + */ +typedef struct { + stc_mpu_unit_config_t stcDma1; /*!< Configure storage protection unit of DMA1 */ + stc_mpu_unit_config_t stcDma2; /*!< Configure storage protection unit of DMA2 */ + stc_mpu_unit_config_t stcUsbFSDma; /*!< Configure storage protection unit of USBFS_DMA */ + stc_mpu_unit_config_t stcUsbHSDma; /*!< Configure storage protection unit of USBHS_DMA */ + stc_mpu_unit_config_t stcEthDma; /*!< Configure storage protection unit of ETH_DMA */ +} stc_mpu_init_t; + +/** + * @brief MPU Region Permission structure definition + */ +typedef struct { + uint32_t u32RegionWrite; /*!< Specifies the unit's write permission for the region. + This parameter can be a value of @ref MPU_Region_Write_Permission */ + uint32_t u32RegionRead; /*!< Specifies the unit's read permission for the region. + This parameter can be a value of @ref MPU_Region_Read_Permission */ +} stc_mpu_region_permission_t; + +/** + * @brief MPU region initialization structure definition + * @note The effective bits of the 'u32BaseAddr' are related to the 'u32Size' of the region, + * and the low 'u32Size+1' bits are fixed at 0. + */ +typedef struct { + uint32_t u32BaseAddr; /*!< Specifies the base address of the region. + This parameter can be a number between 0UL and 0xFFFFFFE0UL */ + uint32_t u32Size; /*!< Specifies the size of the region. + This parameter can be a value of @ref MPU_Region_Size */ + stc_mpu_region_permission_t stcDma1; /*!< Specifies the DMA1 access permission for the region */ + stc_mpu_region_permission_t stcDma2; /*!< Specifies the DMA2 access permission for the region */ + stc_mpu_region_permission_t stcUsbFSDma; /*!< Specifies the USBFS_DMA access permission for the region */ + stc_mpu_region_permission_t stcUsbHSDma; /*!< Specifies the USBHS_DMA access permission for the region */ + stc_mpu_region_permission_t stcEthDma; /*!< Specifies the ETH_DMA access permission for the region */ +} stc_mpu_region_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup MPU_Global_Macros MPU Global Macros + * @{ + */ + +/** + * @defgroup MPU_Unit_Type MPU Unit Type + * @{ + */ +#define MPU_UNIT_DMA1 (0x01UL) /*!< System DMA_1 MPU */ +#define MPU_UNIT_DMA2 (0x02UL) /*!< System DMA_2 MPU */ +#define MPU_UNIT_USBFS_DMA (0x04UL) /*!< USBFS_DMA MPU */ +#define MPU_UNIT_USBHS_DMA (0x08UL) /*!< USBHS_DMA MPU */ +#define MPU_UNIT_ETH_DMA (0x10UL) /*!< ETH_DMA MPU */ +#define MPU_UNIT_ALL (MPU_UNIT_DMA1 | MPU_UNIT_DMA2 | MPU_UNIT_USBFS_DMA | \ + MPU_UNIT_USBHS_DMA | MPU_UNIT_ETH_DMA) +/** + * @} + */ + +/** + * @defgroup MPU_Region_Number MPU Region Number + * @note 'MPU_REGION_NUM8' to 'MPU_REGION_NUM15' are only valid when the MPU unit is 'MPU_UNIT_DMA1' or 'MPU_UNIT_DMA2'. + * @{ + */ +#define MPU_REGION_NUM0 (0x00UL) /*!< MPU region number 0 */ +#define MPU_REGION_NUM1 (0x01UL) /*!< MPU region number 1 */ +#define MPU_REGION_NUM2 (0x02UL) /*!< MPU region number 2 */ +#define MPU_REGION_NUM3 (0x03UL) /*!< MPU region number 3 */ +#define MPU_REGION_NUM4 (0x04UL) /*!< MPU region number 4 */ +#define MPU_REGION_NUM5 (0x05UL) /*!< MPU region number 5 */ +#define MPU_REGION_NUM6 (0x06UL) /*!< MPU region number 6 */ +#define MPU_REGION_NUM7 (0x07UL) /*!< MPU region number 7 */ +#define MPU_REGION_NUM8 (0x08UL) /*!< MPU region number 8 */ +#define MPU_REGION_NUM9 (0x09UL) /*!< MPU region number 9 */ +#define MPU_REGION_NUM10 (0x0AUL) /*!< MPU region number 10 */ +#define MPU_REGION_NUM11 (0x0BUL) /*!< MPU region number 11 */ +#define MPU_REGION_NUM12 (0x0CUL) /*!< MPU region number 12 */ +#define MPU_REGION_NUM13 (0x0DUL) /*!< MPU region number 13 */ +#define MPU_REGION_NUM14 (0x0EUL) /*!< MPU region number 14 */ +#define MPU_REGION_NUM15 (0x0FUL) /*!< MPU region number 15 */ +/** + * @} + */ + +/** + * @defgroup MPU_Background_Write_Permission MPU Background Write Permission + * @{ + */ +#define MPU_BACKGROUND_WR_DISABLE (MPU_S1CR_SMPU1BWP) /*!< Disable write the background space */ +#define MPU_BACKGROUND_WR_ENABLE (0UL) /*!< Enable write the background space */ +/** + * @} + */ + +/** + * @defgroup MPU_Background_Read_Permission MPU Background Read Permission + * @{ + */ +#define MPU_BACKGROUND_RD_DISABLE (MPU_S1CR_SMPU1BRP) /*!< Disable read the background space */ +#define MPU_BACKGROUND_RD_ENABLE (0UL) /*!< Enable read the background space */ +/** + * @} + */ + +/** + * @defgroup MPU_Exception_Type MPU Exception Type + * @{ + */ +#define MPU_EXP_TYPE_NONE (0UL) /*!< The host unit access protection regions will be ignored */ +#define MPU_EXP_TYPE_BUS_ERR (MPU_S1CR_SMPU1ACT_0) /*!< The host unit access protection regions will be ignored and a bus error will be triggered */ +#define MPU_EXP_TYPE_NMI (MPU_S1CR_SMPU1ACT_1) /*!< The host unit access protection regions will be ignored and a NMI interrupt will be triggered */ +#define MPU_EXP_TYPE_RST (MPU_S1CR_SMPU1ACT) /*!< The host unit access protection regions will trigger the reset */ +/** + * @} + */ + +/** + * @defgroup MPU_Region_Write_Permission MPU Region Write Permission + * @{ + */ +#define MPU_REGION_WR_DISABLE (MPU_S1RGWP_S1RG0WP) /*!< Disable write the region */ +#define MPU_REGION_WR_ENABLE (0UL) /*!< Enable write the region */ +/** + * @} + */ + +/** + * @defgroup MPU_Region_Read_Permission MPU Region Read Permission + * @{ + */ +#define MPU_REGION_RD_DISABLE (MPU_S1RGRP_S1RG0RP) /*!< Disable read the region */ +#define MPU_REGION_RD_ENABLE (0UL) /*!< Enable read the region */ +/** + * @} + */ + +/** + * @defgroup MPU_Region_Size MPU Region Size + * @{ + */ +#define MPU_REGION_SIZE_32BYTE (0x04UL) /*!< 32 Byte */ +#define MPU_REGION_SIZE_64BYTE (0x05UL) /*!< 64 Byte */ +#define MPU_REGION_SIZE_128BYTE (0x06UL) /*!< 126 Byte */ +#define MPU_REGION_SIZE_256BYTE (0x07UL) /*!< 256 Byte */ +#define MPU_REGION_SIZE_512BYTE (0x08UL) /*!< 512 Byte */ +#define MPU_REGION_SIZE_1KBYTE (0x09UL) /*!< 1K Byte */ +#define MPU_REGION_SIZE_2KBYTE (0x0AUL) /*!< 2K Byte */ +#define MPU_REGION_SIZE_4KBYTE (0x0BUL) /*!< 4K Byte */ +#define MPU_REGION_SIZE_8KBYTE (0x0CUL) /*!< 8K Byte */ +#define MPU_REGION_SIZE_16KBYTE (0x0DUL) /*!< 16K Byte */ +#define MPU_REGION_SIZE_32KBYTE (0x0EUL) /*!< 32K Byte */ +#define MPU_REGION_SIZE_64KBYTE (0x0FUL) /*!< 64K Byte */ +#define MPU_REGION_SIZE_128KBYTE (0x10UL) /*!< 128K Byte */ +#define MPU_REGION_SIZE_256KBYTE (0x11UL) /*!< 256K Byte */ +#define MPU_REGION_SIZE_512KBYTE (0x12UL) /*!< 512K Byte */ +#define MPU_REGION_SIZE_1MBYTE (0x13UL) /*!< 1M Byte */ +#define MPU_REGION_SIZE_2MBYTE (0x14UL) /*!< 2M Byte */ +#define MPU_REGION_SIZE_4MBYTE (0x15UL) /*!< 4M Byte */ +#define MPU_REGION_SIZE_8MBYTE (0x16UL) /*!< 8M Byte */ +#define MPU_REGION_SIZE_16MBYTE (0x17UL) /*!< 16M Byte */ +#define MPU_REGION_SIZE_32MBYTE (0x18UL) /*!< 32M Byte */ +#define MPU_REGION_SIZE_64MBYTE (0x19UL) /*!< 64M Byte */ +#define MPU_REGION_SIZE_128MBYTE (0x1AUL) /*!< 128M Byte */ +#define MPU_REGION_SIZE_256MBYTE (0x1BUL) /*!< 256M Byte */ +#define MPU_REGION_SIZE_512MBYTE (0x1CUL) /*!< 512M Byte */ +#define MPU_REGION_SIZE_1GBYTE (0x1DUL) /*!< 1G Byte */ +#define MPU_REGION_SIZE_2GBYTE (0x1EUL) /*!< 2G Byte */ +#define MPU_REGION_SIZE_4GBYTE (0x1FUL) /*!< 4G Byte */ +/** + * @} + */ + +/** + * @defgroup MPU_Flag MPU Flag + * @{ + */ +#define MPU_FLAG_SMPU1EAF (MPU_SR_SMPU1EAF) /*!< System DMA_1 error flag */ +#define MPU_FLAG_SMPU2EAF (MPU_SR_SMPU2EAF) /*!< System DMA_2 error flag */ +#define MPU_FLAG_FMPUEAF (MPU_SR_FMPUEAF) /*!< USBFS_DMA error flag */ + +#define MPU_FLAG_HMPUEAF (MPU_SR_HMPUEAF) /*!< USBHS_DMA error flag */ +#define MPU_FLAG_EMPUEAF (MPU_SR_EMPUEAF) /*!< ETH_DMA error flag */ +#define MPU_FLAG_ALL (MPU_FLAG_SMPU1EAF | MPU_FLAG_SMPU2EAF | MPU_FLAG_FMPUEAF | \ + MPU_FLAG_HMPUEAF | MPU_FLAG_EMPUEAF) +/** + * @} + */ + +/** + * @defgroup MPU_IP_Type MPU IP Type + * @note IP access protection is not available in privileged mode. + * @{ + */ +#define MPU_IP_AES (MPU_IPPR_AESRDP) /*!< AES module */ +#define MPU_IP_HASH (MPU_IPPR_HASHRDP) /*!< HASH module */ +#define MPU_IP_TRNG (MPU_IPPR_TRNGRDP) /*!< TRNG module */ +#define MPU_IP_CRC (MPU_IPPR_CRCRDP) /*!< CRC module */ +#define MPU_IP_EFM (MPU_IPPR_EFMRDP) /*!< EFM module */ +#define MPU_IP_WDT (MPU_IPPR_WDTRDP) /*!< WDT module */ +#define MPU_IP_SWDT (MPU_IPPR_SWDTRDP) /*!< SWDT module */ +#define MPU_IP_BKSRAM (MPU_IPPR_BKSRAMRDP) /*!< BKSRAM module */ +#define MPU_IP_RTC (MPU_IPPR_RTCRDP) /*!< RTC module */ +#define MPU_IP_MPU (MPU_IPPR_DMPURDP) /*!< MPU module */ +#define MPU_IP_SRAMC (MPU_IPPR_SRAMCRDP) /*!< SRAMC module */ +#define MPU_IP_INTC (MPU_IPPR_INTCRDP) /*!< INTC module */ +#define MPU_IP_RMU_CMU_PWC (MPU_IPPR_SYSCRDP) /*!< RMU, CMU and PWC modules */ +#define MPU_IP_FCG (MPU_IPPR_MSTPRDP) /*!< PWR_FCG0/1/2/3 and PWR_FCG0PC registers */ +#define MPU_IP_ALL (MPU_IP_AES | MPU_IP_HASH | MPU_IP_TRNG | MPU_IP_CRC | \ + MPU_IP_EFM | MPU_IP_WDT | MPU_IP_SWDT | MPU_IP_BKSRAM | \ + MPU_IP_RTC | MPU_IP_MPU | MPU_IP_SRAMC | MPU_IP_INTC | \ + MPU_IP_FCG | MPU_IP_RMU_CMU_PWC) +/** + * @} + */ + +/** + * @defgroup MPU_IP_Exception_Type MPU IP Exception Type + * @{ + */ +#define MPU_IP_EXP_TYPE_NONE (0UL) /*!< Access to the protected IP will be ignored */ +#define MPU_IP_EXP_TYPE_BUS_ERR (MPU_IPPR_BUSERRE) /*!< Access to the protected IP will trigger a bus error */ +/** + * @} + */ + +/** + * @defgroup MPU_Register_Protect_Key INTC Registers Protect Key + * @{ + */ +#define MPU_REG_LOCK_KEY (0x96A4UL) +#define MPU_REG_UNLOCK_KEY (0x96A5UL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup MPU_Global_Functions + * @{ + */ + +/** + * @brief MPU write protect unlock. + * @param None + * @retval None + */ +__STATIC_INLINE void MPU_REG_Unlock(void) +{ + WRITE_REG32(CM_MPU->WP, MPU_REG_UNLOCK_KEY); +} + +/** + * @brief MPU write protect lock. + * @param None + * @retval None + */ +__STATIC_INLINE void MPU_REG_Lock(void) +{ + WRITE_REG32(CM_MPU->WP, MPU_REG_LOCK_KEY); +} + +void MPU_REG_Unlock(void); +void MPU_REG_Lock(void); + +void MPU_DeInit(void); +int32_t MPU_Init(const stc_mpu_init_t *pstcMpuInit); +int32_t MPU_StructInit(stc_mpu_init_t *pstcMpuInit); +void MPU_SetExceptionType(uint32_t u32Unit, uint32_t u32Type); +void MPU_BackgroundWriteCmd(uint32_t u32Unit, en_functional_state_t enNewState); +void MPU_BackgroundReadCmd(uint32_t u32Unit, en_functional_state_t enNewState); +void MPU_UnitCmd(uint32_t u32Unit, en_functional_state_t enNewState); +en_flag_status_t MPU_GetStatus(uint32_t u32Flag); +void MPU_ClearStatus(uint32_t u32Flag); + +int32_t MPU_RegionInit(uint32_t u32Num, const stc_mpu_region_init_t *pstcRegionInit); +int32_t MPU_RegionStructInit(stc_mpu_region_init_t *pstcRegionInit); +void MPU_SetRegionBaseAddr(uint32_t u32Num, uint32_t u32Addr); +void MPU_SetRegionSize(uint32_t u32Num, uint32_t u32Size); +void MPU_RegionWriteCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState); +void MPU_RegionReadCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState); +void MPU_RegionCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState); + +void MPU_IP_SetExceptionType(uint32_t u32Type); +void MPU_IP_WriteCmd(uint32_t u32Periph, en_functional_state_t enNewState); +void MPU_IP_ReadCmd(uint32_t u32Periph, en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_MPU_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_MPU_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_nfc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_nfc.h new file mode 100644 index 00000000..552ecf41 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_nfc.h @@ -0,0 +1,591 @@ +/** + ******************************************************************************* + * @file hc32_ll_nfc.h + * @brief This file contains all the functions prototypes of the EXMC NFC + * (External Memory Controller: NAND Flash Controller) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_NFC_H__ +#define __HC32_LL_NFC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EXMC + * @{ + */ + +/** + * @addtogroup LL_NFC + * @{ + */ + +#if (LL_NFC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EXMC_NFC_Global_Types EXMC_NFC Global Types + * @{ + */ + +/** + * @brief EXMC_NFC Base Configuration Structure definition + */ +typedef struct { + uint32_t u32CapacitySize; /*!< Defines the capacity size. + This parameter can be a value of @ref EXMC_NFC_BANK_Memory_Capacity. */ + uint32_t u32MemoryWidth; /*!< Defines the memory width. + This parameter can be a value of @ref EXMC_NFC_Memory_Width. */ + uint32_t u32BankNum; /*!< Defines the bank number. + This parameter can be a value of @ref EXMC_NFC_Bank_Number */ + uint32_t u32PageSize; /*!< Defines the page size. + This parameter can be a value of @ref EXMC_NFC_Page_Size. */ + uint32_t u32WriteProtect; /*!< Defines the write protect. + This parameter can be a value of @ref EXMC_NFC_Write_Protect. */ + uint32_t u32EccMode; /*!< Defines the ECC mode. + This parameter can be a value of @ref EXMC_NFC_ECC_Mode. */ + uint32_t u32RowAddrCycle; /*!< Defines the row address cycle. + This parameter can be a value of @ref EXMC_NFC_Row_Address_Cycle. */ + uint8_t u8SpareSizeForUserData; /*!< Defines the spare column size for user data. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ +} stc_exmc_nfc_base_config_t; + +/** + * @brief EXMC_NFC Timing Register 0 Configuration Structure definition + */ +typedef struct { + uint32_t u32TS; /*!< Defines the CLE/ALE/CE setup time in memory clock cycles(tALS/tCS/tCLS). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TWP; /*!< Defines the WE# pulse width time in memory clock cycles(tWP). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TRP; /*!< Defines the RE# pulse width time in memory clock cycles(tRP). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TH; /*!< Defines the CLE/ALE/CE hold time in memory clock cycles(tALH/tCH/tCLH). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ +} stc_exmc_nfc_timing_reg0_config_t; + +/** + * @brief EXMC_NFC Timing Register 1 Configuration Structure definition + */ +typedef struct { + uint32_t u32TWH; /*!< Defines the WE# pulse width HIGH time in memory clock cycles(tWH). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TRH; /*!< Defines the RE# HIGH hold time in memory clock cycles(tREH). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TRR; /*!< Defines the Ready to RE# LOW time in memory clock cycles(tRR). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TWB; /*!< Defines the WE# HIGH to busy time in memory clock cycles(tWB). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ +} stc_exmc_nfc_timing_reg1_config_t; + +/** + * @brief EXMC_NFC Timing Register 2 Configuration Structure definition + */ +typedef struct { + uint32_t u32TCCS; /*!< Defines the command(change read/write column) delay time in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TWTR; /*!< Defines the WE# HIGH to RE# LOW time in memory clock cycles(tWHR). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TRTW; /*!< Defines the RE# HIGH to WE# LOW time in memory clock cycles(tRHW). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ + uint32_t u32TADL; /*!< Defines the Address to Data Loading time in memory clock cycles(tADL). + This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF */ +} stc_exmc_nfc_timing_reg2_config_t; + +/** + * @brief EXMC_NFC Initialization Structure definition + */ +typedef struct { + uint32_t u32OpenPage; /*!< NFC memory open-page selection. + This structure details refer @ref EXMC_NFC_Open_Page. */ + stc_exmc_nfc_base_config_t stcBaseConfig; /*!< NFC memory base configure. + This structure details refer @ref stc_exmc_nfc_base_config_t. */ + stc_exmc_nfc_timing_reg0_config_t stcTimingReg0; /*!< NFC memory timing configure 0. + This structure details refer @ref stc_exmc_nfc_timing_reg0_config_t. */ + stc_exmc_nfc_timing_reg1_config_t stcTimingReg1; /*!< NFC memory timing configure 1. + This structure details refer @ref stc_exmc_nfc_timing_reg1_config_t. */ + stc_exmc_nfc_timing_reg2_config_t stcTimingReg2; /*!< NFC memory timing configure 2. + This structure details refer @ref stc_exmc_nfc_timing_reg2_config_t. */ +} stc_exmc_nfc_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_NFC_Global_Macros EXMC_NFC Global Macros + * @{ + */ + +/** + * @defgroup EXMC_NFC_Bank EXMC_NFC Bank + * @{ + */ +#define EXMC_NFC_BANK0 (0UL) /*!< Bank 0 */ +#define EXMC_NFC_BANK1 (1UL) /*!< Bank 1 */ +#define EXMC_NFC_BANK2 (2UL) /*!< Bank 2 */ +#define EXMC_NFC_BANK3 (3UL) /*!< Bank 3 */ +#define EXMC_NFC_BANK4 (4UL) /*!< Bank 4 */ +#define EXMC_NFC_BANK5 (5UL) /*!< Bank 5 */ +#define EXMC_NFC_BANK6 (6UL) /*!< Bank 6 */ +#define EXMC_NFC_BANK7 (7UL) /*!< Bank 7 */ +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Page_Size EXMC_NFC Page Size + * @{ + */ +#define EXMC_NFC_PAGE_SIZE_2KBYTE (NFC_BACR_PAGE_0) +#define EXMC_NFC_PAGE_SIZE_4KBYTE (NFC_BACR_PAGE_1) +#define EXMC_NFC_PAGE_SIZE_8KBYTE (NFC_BACR_PAGE) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_BANK_Memory_Capacity EXMC_NFC BANK Memory Capacity + * @{ + */ +#define EXMC_NFC_BANK_CAPACITY_512MBIT (3UL) +#define EXMC_NFC_BANK_CAPACITY_1GBIT (4UL) +#define EXMC_NFC_BANK_CAPACITY_2GBIT (5UL) +#define EXMC_NFC_BANK_CAPACITY_4GBIT (6UL) +#define EXMC_NFC_BANK_CAPACITY_8GBIT (7UL) +#define EXMC_NFC_BANK_CAPACITY_16GBIT (0UL) +#define EXMC_NFC_BANK_CAPACITY_32GBIT (1UL) +#define EXMC_NFC_BANK_CAPACITY_64GBIT (2UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Memory_Width EXMC_NFC Memory Width + * @{ + */ +#define EXMC_NFC_MEMORY_WIDTH_8BIT (0UL) +#define EXMC_NFC_MEMORY_WIDTH_16BIT (NFC_BACR_B16BIT) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Bank_Number EXMC_NFC Bank Number + * @{ + */ +#define EXMC_NFC_1BANK (0UL) +#define EXMC_NFC_2BANKS (NFC_BACR_BANK_0) +#define EXMC_NFC_4BANKS (NFC_BACR_BANK_1) +#define EXMC_NFC_8BANKS (NFC_BACR_BANK) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Open_Page EXMC_NFC Open Page + * @{ + */ +#define EXMC_NFC_OPEN_PAGE_DISABLE (0UL) +#define EXMC_NFC_OPEN_PAGE_ENABLE (PERIC_NFC_STCR_OPENP) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Write_Protect EXMC_NFC Write Protect + * @{ + */ +#define EXMC_NFC_WR_PROTECT_ENABLE (0UL) +#define EXMC_NFC_WR_PROTECT_DISABLE (NFC_BACR_WP) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_ECC_Mode EXMC_NFC ECC Mode + * @{ + */ +#define EXMC_NFC_1BIT_ECC (0UL) +#define EXMC_NFC_4BIT_ECC (NFC_BACR_ECCM_0) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Row_Address_Cycle EXMC_NFC Row Address Cycle + * @{ + */ +#define EXMC_NFC_2_ROW_ADDR_CYCLE (0UL) +#define EXMC_NFC_3_ROW_ADDR_CYCLE (NFC_BACR_RAC) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_ECC_Calculate_Bytes EXMC_NFC ECC Calculate Bytes + * @{ + */ +#define EXMC_NFC_ECC_CALCULATE_BLOCK_BYTE (512UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_ECC_Value_Bytes EXMC_NFC ECC Value Bytes + * @{ + */ +#define EXMC_NFC_1BIT_ECC_VALUE_BYTE (3UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_1Bit_ECC_Result EXMC_NFC 1Bit ECC Result + * @{ + */ +#define EXMC_NFC_1BIT_ECC_NONE_ERR (0UL) +#define EXMC_NFC_1BIT_ECC_SINGLE_BIT_ERR (NFC_ECCR_SE) +#define EXMC_NFC_1BIT_ECC_MULTIPLE_BITS_ERR (NFC_ECCR_ME) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_1Bit_ECC_Error_Bit_Location EXMC_NFC 1Bit ECC Error Bit Location + * @{ + */ +#define EXMC_NFC_1BIT_ECC_ERR_BIT0 (0UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT1 (1UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT2 (2UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT3 (3UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT4 (4UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT5 (5UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT6 (6UL) +#define EXMC_NFC_1BIT_ECC_ERR_BIT7 (7UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_ECC_Section EXMC_NFC ECC Section + * @{ + */ +#define EXMC_NFC_ECC_SECTION0 (0UL) +#define EXMC_NFC_ECC_SECTION1 (1UL) +#define EXMC_NFC_ECC_SECTION2 (2UL) +#define EXMC_NFC_ECC_SECTION3 (3UL) +#define EXMC_NFC_ECC_SECTION4 (4UL) +#define EXMC_NFC_ECC_SECTION5 (5UL) +#define EXMC_NFC_ECC_SECTION6 (6UL) +#define EXMC_NFC_ECC_SECTION7 (7UL) +#define EXMC_NFC_ECC_SECTION8 (8UL) +#define EXMC_NFC_ECC_SECTION9 (9UL) +#define EXMC_NFC_ECC_SECTION10 (10UL) +#define EXMC_NFC_ECC_SECTION11 (11UL) +#define EXMC_NFC_ECC_SECTION12 (12UL) +#define EXMC_NFC_ECC_SECTION13 (13UL) +#define EXMC_NFC_ECC_SECTION14 (14UL) +#define EXMC_NFC_ECC_SECTION15 (15UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Interrupt EXMC_NFC Interrupt + * @{ + */ +#define EXMC_NFC_INT_RB_BANK0 (NFC_IENR_RBEN_0) +#define EXMC_NFC_INT_RB_BANK1 (NFC_IENR_RBEN_1) +#define EXMC_NFC_INT_RB_BANK2 (NFC_IENR_RBEN_2) +#define EXMC_NFC_INT_RB_BANK3 (NFC_IENR_RBEN_3) +#define EXMC_NFC_INT_RB_BANK4 (NFC_IENR_RBEN_4) +#define EXMC_NFC_INT_RB_BANK5 (NFC_IENR_RBEN_5) +#define EXMC_NFC_INT_RB_BANK6 (NFC_IENR_RBEN_6) +#define EXMC_NFC_INT_RB_BANK7 (NFC_IENR_RBEN_7) +#define EXMC_NFC_INT_ECC_ERROR (NFC_IENR_ECCEEN) +#define EXMC_NFC_INT_ECC_CALC_COMPLETION (NFC_IENR_ECCCEN) +#define EXMC_NFC_INT_ECC_CORRECTABLE_ERR (NFC_IENR_ECCECEN) +#define EXMC_NFC_INT_ECC_UNCORRECTABLE_ERR (NFC_IENR_ECCEUEN) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Flag EXMC_NFC Flag + * @{ + */ +#define EXMC_NFC_FLAG_RB_BANK0 (NFC_ISTR_RBST_0) +#define EXMC_NFC_FLAG_RB_BANK1 (NFC_ISTR_RBST_1) +#define EXMC_NFC_FLAG_RB_BANK2 (NFC_ISTR_RBST_2) +#define EXMC_NFC_FLAG_RB_BANK3 (NFC_ISTR_RBST_3) +#define EXMC_NFC_FLAG_RB_BANK4 (NFC_ISTR_RBST_4) +#define EXMC_NFC_FLAG_RB_BANK5 (NFC_ISTR_RBST_5) +#define EXMC_NFC_FLAG_RB_BANK6 (NFC_ISTR_RBST_6) +#define EXMC_NFC_FLAG_RB_BANK7 (NFC_ISTR_RBST_7) +#define EXMC_NFC_FLAG_ECC_ERR (NFC_ISTR_ECCEST) +#define EXMC_NFC_FLAG_ECC_CALC_COMPLETION (NFC_ISTR_ECCCST) +#define EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR (NFC_ISTR_ECCECST) +#define EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR (NFC_ISTR_ECCEUST) +#define EXMC_NFC_FLAG_ECC_CALCULATING (1UL << 31UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Max_Timeout EXMC_NFC Max Timeout + * @{ + */ +#define EXMC_NFC_MAX_TIMEOUT (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Memory_Command EXMC_NFC Memory Command + * @{ + */ +#define EXMC_NFC_CMD_RD_1ST (0x00UL) +#define EXMC_NFC_CMD_RD_2ND (0xE0UL) + +#define EXMC_NFC_CMD_COPYBACK_READ_1ST (0x00UL) +#define EXMC_NFC_CMD_COPYBACK_READ_2ND (0x35UL) + +#define EXMC_NFC_CMD_CHANGE_RD_COL_1ST (0x05UL) +#define EXMC_NFC_CMD_CHANGE_RD_COL_2ND (0xE0UL) + +#define EXMC_NFC_CMD_CHANGE_RD_COL_ENHANCED_1ST (0x06UL) +#define EXMC_NFC_CMD_CHANGE_RD_COL_ENHANCED_2ND (0xE0UL) + +#define EXMC_NFC_CMD_RD_CACHE_RANDOM_1ST (0x00UL) +#define EXMC_NFC_CMD_RD_CACHE_RANDOM_2ND (0x31UL) + +#define EXMC_NFC_CMD_CALCULATE_ECC (0x23UL) + +#define EXMC_NFC_CMD_RD_CACHE_SEQ (0x31UL) + +#define EXMC_NFC_CMD_RD_CACHE_END (0x3FUL) + +#define EXMC_NFC_CMD_BLK_ERASE_1ST (0x60UL) +#define EXMC_NFC_CMD_BLK_ERASE_2ND (0xD0UL) + +#define EXMC_NFC_CMD_BLK_ERASE_INTERLEAVED_1ST (0x60UL) +#define EXMC_NFC_CMD_BLK_ERASE_INTERLEAVED_2ND (0xD1UL) + +#define EXMC_NFC_CMD_RD_STATUS (0x70UL) + +#define EXMC_NFC_CMD_RD_STATUS_ENHANCED (0x78UL) + +#define EXMC_NFC_CMD_PAGE_PROGRAM_1ST (0x80UL) +#define EXMC_NFC_CMD_PAGE_PROGRAM_2ND (0x10UL) + +#define EXMC_NFC_CMD_PAGE_PROGRAM_INTERLEAVED_1ST (0x80UL) +#define EXMC_NFC_CMD_PAGE_PROGRAM_INTERLEAVED_2ND (0x11UL) + +#define EXMC_NFC_CMD_PAGE_CACHE_PROGRAM_1ST (0x80UL) +#define EXMC_NFC_CMD_PAGE_CACHE_PROGRAM_2ND (0x15UL) + +#define EXMC_NFC_CMD_COPYBACK_PROGRAM_1ST (0x85UL) +#define EXMC_NFC_CMD_COPYBACK_PROGRAM_2ND (0x10UL) + +#define EXMC_NFC_CMD_COPYBACK_PROGRAM_INTERLEAVED_1ST (0x85UL) +#define EXMC_NFC_CMD_COPYBACK_PROGRAM_INTERLEAVED_2ND (0x11UL) + +#define EXMC_NFC_CMD_CHANGE_WR_COL (0x85UL) + +#define EXMC_NFC_CMD_CHANGE_ROW_ADDR (0x85UL) + +#define EXMC_NFC_CMD_RD_ID (0x90UL) + +#define EXMC_NFC_CMD_RD_PARAMETER_PAGE (0xECUL) + +#define EXMC_NFC_CMD_RD_UNIQUE_ID (0xEDUL) + +#define EXMC_NFC_CMD_GET_FEATURES (0xEEUL) + +#define EXMC_NFC_CMD_SET_FEATURES (0xEFUL) + +#define EXMC_NFC_CMD_RST_LUN (0xFAUL) + +#define EXMC_NFC_CMD_ASYNCHRONOUS_RST (0xFCUL) + +#define EXMC_NFC_CMD_DESELECT_CHIP (0xFEUL) + +#define EXMC_NFC_CMD_RESET (0xFFUL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EXMC_NFC_Global_Functions + * @{ + */ + +/** + * @brief Set EXMC_NFC command register value. + * @param [in] u32Value The combination value of command @ref EXMC_NFC_Memory_Command and arguments. + * @retval None + */ +__STATIC_INLINE void EXMC_NFC_WriteCmdReg(uint32_t u32Value) +{ + WRITE_REG32(CM_NFC->CMDR, u32Value); +} + +/** + * @brief Set EXMC_NFC Index register value. + * @param [in] u32Value The value of NFC_IDXR0. + * This parameter can be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void EXMC_NFC_WriteIDXR0(uint32_t u32Value) +{ + WRITE_REG32(CM_NFC->IDXR0, u32Value); +} + +/** + * @brief Set EXMC_NFC Index register value. + * @param [in] u8Value The value of NFC_IDXR1. + * This parameter can be a value between Min_Data = 0 and Max_Data = 0xFF + * @retval None + */ +__STATIC_INLINE void EXMC_NFC_WriteIDXR1(uint8_t u8Value) +{ + WRITE_REG32(CM_NFC->IDXR1, u8Value); +} + +/** + * @brief De-select NFC bank. + * @param None + * @retval None + */ +__STATIC_INLINE void EXMC_NFC_DeselectChip(void) +{ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_DESELECT_CHIP); +} + +/** + * @brief Get the 4BIT ECC error section. + * @param None + * @retval The 4BIT ECC error section + */ +__STATIC_INLINE uint16_t EXMC_NFC_Get4BitEccErrSection(void) +{ + return (uint16_t)READ_REG32(CM_NFC->ECC_STAT); +} + +/* Initialization and configuration EXMC_NFC functions */ +int32_t EXMC_NFC_StructInit(stc_exmc_nfc_init_t *pstcNfcInit); +int32_t EXMC_NFC_Init(const stc_exmc_nfc_init_t *pstcNfcInit); +void EXMC_NFC_DeInit(void); + +void EXMC_NFC_Cmd(en_functional_state_t enNewState); +void EXMC_NFC_EccCmd(en_functional_state_t enNewState); +void EXMC_NFC_WriteProtectCmd(en_functional_state_t enNewState); +void EXMC_NFC_IntCmd(uint16_t u16IntType, en_functional_state_t enNewState); +en_flag_status_t EXMC_NFC_GetStatus(uint32_t u32Flag); +void EXMC_NFC_ClearStatus(uint32_t u32Flag); +en_flag_status_t EXMC_NFC_GetIntResultStatus(uint32_t u32Flag); +uint32_t EXMC_NFC_Get1BitEccResult(uint32_t u32Section); +uint32_t EXMC_NFC_Get1BitEccErrBitLocation(uint32_t u32Section); +uint32_t EXMC_NFC_Get1BitEccErrByteLocation(uint32_t u32Section); +void EXMC_NFC_SetSpareAreaSize(uint8_t u8SpareSizeForUserData); +void EXMC_NFC_SetEccMode(uint32_t u32EccMode); +int32_t EXMC_NFC_GetSyndrome(uint32_t u32Section, uint16_t au16Synd[], uint8_t u8Len); + +/* EXMC_NFC command functions */ +uint32_t EXMC_NFC_ReadStatus(uint32_t u32Bank); +uint32_t EXMC_NFC_ReadStatusEnhanced(uint32_t u32Bank, uint32_t u32RowAddr); +int32_t EXMC_NFC_Reset(uint32_t u32Bank, uint32_t u32Timeout); +int32_t EXMC_NFC_AsyncReset(uint32_t u32Bank, uint32_t u32Timeout); +int32_t EXMC_NFC_ResetLun(uint32_t u32Bank, uint32_t u32RowAddr, uint32_t u32Timeout); +int32_t EXMC_NFC_ReadId(uint32_t u32Bank, uint32_t u32IdAddr, + uint8_t au8DevId[], uint32_t u32NumBytes, uint32_t u32Timeout); +int32_t EXMC_NFC_ReadUniqueId(uint32_t u32Bank, uint32_t au32UniqueId[], uint8_t u8NumWords, uint32_t u32Timeout); +int32_t EXMC_NFC_ReadParameterPage(uint32_t u32Bank, + uint32_t au32Data[], uint16_t u16NumWords, uint32_t u32Timeout); +int32_t EXMC_NFC_SetFeature(uint32_t u32Bank, uint8_t u8FeatrueAddr, + const uint32_t au32Data[], uint8_t u8NumWords, uint32_t u32Timeout); +int32_t EXMC_NFC_GetFeature(uint32_t u32Bank, uint8_t u8FeatrueAddr, + uint32_t au32Data[], uint8_t u8NumWords, uint32_t u32Timeout); +int32_t EXMC_NFC_EraseBlock(uint32_t u32Bank, uint32_t u32RowAddr, uint32_t u32Timeout); +int32_t EXMC_NFC_ReadPageMeta(uint32_t u32Bank, uint32_t u32Page, uint8_t *pu8Data, + uint32_t u32NumBytes, uint32_t u32Timeout); +int32_t EXMC_NFC_WritePageMeta(uint32_t u32Bank, uint32_t u32Page, + const uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout); +int32_t EXMC_NFC_ReadPageHwEcc(uint32_t u32Bank, uint32_t u32Page, + uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout); +int32_t EXMC_NFC_WritePageHwEcc(uint32_t u32Bank, uint32_t u32Page, + const uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout); +/** + * @} + */ + +#endif /* LL_NFC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_NFC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ots.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ots.h new file mode 100644 index 00000000..72267908 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_ots.h @@ -0,0 +1,202 @@ +/** + ******************************************************************************* + * @file hc32_ll_ots.h + * @brief This file contains all the functions prototypes of the OTS driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_OTS_H__ +#define __HC32_LL_OTS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_OTS + * @{ + */ + +#if (LL_OTS_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup OTS_Global_Types OTS Global Types + * @{ + */ + +/** + * @brief Conditions of default parameters(slope K and offset M). + * @note Paramter 'u8T1' CANNOT equal to parameter 'u8T2'. + */ +typedef struct { + uint16_t u16ClockFreq; /*!< Frequency(MHz) of clock sources that OTS is going to use. */ + uint8_t u8T1; /*!< Temperature value T1 for the default parameter. + This parameter can be a value of @ref OTS_Param_Temp_Cond */ + uint8_t u8T2; /*!< Temperature value T2 for the default parameter. + This parameter can be a value of @ref OTS_Param_Temp_Cond */ +} stc_para_temp_cond_t; + +/** + * @brief OTS initialization structure. + */ +typedef struct { + uint16_t u16ClockSrc; /*!< Specifies clock source for OTS. + This parameter can be a value of @ref OTS_Clock_Source */ + uint16_t u16AutoOffEn; /*!< Enable or disable OTS automatic-off(after sampled temperature). + This parameter can be a value of @ref OTS_Auto_Off_En */ + float32_t f32SlopeK; /*!< K: Temperature slope (calculated by calibration experiment). + If you want to use the default parameters(slope K and offset M), + specify both 'f32SlopeK' and 'f32OffsetM' as ZERO. */ + float32_t f32OffsetM; /*!< M: Temperature offset (calculated by calibration experiment). + If you want to use the default parameters(slope K and offset M), + specify both 'f32SlopeK' and 'f32OffsetM' as ZERO. */ + stc_para_temp_cond_t stcParaCond; /*!< Specifies the temperature conditions of the default parameters(slope K and offset M) if you + want to use the default parameters. */ +} stc_ots_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup OTS_Global_Macros OTS Global Macros + * @{ + */ + +/** + * @defgroup OTS_Clock_Source OTS Clock Source + * @{ + */ +#define OTS_CLK_XTAL (0x0U) /*!< Select XTAL as OTS clock. */ +#define OTS_CLK_HRC (OTS_CTL_OTSCK) /*!< Select HRC as OTS clock */ +/** + * @} + */ + +/** + * @defgroup OTS_Auto_Off_En OTS Automatic Off Function Control + * @{ + */ +#define OTS_AUTO_OFF_DISABLE (0x0U) /*!< OTS automatically turned off when sampled done. */ +#define OTS_AUTO_OFF_ENABLE (OTS_CTL_TSSTP) /*!< OTS is still on when sampled done. */ +/** + * @} + */ + +/** + * @defgroup OTS_Param_Temp_Cond OTS Parameter Temperature Condition + * @{ + */ +#define OTS_PARAM_TEMP_COND_TN40 (0U) /*!< -40 degrees Celsius. */ +#define OTS_PARAM_TEMP_COND_T25 (1U) /*!< 25 degrees Celsius. */ +#define OTS_PARAM_TEMP_COND_T125 (2U) /*!< 125 degrees Celsius. */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup OTS_Global_Functions + * @{ + */ + +/** + * @brief Start OTS. + * @param None + * @retval None + */ +__STATIC_INLINE void OTS_Start(void) +{ + WRITE_REG32(bCM_OTS->CTL_b.OTSST, 1U); +} + +/** + * @brief Stop OTS. + * @param None + * @retval None + */ +__STATIC_INLINE void OTS_Stop(void) +{ + WRITE_REG32(bCM_OTS->CTL_b.OTSST, 0U); +} + +int32_t OTS_Init(const stc_ots_init_t *pstcOTSInit); +int32_t OTS_StructInit(stc_ots_init_t *pstcOTSInit); +void OTS_DeInit(void); + +int32_t OTS_Polling(float32_t *pf32Temp, uint32_t u32Timeout); + +void OTS_IntCmd(en_functional_state_t enNewState); + +int32_t OTS_ScalingExperiment(uint16_t *pu16Dr1, uint16_t *pu16Dr2, + uint16_t *pu16Ecr, float32_t *pf32A, + uint32_t u32Timeout); + +float32_t OTS_CalculateTemp(void); + +/** + * @} + */ + +#endif /* LL_OTS_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_OTS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_pwc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_pwc.h new file mode 100644 index 00000000..24b72a60 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_pwc.h @@ -0,0 +1,693 @@ +/** + ******************************************************************************* + * @file hc32_ll_pwc.h + * @brief This file contains all the functions prototypes of the PWC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_PWC_H__ +#define __HC32_LL_PWC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_PWC + * @{ + */ + +#if (LL_PWC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup PWC_Global_Types PWC Global Types + * @{ + */ +/** + * @brief PWC LVD Init + */ +typedef struct { + uint32_t u32State; /*!< LVD function setting, @ref PWC_LVD_Config for details */ + uint32_t u32CompareOutputState; /*!< LVD compare output function setting, @ref PWC_LVD_CMP_Config for details */ + uint32_t u32ExceptionType; /*!< LVD interrupt or reset selection, @ref PWC_LVD_Exception_Type_Sel for details */ + uint32_t u32Filter; /*!< LVD digital filter function setting, @ref PWC_LVD_DF_Config for details */ + uint32_t u32FilterClock; /*!< LVD digital filter clock setting, @ref PWC_LVD_DFS_Clk_Sel for details */ + uint32_t u32ThresholdVoltage; /*!< LVD detect voltage setting, @ref PWC_LVD_Detection_Voltage_Sel for details */ + uint32_t u32TriggerEdge; /*!< LVD trigger setting, @ref PWC_LVD_TRIG_Sel for details */ +} stc_pwc_lvd_init_t; + +/** + * @brief PWC LVD Init + */ +typedef struct { + uint8_t u8Mode; /*!< Power down mode, @ref PWC_PDMode_Sel for details. */ + uint8_t u8IOState; /*!< IO state in power down mode, @ref PWC_PDMode_IO_Sel for details. */ + uint8_t u8VcapCtrl; /*!< Power down Wakeup time control, @ref PWC_PD_VCAP_Sel for details. */ +} stc_pwc_pd_mode_config_t; + +/** + * @brief PWC Stop mode Init + */ +typedef struct { + uint16_t u16Clock; /*!< System clock setting after wake-up from stop mode, + @ref PWC_STOP_CLK_Sel for details. */ + uint8_t u8StopDrv; /*!< Stop mode drive capacity, + @ref PWC_STOP_DRV_Sel for details. */ + uint16_t u16ExBusHold; /*!< Expos status in stop mode, + @ref PWC_STOP_EXBUS_Sel for details. */ + uint16_t u16FlashWait; /*!< Waiting flash stable after wake-up from stop mode, + @ref STOP_FLASH_WAIT_Sel for details. */ +} stc_pwc_stop_mode_config_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup PWC_Global_Macros PWC Global Macros + * @{ + */ + +/** + * @defgroup PWC_PDMode_Sel Power down mode selection + * @{ + */ +#define PWC_PD_MD1 (0x00U) /*!< Power down mode 1 */ +#define PWC_PD_MD2 (0x01U) /*!< Power down mode 2 */ +#define PWC_PD_MD3 (0x02U) /*!< Power down mode 3 */ +#define PWC_PD_MD4 (0x03U) /*!< Power down mode 4 */ +/** + * @} + */ + +/** + * @defgroup PWC_PDMode_IO_Sel IO state config in Power down mode + * @{ + */ +#define PWC_PD_IO_KEEP1 (0x00U) /*!< IO state retain in PD mode and configurable after wakeup */ +#define PWC_PD_IO_KEEP2 (PWC_PWRC0_IORTN_0) /*!< IO state retain in PD mode and configurable after wakeup & set IORTN[1:0]=00b */ +#define PWC_PD_IO_HIZ (PWC_PWRC0_IORTN_1) /*!< IO state switch to HiZ */ +/** + * @} + */ + +/** + * @defgroup PWC_PD_VCAP_Sel Wakeup speed config in Power down mode + * @{ + */ +#define PWC_PD_VCAP_0P1UF (0x00U) /*!< VCAP1/VCAP2 = 0.1uF x2 or 0.22uF x1 */ +#define PWC_PD_VCAP_0P047UF (0x01U) /*!< VCAP1/VCAP2 = 0.047uF x2 or 0.1uF x1 */ +/** + * @} + */ + +/** + * @defgroup PWC_STOP_DRV_Sel Drive capacity while enter stop mode + * @{ + */ +#define PWC_STOP_DRV_HIGH (0x00U) /*!< Enter stop mode from high speed mode */ +#define PWC_STOP_DRV_LOW (PWC_PWRC1_STPDAS) /*!< Enter stop mode from ultra low speed mode */ +/** + * @} + */ + +/** + * @defgroup PWC_STOP_EXBUS_Sel ExBus status while enter stop mode + * @{ + */ +#define PWC_STOP_EXBUS_HIZ (0x00U) /*!< Ex-Bus Hiz in stop mode */ +#define PWC_STOP_EXBUS_HOLD (PWC_STPMCR_EXBUSOE) /*!< Ex-Bus keep in stop mode */ +/** + * @} + */ + +/** + * @defgroup PWC_STOP_CLK_Sel System clock setting after wake-up from stop mode + * @{ + */ +#define PWC_STOP_CLK_KEEP (0x00U) /*!< Keep System clock setting after wake-up from stop mode */ +#define PWC_STOP_CLK_MRC (PWC_STPMCR_CKSMRC) /*!< System clock switch to MRC after wake-up from stop mode */ + +/** + * @} + */ + +/** + * @defgroup STOP_FLASH_WAIT_Sel Whether wait flash stable or not after wake-up from stop mode + * @{ + */ +#define PWC_STOP_FLASH_WAIT_ON (0x00U) /*!< Wait flash stable after wake-up from stop mode */ +#define PWC_STOP_FLASH_WAIT_OFF (PWC_STPMCR_FLNWT) /*!< Don't wait flash stable after wake-up from stop mode */ +/** + * @} + */ + +/** + * @defgroup PWC_RAM_Config Operating mode for RAM Config + * @{ + */ +#define PWC_RAM_HIGH_SPEED (0x8043U) /*!< MCU operating under high frequency (lower than 240MHz) */ +#define PWC_RAM_ULOW_SPEED (0x9062U) /*!< MCU operating under ultra low frequency (lower than 8MHz) */ +/** + * @} + */ + +/** + * @defgroup PWC_PD_Periph_Ram Peripheral ram to power down + * @{ + */ +#define PWC_RAM_PD_CAN1 (PWC_PRAMLPC_PRAMPDC0) +#define PWC_RAM_PD_CAN2 (PWC_PRAMLPC_PRAMPDC1) +#define PWC_RAM_PD_CACHE (PWC_PRAMLPC_PRAMPDC2) +#define PWC_RAM_PD_USBFS (PWC_PRAMLPC_PRAMPDC3) +#define PWC_RAM_PD_USBHS (PWC_PRAMLPC_PRAMPDC4) +#define PWC_RAM_PD_ETHERTX (PWC_PRAMLPC_PRAMPDC5) +#define PWC_RAM_PD_ETHERRX (PWC_PRAMLPC_PRAMPDC6) +#define PWC_RAM_PD_SDIO1 (PWC_PRAMLPC_PRAMPDC7) +#define PWC_RAM_PD_SDIO2 (PWC_PRAMLPC_PRAMPDC8) +#define PWC_RAM_PD_NFC (PWC_PRAMLPC_PRAMPDC9) +#define PWC_RAM_PD_ALL (0x3FFU) + +/** + * @} + */ + +/** + * @defgroup PWC_PD_Ram Peripheral ram to power down + * @{ + */ +#define PWC_RAM_PD_SRAM1_1 (PWC_RAMPC0_RAMPDC0) /*< 0x20000000 ~ 0x2000FFFF */ +#define PWC_RAM_PD_SRAM1_2 (PWC_RAMPC0_RAMPDC1) /*< 0x20010000 ~ 0x2001FFFF */ +#define PWC_RAM_PD_SRAM2_1 (PWC_RAMPC0_RAMPDC2) /*< 0x20020000 ~ 0x2002FFFF */ +#define PWC_RAM_PD_SRAM2_2 (PWC_RAMPC0_RAMPDC3) /*< 0x20030000 ~ 0x2003FFFF */ +#define PWC_RAM_PD_SRAM3_1 (PWC_RAMPC0_RAMPDC4) /*< 0x20040000 ~ 0x2004FFFF */ +#define PWC_RAM_PD_SRAM3_2 (PWC_RAMPC0_RAMPDC5) /*< 0x20050000 ~ 0x20057FFF */ +#define PWC_RAM_PD_SRAM4 (PWC_RAMPC0_RAMPDC6) /*< 0x20058000 ~ 0x2005FFFF */ +#define PWC_RAM_PD_SRAMH_1 (PWC_RAMPC0_RAMPDC7) /*< 0x1FFE0000 ~ 0x1FFE7FFF */ +#define PWC_RAM_PD_SRAMH_2 (PWC_RAMPC0_RAMPDC8) /*< 0x1FFE8000 ~ 0x1FFEFFFF */ +#define PWC_RAM_PD_SRAMH_3 (PWC_RAMPC0_RAMPDC9) /*< 0x1FFF0000 ~ 0x1FFF7FFF */ +#define PWC_RAM_PD_SRAMH_4 (PWC_RAMPC0_RAMPDC10) /*< 0x1FFF8000 ~ 0x1FFFFFFF */ +/** + * @} + */ + +/** + * @defgroup PWC_LVD_Channel PWC LVD channel + * @{ + */ +#define PWC_LVD_CH1 (0x00U) +#define PWC_LVD_CH2 (0x01U) +/** + * @} + */ + +/** + * @defgroup PWC_LVD_Config PWC LVD Config + * @{ + */ +#define PWC_LVD_ON (PWC_PVDCR0_PVD1EN) +#define PWC_LVD_OFF (0x00U) +/** + * @} + */ + +/** + * @defgroup PWC_LVD_Exception_Type_Sel PWC LVD Exception Type Select + * @{ + */ +#define PWC_LVD_EXP_TYPE_NONE (0x00U) +#define PWC_LVD_EXP_TYPE_INT (0x0101U) +#define PWC_LVD_EXP_TYPE_NMI (0x0001U) +#define PWC_LVD_EXP_TYPE_RST (PWC_PVDCR1_PVD1IRE | PWC_PVDCR1_PVD1IRS) + +/** + * @} + */ + +/** + * @defgroup PWC_LVD_CMP_Config PWC LVD Compare Config + * @{ + */ +#define PWC_LVD_CMP_OFF (0x00U) +#define PWC_LVD_CMP_ON (PWC_PVDCR1_PVD1CMPOE) +/** + * @} + */ + +/** + * @defgroup PWC_LVD_DF_Config LVD digital filter ON or OFF + * @{ + */ +#define PWC_LVD_FILTER_ON (0x00U) +#define PWC_LVD_FILTER_OFF (0x01U) +/** + * @} + */ + +/** + * @defgroup PWC_LVD_DFS_Clk_Sel LVD digital filter sample ability + * @note modified this value must when PWC_LVD_FILTER_OFF + * @{ + */ +#define PWC_LVD_FILTER_LRC_DIV4 (0x00UL << PWC_PVDFCR_PVD1NFCKS_POS) /*!< 0.25 LRC cycle */ +#define PWC_LVD_FILTER_LRC_DIV2 (0x01UL << PWC_PVDFCR_PVD1NFCKS_POS) /*!< 0.5 LRC cycle */ +#define PWC_LVD_FILTER_LRC_DIV1 (0x02UL << PWC_PVDFCR_PVD1NFCKS_POS) /*!< 1 LRC cycle */ +#define PWC_LVD_FILTER_LRC_MUL2 (0x03UL << PWC_PVDFCR_PVD1NFCKS_POS) /*!< 2 LRC cycles */ + +/** + * @} + */ + +/** + * @defgroup PWC_LVD_Detection_Voltage_Sel PWC LVD Detection voltage + * @{ + * @note | HC32F472 || HC32F451,HC32F452 || || || +* | HC32F4A0 || HC32F460 || HC32M423/HC32M424 || HC32F120/HC32M120/HC32F160 || + * | LVD1 | LVD2 || LVD1 | LVD2 || LVD1 | LVD2 || LVD || + * LVL0 | 2.0V | 2.1V || 2.0V | 2.1V || 4.29V ~ 4.39V || 3.92V ~ 4.07V || + * LVL1 | 2.1V | 2.3V || 2.1V | 2.3V || 4.14V ~ 4.23V || 3.67V ~ 3.77V || + * LVL2 | 2.3V | 2.5V || 2.3V | 2.5V || 4.02V ~ 4.14V || 3.06V ~ 3.15V || + * LVL3 | 2.5V | 2.6V || 2.5V | 2.6V || 3.84V ~ 3.96V || 2.96V ~ 3.04V || + * LVL4 | 2.6V | 2.7V || 2.6V | 2.6V || 3.10V ~ 3.20V || 2.86V ~ 2.94V || + * LVL5 | 2.7V | 2.8V || 2.6V | 2.8V || 3.00V ~ 3.09V || 2.75V ~ 2.83V || + * LVL6 | 2.8V | 2.9V || 2.8V | 2.9V || 2.90V ~ 2.99V || 2.65V ~ 2.73V || + * LVL7 | 2.9V | --- || 2.9V | --- || 2.79V ~ 2.87V || 2.55V ~ 2.63V || + * LVL8 | --- | --- || --- | --- || 2.68V ~ 2.75V || 2.45V ~ 2.52V || + * LVL9 | --- | --- || --- | --- || 2.34V ~ 2.41V || 2.04V ~ 2.11V || + * LVL10 | --- | --- || --- | --- || 2.14V ~ 2.21V || 1.94V ~ 2.00V || + * LVL11 | --- | --- || --- | --- || 1.94V ~ 2.01V || 1.84V ~ 1.90V || + * LVL12 | --- | --- || --- | --- || 1.84V ~ 1.90V || ------------- || + * EXVCC | --- | EXVCC || --- | EXVC C || ---- | EXVCC || EXVCC || + */ +#define PWC_LVD_THRESHOLD_LVL0 (0x00U) +#define PWC_LVD_THRESHOLD_LVL1 (0x01U) +#define PWC_LVD_THRESHOLD_LVL2 (0x02U) +#define PWC_LVD_THRESHOLD_LVL3 (0x03U) +#define PWC_LVD_THRESHOLD_LVL4 (0x04U) +#define PWC_LVD_THRESHOLD_LVL5 (0x05U) +#define PWC_LVD_THRESHOLD_LVL6 (0x06U) +#define PWC_LVD_THRESHOLD_LVL7 (0x07U) +#define PWC_LVD_EXTVCC (0x07U) + +/** + * @} + */ + +/** + * @defgroup PWC_LVD_TRIG_Sel LVD trigger setting + * @{ + */ +#define PWC_LVD_TRIG_FALLING (0x00UL << PWC_PVDICR_PVD1EDGS_POS) +#define PWC_LVD_TRIG_RISING (0x01UL << PWC_PVDICR_PVD1EDGS_POS) +#define PWC_LVD_TRIG_BOTH (0x02UL << PWC_PVDICR_PVD1EDGS_POS) + +/** + * @} + */ + +/** + * @defgroup PWC_LVD_Flag LVD flag + * @{ + */ +#define PWC_LVD1_FLAG_DETECT (PWC_PVDDSR_PVD1DETFLG) /*!< VCC across VLVD1 */ +#define PWC_LVD2_FLAG_DETECT (PWC_PVDDSR_PVD2DETFLG) /*!< VCC across VLVD2 */ +#define PWC_LVD1_FLAG_MON (PWC_PVDDSR_PVD1MON) /*!< VCC > VLVD1 */ +#define PWC_LVD2_FLAG_MON (PWC_PVDDSR_PVD2MON) /*!< VCC > VLVD2 */ + +/** + * @} + */ + +/** + * @defgroup PWC_WKUP_Event_Sel Power down mode wakeup event selection + * @{ + */ +#define PWC_PD_WKUP0_POS (0U) +#define PWC_PD_WKUP1_POS (8U) +#define PWC_PD_WKUP2_POS (16U) +#define PWC_PD_WKUP_WKUP00 (PWC_PDWKE0_WKE00 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP01 (PWC_PDWKE0_WKE01 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP02 (PWC_PDWKE0_WKE02 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP03 (PWC_PDWKE0_WKE03 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP10 (PWC_PDWKE0_WKE10 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP11 (PWC_PDWKE0_WKE11 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP12 (PWC_PDWKE0_WKE12 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP13 (PWC_PDWKE0_WKE13 << PWC_PD_WKUP0_POS) +#define PWC_PD_WKUP_WKUP20 (PWC_PDWKE1_WKE20 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP21 (PWC_PDWKE1_WKE21 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP22 (PWC_PDWKE1_WKE22 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP23 (PWC_PDWKE1_WKE23 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP30 (PWC_PDWKE1_WKE30 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP31 (PWC_PDWKE1_WKE31 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP32 (PWC_PDWKE1_WKE32 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_WKUP33 (PWC_PDWKE1_WKE33 << PWC_PD_WKUP1_POS) +#define PWC_PD_WKUP_LVD1 (PWC_PDWKE2_VD1WKE << PWC_PD_WKUP2_POS) +#define PWC_PD_WKUP_LVD2 (PWC_PDWKE2_VD2WKE << PWC_PD_WKUP2_POS) +#define PWC_PD_WKUP_NMI (PWC_PDWKE2_NMIWKE << PWC_PD_WKUP2_POS) +#define PWC_PD_WKUP_RTCPRD (PWC_PDWKE2_RTCPRDWKE << PWC_PD_WKUP2_POS) +#define PWC_PD_WKUP_RTCALM (PWC_PDWKE2_RTCALMWKE << PWC_PD_WKUP2_POS) +#define PWC_PD_WKUP_WKTM (PWC_PDWKE2_WKTMWKE << PWC_PD_WKUP2_POS) +/** + * @} + */ + +/** + * @defgroup PWC_WKUP_Trigger_Event_Sel Power down mode wakeup event selection to set trigger edge. + * @{ + */ +#define PWC_PD_WKUP_TRIG_LVD1 (PWC_PDWKES_VD1EGS) +#define PWC_PD_WKUP_TRIG_LVD2 (PWC_PDWKES_VD2EGS) +#define PWC_PD_WKUP_TRIG_WKUP0 (PWC_PDWKES_WK0EGS) +#define PWC_PD_WKUP_TRIG_WKUP1 (PWC_PDWKES_WK1EGS) +#define PWC_PD_WKUP_TRIG_WKUP2 (PWC_PDWKES_WK2EGS) +#define PWC_PD_WKUP_TRIG_WKUP3 (PWC_PDWKES_WK3EGS) + +#define PWC_PD_WKUP_TRIG_ALL (PWC_PD_WKUP_TRIG_LVD1 | PWC_PD_WKUP_TRIG_LVD2 | PWC_PD_WKUP_TRIG_WKUP0 | \ + PWC_PD_WKUP_TRIG_WKUP1 | PWC_PD_WKUP_TRIG_WKUP2 | PWC_PD_WKUP_TRIG_WKUP3) +/** + * @} + */ + +/** + * @defgroup PWC_WKUP_Trigger_Edge_Sel Power down mode wakeup trigger edge selection + * @{ + */ +#define PWC_PD_WKUP_TRIG_FALLING (0x00U) +#define PWC_PD_WKUP_TRIG_RISING (0x01U) +/** + * @} + */ + +/** + * @defgroup PWC_WKUP_Event_Flag_Sel Power down mode wakeup Event status selection + * @{ + */ +#define PWC_PD_WKUP_FLAG0_POS (0U) +#define PWC_PD_WKUP_FLAG1_POS (8U) +#define PWC_PD_WKUP_FLAG_WKUP0 (PWC_PDWKF0_PTWK0F << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_WKUP1 (PWC_PDWKF0_PTWK1F << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_WKUP2 (PWC_PDWKF0_PTWK2F << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_WKUP3 (PWC_PDWKF0_PTWK3F << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_LVD1 (PWC_PDWKF0_VD1WKF << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_LVD2 (PWC_PDWKF0_VD2WKF << PWC_PD_WKUP_FLAG0_POS) +#define PWC_PD_WKUP_FLAG_RTCPRD (PWC_PDWKF1_RTCPRDWKF << PWC_PD_WKUP_FLAG1_POS) +#define PWC_PD_WKUP_FLAG_RTCALM (PWC_PDWKF1_RTCALMWKF << PWC_PD_WKUP_FLAG1_POS) +#define PWC_PD_WKUP_FLAG_WKTM (PWC_PDWKF1_WKTMWKF << PWC_PD_WKUP_FLAG1_POS) + +#define PWC_PD_WKUP_FLAG_ALL (PWC_PD_WKUP_FLAG_WKUP0 | PWC_PD_WKUP_FLAG_WKUP1 | PWC_PD_WKUP_FLAG_WKUP2 | \ + PWC_PD_WKUP_FLAG_WKUP3 | PWC_PD_WKUP_FLAG_LVD1 | PWC_PD_WKUP_FLAG_LVD2 | \ + PWC_PD_WKUP_FLAG_RTCPRD | PWC_PD_WKUP_FLAG_RTCALM | PWC_PD_WKUP_FLAG_WKTM) +/** + * @} + */ + +/** + * @defgroup PWC_Monitor_Power PWC Power Monitor voltage definition + * @{ + */ +#define PWC_PWR_MON_IREF (0x00U) /*!< Internal reference voltage */ +#define PWC_PWR_MON_VBAT_DIV2 (PWC_PWRC4_ADBUFS) /*!< 1/2 VBAT voltage */ +/** + * @} + */ + +/** + * @defgroup PWC_VBAT_Reference_Voltage PWC VBAT Reference Voltage + * @{ + */ +#define PWC_VBAT_REF_VOL_1P8V (0x00U) /*!< Vbat reference voltage is 1.8V */ +#define PWC_VBAT_REF_VOL_2P1V (0x01U) /*!< Vbat reference voltage is 2.1V */ +/** + * @} + */ + +/** + * @defgroup PWC_BACKUP_RAM_Flag PWC Backup RAM Flag + * @{ + */ +#define PWC_BACKUP_RAM_FLAG_RAMPDF (PWC_VBATCR_RAMPDF) /*!< Backup RAM power down flag */ +#define PWC_BACKUP_RAM_FLAG_RAMVALID (PWC_VBATCR_RAMVALID) /*!< Backup RAM read/write flag */ +/** + * @} + */ + +/** + * @defgroup PWC_WKT_State PWC WKT State + * @{ + */ +#define PWC_WKT_OFF (0x00U) +#define PWC_WKT_ON (PWC_WKTC2_WKTCE) +/** + * @} + */ + +/** + * @defgroup PWC_WKT_Clock_Source PWC WKT Clock Source + * @{ + */ +#define PWC_WKT_CLK_SRC_64HZ ((0x00U << PWC_WKTC2_WKCKS_POS)) /*!< 64Hz Clock */ +#define PWC_WKT_CLK_SRC_XTAL32 ((0x01U << PWC_WKTC2_WKCKS_POS)) /*!< XTAL32 Clock */ +#define PWC_WKT_CLK_SRC_RTCLRC ((0x02U << PWC_WKTC2_WKCKS_POS)) /*!< RTCLRC Clock */ +/** + * @} + */ + +/** + * @defgroup PWC_Ldo_Sel PWC LDO Selection + * @{ + */ +#define PWC_LDO_HRC (PWC_PWRC1_VHRCSD) +#define PWC_LDO_PLL (PWC_PWRC1_VPLLSD) +#define PWC_LDO_MASK (PWC_LDO_HRC | PWC_LDO_PLL) +/** + * @} + */ + +/** + * @defgroup PWC_REG_Write_Unlock_Code PWC register unlock code. + * @brief Lock/unlock Code for each module + * PWC_UNLOCK_CODE0: + * Below registers are locked in CLK module. + * XTALCFGR, XTALSTBCR, XTALCR, XTALSTDCR, XTALSTDSR, HRCTRM, HRCCR, + * MRCTRM, MRCCR, PLLCFGR, PLLCR, UPLLCFGR, UPLLCR, OSCSTBSR, CKSWR, + * SCFGR, USBCKCFGR, TPIUCKCFGR, MCO1CFGR, MCO2CFGR, XTAL32CR, + * XTALC32CFGR, XTAL32NFR, LRCCR, LRCTRM. + * PWC_UNLOCK_CODE1: + * Below registers are locked in PWC module. + * PWRC0, PWRC1, PWRC2, PWRC3, PDWKE0, PDWKE1, PDWKE2, PDWKES, PDWKF0, + * PDWKF1, PWCMR, PWR_STPMCR, RAMPC0, RAMOPM. + * Below registers are locked in CLK module. + * PERICKSEL, I2SCKSEL, + * Below register is locked in RMU module. + * RSTF0 + * PWC_UNLOCK_CODE2: + * Below registers are locked in PWC module. + * PVDCR0, PVDCR1, PVDFCR, PVDLCR, PVDICR, PVDDSR + * @{ + */ +#define PWC_WRITE_ENABLE (0xA500U) +#define PWC_UNLOCK_CODE0 (0xA501U) +#define PWC_UNLOCK_CODE1 (0xA502U) +#define PWC_UNLOCK_CODE2 (0xA508U) + +/** + * @brief PWC FCG0 Unlock/Lock code + */ +#define PWC_FCG0_REG_UNLOCK_KEY (0xA5A50001UL) +#define PWC_FCG0_REG_LOCK_KEY (0xA5A50000UL) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup PWC_Global_Functions + * @{ + */ +/** + * @brief Lock PWC, CLK, RMU register. + * @param [in] u16Module Lock code for each module. + * @arg PWC_UNLOCK_CODE0 + * @arg PWC_UNLOCK_CODE1 + * @arg PWC_UNLOCK_CODE2 + * @retval None + */ +__STATIC_INLINE void PWC_REG_Lock(uint16_t u16Module) +{ + CM_PWC->FPRC = (PWC_WRITE_ENABLE | (uint16_t)((uint16_t)(~u16Module) & (CM_PWC->FPRC))); +} + +/** + * @brief Unlock PWC, CLK, RMU register. + * @param [in] u16Module Unlock code for each module. + * @arg PWC_UNLOCK_CODE0 + * @arg PWC_UNLOCK_CODE1 + * @arg PWC_UNLOCK_CODE2 + * @retval None + */ +__STATIC_INLINE void PWC_REG_Unlock(uint16_t u16Module) +{ + SET_REG16_BIT(CM_PWC->FPRC, u16Module); +} + +/** + * @brief Lock PWC_FCG0 register . + * @param None + * @retval None + */ +__STATIC_INLINE void PWC_FCG0_REG_Lock(void) +{ + WRITE_REG32(CM_PWC->FCG0PC, PWC_FCG0_REG_LOCK_KEY); +} + +/** + * @brief Unlock PWR_FCG0 register. + * @param None + * @retval None + * @note Call this function before FCG_Fcg0PeriphClockCmd() + */ +__STATIC_INLINE void PWC_FCG0_REG_Unlock(void) +{ + WRITE_REG32(CM_PWC->FCG0PC, PWC_FCG0_REG_UNLOCK_KEY); +} + +/* PWC PD Function */ +void PWC_PD_Enter(void); +int32_t PWC_PD_StructInit(stc_pwc_pd_mode_config_t *pstcPDModeConfig); +int32_t PWC_PD_Config(const stc_pwc_pd_mode_config_t *pstcPDModeConfig); +void PWC_PD_WakeupCmd(uint32_t u32Event, en_functional_state_t enNewState); +void PWC_PD_SetWakeupTriggerEdge(uint8_t u8Event, uint8_t u8TrigEdge); +en_flag_status_t PWC_PD_GetWakeupStatus(uint16_t u16Flag); +void PWC_PD_ClearWakeupStatus(uint16_t u16Flag); +void PWC_PD_PeriphRamCmd(uint32_t u32PeriphRam, en_functional_state_t enNewState); +void PWC_PD_RamCmd(uint32_t u32Ram, en_functional_state_t enNewState); + +/* PWC WKTM Function */ +void PWC_WKT_Config(uint16_t u16ClkSrc, uint16_t u16CmpVal); +void PWC_WKT_SetCompareValue(uint16_t u16CmpVal); +uint16_t PWC_WKT_GetCompareValue(void); +void PWC_WKT_Cmd(en_functional_state_t enNewState); +en_flag_status_t PWC_WKT_GetStatus(void); +void PWC_WKT_ClearStatus(void); + +void PWC_RamModeConfig(uint16_t u16Mode); + +/* PWC Sleep Function */ +void PWC_SLEEP_Enter(void); + +/* PWC Stop Function */ +void PWC_STOP_Enter(void); +int32_t PWC_STOP_StructInit(stc_pwc_stop_mode_config_t *pstcStopConfig); +int32_t PWC_STOP_Config(const stc_pwc_stop_mode_config_t *pstcStopConfig); +void PWC_STOP_ClockSelect(uint8_t u8Clock); +void PWC_STOP_SetDrv(uint8_t u8StopDrv); +void PWC_STOP_FlashWaitCmd(en_functional_state_t enNewState); + +void PWC_STOP_ExBusHoldConfig(uint16_t u16ExBusHold); + +/* PWC Speed Switch Function */ +int32_t PWC_HighSpeedToLowSpeed(void); +int32_t PWC_LowSpeedToHighSpeed(void); + +/* PWC LDO Function */ +void PWC_LDO_Cmd(uint16_t u16Ldo, en_functional_state_t enNewState); + +/* PWC LVD Function, LVD for PVD while HC32F460, HC32F451, HC32F452 and HC32F4A0 */ +int32_t PWC_LVD_Init(uint8_t u8Ch, const stc_pwc_lvd_init_t *pstcLvdInit); +int32_t PWC_LVD_StructInit(stc_pwc_lvd_init_t *pstcLvdInit); +void PWC_LVD_Cmd(uint8_t u8Ch, en_functional_state_t enNewState); +void PWC_LVD_ExtInputCmd(en_functional_state_t enNewState); +void PWC_LVD_CompareOutputCmd(uint8_t u8Ch, en_functional_state_t enNewState); +void PWC_LVD_DigitalFilterCmd(uint8_t u8Ch, en_functional_state_t enNewState); +void PWC_LVD_SetFilterClock(uint8_t u8Ch, uint32_t u32Clock); +void PWC_LVD_SetThresholdVoltage(uint8_t u8Ch, uint32_t u32Voltage); +void PWC_LVD_ClearStatus(uint8_t u8Flag); +en_flag_status_t PWC_LVD_GetStatus(uint8_t u8Flag); + +/* PWC Power Monitor Function */ +void PWC_PowerMonitorCmd(en_functional_state_t enNewState); +void PWC_SetPowerMonitorVoltageSrc(uint8_t u8VoltageSrc); + +/* PWC VBAT Function */ +void PWC_VBAT_SetMonitorVoltage(uint8_t u8RefVoltage); +void PWC_VBAT_MonitorCmd(en_functional_state_t enNewState); +en_flag_status_t PWC_VBAT_GetVoltageStatus(void); +void PWC_VBAT_VoltageDivMonitorCmd(en_functional_state_t enNewState); +void PWC_VBAT_Reset(void); +void PWC_VBAT_PowerCmd(en_functional_state_t enNewState); + +/* PWC Backup RAM Function */ +void PWC_BKR_PowerCmd(en_functional_state_t enNewState); +en_flag_status_t PWC_BKR_GetStatus(uint8_t u8Flag); +void PWC_BKR_Write(uint8_t u8RegNum, uint8_t u8RegVal); +uint8_t PWC_BKR_Read(uint8_t u8RegNum); + +/* PWC RAM Function */ + +/** + * @} + */ + +#endif /* LL_PWC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_PWC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_qspi.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_qspi.h new file mode 100644 index 00000000..9b214659 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_qspi.h @@ -0,0 +1,445 @@ +/** + ******************************************************************************* + * @file hc32_ll_qspi.h + * @brief This file contains all the functions prototypes of the QSPI driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_QSPI_H__ +#define __HC32_LL_QSPI_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_QSPI + * @{ + */ + +#if (LL_QSPI_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup QSPI_Global_Types QSPI Global Types + * @{ + */ + +/** + * @brief QSPI initialization structure definition + */ +typedef struct { + uint32_t u32ClockDiv; /*!< Specifies the clock division. + This parameter can be a value of @ref QSPI_Clock_Division */ + uint32_t u32SpiMode; /*!< Specifies the SPI mode. + This parameter can be a value of @ref QSPI_SPI_Mode */ + uint32_t u32PrefetchMode; /*!< Specifies the prefetch mode. + This parameter can be a value of @ref QSPI_Prefetch_Mode */ + uint32_t u32ReadMode; /*!< Specifies the read mode. + This parameter can be a value of @ref QSPI_Read_Mode */ + uint32_t u32DummyCycle; /*!< Specifies the number of dummy cycles. + This parameter can be a value of @ref QSPI_Dummy_Cycle */ + uint32_t u32AddrWidth; /*!< Specifies the address width. + This parameter can be a value of @ref QSPI_Addr_Width */ + uint32_t u32SetupTime; /*!< Specifies the advance time of QSSN setup. + This parameter can be a value of @ref QSPI_QSSN_Setup_Time */ + uint32_t u32ReleaseTime; /*!< Specifies the delay time of QSSN release. + This parameter can be a value of @ref QSPI_QSSN_Release_Time */ + uint32_t u32IntervalTime; /*!< Specifies the minimum interval time of QSSN. + This parameter can be a value of @ref QSPI_QSSN_Interval_Time */ +} stc_qspi_init_t; + +/** + * @brief QSPI Custom read mode structure definition + */ +typedef struct { + uint32_t u32InstrProtocol; /*!< Specifies the instruction stage protocol. + This parameter can be a value of @ref QSPI_Instruction_Protocol */ + uint32_t u32AddrProtocol; /*!< Specifies the address stage protocol. + This parameter can be a value of @ref QSPI_Addr_Protocol */ + uint32_t u32DataProtocol; /*!< Specifies the data stage protocol. + This parameter can be a value of @ref QSPI_Data_Protocol */ + uint8_t u8InstrCode; /*!< Specifies the instruction code in custom read mode. + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xFF */ +} stc_qspi_custom_mode_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup QSPI_Global_Macros QSPI Global Macros + * @{ + */ + +/* QSPI memory mapping base and end address */ +#define QSPI_ROM_BASE (0x98000000UL) +#define QSPI_ROM_END (0x9BFFFFFFUL) + +/** + * @defgroup QSPI_Clock_Division QSPI Clock Division + * @{ + */ +#define QSPI_CLK_DIV2 (0x01UL << QSPI_CR_DIV_POS) /*!< Clock division by 2 */ +#define QSPI_CLK_DIV3 (0x02UL << QSPI_CR_DIV_POS) /*!< Clock division by 3 */ +#define QSPI_CLK_DIV4 (0x03UL << QSPI_CR_DIV_POS) /*!< Clock division by 4 */ +#define QSPI_CLK_DIV5 (0x04UL << QSPI_CR_DIV_POS) /*!< Clock division by 5 */ +#define QSPI_CLK_DIV6 (0x05UL << QSPI_CR_DIV_POS) /*!< Clock division by 6 */ +#define QSPI_CLK_DIV7 (0x06UL << QSPI_CR_DIV_POS) /*!< Clock division by 7 */ +#define QSPI_CLK_DIV8 (0x07UL << QSPI_CR_DIV_POS) /*!< Clock division by 8 */ +#define QSPI_CLK_DIV9 (0x08UL << QSPI_CR_DIV_POS) /*!< Clock division by 9 */ +#define QSPI_CLK_DIV10 (0x09UL << QSPI_CR_DIV_POS) /*!< Clock division by 10 */ +#define QSPI_CLK_DIV11 (0x0AUL << QSPI_CR_DIV_POS) /*!< Clock division by 11 */ +#define QSPI_CLK_DIV12 (0x0BUL << QSPI_CR_DIV_POS) /*!< Clock division by 12 */ +#define QSPI_CLK_DIV13 (0x0CUL << QSPI_CR_DIV_POS) /*!< Clock division by 13 */ +#define QSPI_CLK_DIV14 (0x0DUL << QSPI_CR_DIV_POS) /*!< Clock division by 14 */ +#define QSPI_CLK_DIV15 (0x0EUL << QSPI_CR_DIV_POS) /*!< Clock division by 15 */ +#define QSPI_CLK_DIV16 (0x0FUL << QSPI_CR_DIV_POS) /*!< Clock division by 16 */ +#define QSPI_CLK_DIV17 (0x10UL << QSPI_CR_DIV_POS) /*!< Clock division by 17 */ +#define QSPI_CLK_DIV18 (0x11UL << QSPI_CR_DIV_POS) /*!< Clock division by 18 */ +#define QSPI_CLK_DIV19 (0x12UL << QSPI_CR_DIV_POS) /*!< Clock division by 19 */ +#define QSPI_CLK_DIV20 (0x13UL << QSPI_CR_DIV_POS) /*!< Clock division by 20 */ +#define QSPI_CLK_DIV21 (0x14UL << QSPI_CR_DIV_POS) /*!< Clock division by 21 */ +#define QSPI_CLK_DIV22 (0x15UL << QSPI_CR_DIV_POS) /*!< Clock division by 22 */ +#define QSPI_CLK_DIV23 (0x16UL << QSPI_CR_DIV_POS) /*!< Clock division by 23 */ +#define QSPI_CLK_DIV24 (0x17UL << QSPI_CR_DIV_POS) /*!< Clock division by 24 */ +#define QSPI_CLK_DIV25 (0x18UL << QSPI_CR_DIV_POS) /*!< Clock division by 25 */ +#define QSPI_CLK_DIV26 (0x19UL << QSPI_CR_DIV_POS) /*!< Clock division by 26 */ +#define QSPI_CLK_DIV27 (0x1AUL << QSPI_CR_DIV_POS) /*!< Clock division by 27 */ +#define QSPI_CLK_DIV28 (0x1BUL << QSPI_CR_DIV_POS) /*!< Clock division by 28 */ +#define QSPI_CLK_DIV29 (0x1CUL << QSPI_CR_DIV_POS) /*!< Clock division by 29 */ +#define QSPI_CLK_DIV30 (0x1DUL << QSPI_CR_DIV_POS) /*!< Clock division by 30 */ +#define QSPI_CLK_DIV31 (0x1EUL << QSPI_CR_DIV_POS) /*!< Clock division by 31 */ +#define QSPI_CLK_DIV32 (0x1FUL << QSPI_CR_DIV_POS) /*!< Clock division by 32 */ +#define QSPI_CLK_DIV33 (0x20UL << QSPI_CR_DIV_POS) /*!< Clock division by 33 */ +#define QSPI_CLK_DIV34 (0x21UL << QSPI_CR_DIV_POS) /*!< Clock division by 34 */ +#define QSPI_CLK_DIV35 (0x22UL << QSPI_CR_DIV_POS) /*!< Clock division by 35 */ +#define QSPI_CLK_DIV36 (0x23UL << QSPI_CR_DIV_POS) /*!< Clock division by 36 */ +#define QSPI_CLK_DIV37 (0x24UL << QSPI_CR_DIV_POS) /*!< Clock division by 37 */ +#define QSPI_CLK_DIV38 (0x25UL << QSPI_CR_DIV_POS) /*!< Clock division by 38 */ +#define QSPI_CLK_DIV39 (0x26UL << QSPI_CR_DIV_POS) /*!< Clock division by 39 */ +#define QSPI_CLK_DIV40 (0x27UL << QSPI_CR_DIV_POS) /*!< Clock division by 40 */ +#define QSPI_CLK_DIV41 (0x28UL << QSPI_CR_DIV_POS) /*!< Clock division by 41 */ +#define QSPI_CLK_DIV42 (0x29UL << QSPI_CR_DIV_POS) /*!< Clock division by 42 */ +#define QSPI_CLK_DIV43 (0x2AUL << QSPI_CR_DIV_POS) /*!< Clock division by 43 */ +#define QSPI_CLK_DIV44 (0x2BUL << QSPI_CR_DIV_POS) /*!< Clock division by 44 */ +#define QSPI_CLK_DIV45 (0x2CUL << QSPI_CR_DIV_POS) /*!< Clock division by 45 */ +#define QSPI_CLK_DIV46 (0x2DUL << QSPI_CR_DIV_POS) /*!< Clock division by 46 */ +#define QSPI_CLK_DIV47 (0x2EUL << QSPI_CR_DIV_POS) /*!< Clock division by 47 */ +#define QSPI_CLK_DIV48 (0x2FUL << QSPI_CR_DIV_POS) /*!< Clock division by 48 */ +#define QSPI_CLK_DIV49 (0x30UL << QSPI_CR_DIV_POS) /*!< Clock division by 49 */ +#define QSPI_CLK_DIV50 (0x31UL << QSPI_CR_DIV_POS) /*!< Clock division by 50 */ +#define QSPI_CLK_DIV51 (0x32UL << QSPI_CR_DIV_POS) /*!< Clock division by 51 */ +#define QSPI_CLK_DIV52 (0x33UL << QSPI_CR_DIV_POS) /*!< Clock division by 52 */ +#define QSPI_CLK_DIV53 (0x34UL << QSPI_CR_DIV_POS) /*!< Clock division by 53 */ +#define QSPI_CLK_DIV54 (0x35UL << QSPI_CR_DIV_POS) /*!< Clock division by 54 */ +#define QSPI_CLK_DIV55 (0x36UL << QSPI_CR_DIV_POS) /*!< Clock division by 55 */ +#define QSPI_CLK_DIV56 (0x37UL << QSPI_CR_DIV_POS) /*!< Clock division by 56 */ +#define QSPI_CLK_DIV57 (0x38UL << QSPI_CR_DIV_POS) /*!< Clock division by 57 */ +#define QSPI_CLK_DIV58 (0x39UL << QSPI_CR_DIV_POS) /*!< Clock division by 58 */ +#define QSPI_CLK_DIV59 (0x3AUL << QSPI_CR_DIV_POS) /*!< Clock division by 59 */ +#define QSPI_CLK_DIV60 (0x3BUL << QSPI_CR_DIV_POS) /*!< Clock division by 60 */ +#define QSPI_CLK_DIV61 (0x3CUL << QSPI_CR_DIV_POS) /*!< Clock division by 61 */ +#define QSPI_CLK_DIV62 (0x3DUL << QSPI_CR_DIV_POS) /*!< Clock division by 62 */ +#define QSPI_CLK_DIV63 (0x3EUL << QSPI_CR_DIV_POS) /*!< Clock division by 63 */ +#define QSPI_CLK_DIV64 (0x3FUL << QSPI_CR_DIV_POS) /*!< Clock division by 64 */ +/** + * @} + */ + +/** + * @defgroup QSPI_SPI_Mode QSPI SPI Mode + * @{ + */ +#define QSPI_SPI_MD0 (0UL) /*!< Selects SPI mode 0 */ +#define QSPI_SPI_MD3 (QSPI_CR_SPIMD3) /*!< Selects SPI mode 3 */ +/** + * @} + */ + +/** + * @defgroup QSPI_Prefetch_Mode QSPI Prefetch Mode + * @{ + */ +#define QSPI_PREFETCH_MD_INVD (0UL) /*!< Disable prefetch */ +#define QSPI_PREFETCH_MD_EDGE_STOP (QSPI_CR_PFE) /*!< Stop prefetch at the edge of byte */ +#define QSPI_PREFETCH_MD_IMMED_STOP (QSPI_CR_PFE | QSPI_CR_PFSAE) /*!< Stop prefetch at current position immediately */ +/** + * @} + */ + +/** + * @defgroup QSPI_Read_Mode QSPI Read Mode + * @{ + */ +#define QSPI_RD_MD_STD_RD (0UL) /*!< Standard read mode (no dummy cycles) */ +#define QSPI_RD_MD_FAST_RD (0x01UL << QSPI_CR_MDSEL_POS) /*!< Fast read mode (dummy cycles between address and data) */ +#define QSPI_RD_MD_DUAL_OUTPUT_FAST_RD (0x02UL << QSPI_CR_MDSEL_POS) /*!< Fast read dual output mode (data on 2 lines) */ +#define QSPI_RD_MD_DUAL_IO_FAST_RD (0x03UL << QSPI_CR_MDSEL_POS) /*!< Fast read dual I/O mode (address and data on 2 lines) */ +#define QSPI_RD_MD_QUAD_OUTPUT_FAST_RD (0x04UL << QSPI_CR_MDSEL_POS) /*!< Fast read quad output mode (data on 4 lines) */ +#define QSPI_RD_MD_QUAD_IO_FAST_RD (0x05UL << QSPI_CR_MDSEL_POS) /*!< Fast read quad I/O mode (address and data on 4 lines) */ +#define QSPI_RD_MD_CUSTOM_STANDARD_RD (0x06UL << QSPI_CR_MDSEL_POS) /*!< Custom standard read mode */ +#define QSPI_RD_MD_CUSTOM_FAST_RD (0x07UL << QSPI_CR_MDSEL_POS) /*!< Custom fast read mode */ +/** + * @} + */ + +/** + * @defgroup QSPI_Dummy_Cycle QSPI Dummy Cycle + * @{ + */ +#define QSPI_DUMMY_CYCLE3 (0UL) /*!< Dummy cycle is 3 */ +#define QSPI_DUMMY_CYCLE4 (0x01UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 4 */ +#define QSPI_DUMMY_CYCLE5 (0x02UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 5 */ +#define QSPI_DUMMY_CYCLE6 (0x03UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 6 */ +#define QSPI_DUMMY_CYCLE7 (0x04UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 7 */ +#define QSPI_DUMMY_CYCLE8 (0x05UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 8 */ +#define QSPI_DUMMY_CYCLE9 (0x06UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 9 */ +#define QSPI_DUMMY_CYCLE10 (0x07UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 10 */ +#define QSPI_DUMMY_CYCLE11 (0x08UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 11 */ +#define QSPI_DUMMY_CYCLE12 (0x09UL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 12 */ +#define QSPI_DUMMY_CYCLE13 (0x0AUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 13 */ +#define QSPI_DUMMY_CYCLE14 (0x0BUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 14 */ +#define QSPI_DUMMY_CYCLE15 (0x0CUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 15 */ +#define QSPI_DUMMY_CYCLE16 (0x0DUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 16 */ +#define QSPI_DUMMY_CYCLE17 (0x0EUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 15 */ +#define QSPI_DUMMY_CYCLE18 (0x0FUL << QSPI_FCR_DMCYCN_POS) /*!< Dummy cycle is 16 */ +/** + * @} + */ + +/** + * @defgroup QSPI_Addr_Width QSPI Address Width + * @{ + */ +#define QSPI_ADDR_WIDTH_8BIT (0x0U) /*!< QSPI address width is 8 bits */ +#define QSPI_ADDR_WIDTH_16BIT (QSPI_FCR_AWSL_0) /*!< QSPI address width is 16 bits */ +#define QSPI_ADDR_WIDTH_24BIT (QSPI_FCR_AWSL_1) /*!< QSPI address width is 24 bits */ +#define QSPI_ADDR_WIDTH_32BIT_INSTR_24BIT (QSPI_FCR_AWSL) /*!< QSPI address width is 32 bits and don't use 4-byte address read instruction code */ +#define QSPI_ADDR_WIDTH_32BIT_INSTR_32BIT (QSPI_FCR_AWSL | QSPI_FCR_FOUR_BIC) /*!< QSPI address width is 32 bits and use 4-byte address read instruction code */ +/** + * @} + */ + +/** + * @defgroup QSPI_QSSN_Setup_Time QSPI QSSN Setup Time + * @{ + */ +#define QSPI_QSSN_SETUP_ADVANCE_QSCK0P5 (0UL) /*!< Output QSSN signal 0.5 QSCK before the first rising edge of QSCK */ +#define QSPI_QSSN_SETUP_ADVANCE_QSCK1P5 (QSPI_FCR_SSNLD) /*!< Output QSSN signal 1.5 QSCK before the first rising edge of QSCK */ +/** + * @} + */ + +/** + * @defgroup QSPI_QSSN_Release_Time QSPI QSSN Release Time + * @{ + */ +#define QSPI_QSSN_RELEASE_DELAY_QSCK0P5 (0UL) /*!< Release QSSN signal 0.5 QSCK after the last rising edge of QSCK */ +#define QSPI_QSSN_RELEASE_DELAY_QSCK1P5 (QSPI_FCR_SSNHD) /*!< Release QSSN signal 1.5 QSCK after the last rising edge of QSCK */ +#define QSPI_QSSN_RELEASE_DELAY_QSCK32 (QSPI_CSCR_SSNW_0 << 8U) /*!< Release QSSN signal 32 QSCK after the last rising edge of QSCK */ +#define QSPI_QSSN_RELEASE_DELAY_QSCK128 (QSPI_CSCR_SSNW_1 << 8U) /*!< Release QSSN signal 128 QSCK after the last rising edge of QSCK */ +#define QSPI_QSSN_RELEASE_DELAY_INFINITE (QSPI_CSCR_SSNW << 8U) /*!< Never release QSSN signal after the last rising edge of QSCK */ +/** + * @} + */ + +/** + * @defgroup QSPI_QSSN_Interval_Time QSPI QSSN Interval Time + * @{ + */ +#define QSPI_QSSN_INTERVAL_QSCK1 (0UL) /*!< Minimum interval time is 1 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK2 (0x01UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 2 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK3 (0x02UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 3 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK4 (0x03UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 4 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK5 (0x04UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 5 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK6 (0x05UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 6 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK7 (0x06UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 7 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK8 (0x07UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 8 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK9 (0x08UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 9 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK10 (0x09UL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 10 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK11 (0x0AUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 11 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK12 (0x0BUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 12 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK13 (0x0CUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 13 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK14 (0x0DUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 14 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK15 (0x0EUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 15 QSCK */ +#define QSPI_QSSN_INTERVAL_QSCK16 (0x0FUL << QSPI_CSCR_SSHW_POS) /*!< Minimum interval time is 16 QSCK */ +/** + * @} + */ + +/** + * @defgroup QSPI_Instruction_Protocol QSPI Instruction Protocol + * @{ + */ +#define QSPI_INSTR_PROTOCOL_1LINE (0x0U) /*!< Instruction on 1 line */ +#define QSPI_INSTR_PROTOCOL_2LINE (QSPI_CR_IPRSL_0) /*!< Instruction on 2 lines */ +#define QSPI_INSTR_PROTOCOL_4LINE (QSPI_CR_IPRSL_1) /*!< Instruction on 4 lines */ +/** + * @} + */ + +/** + * @defgroup QSPI_Addr_Protocol QSPI Address Protocol + * @{ + */ +#define QSPI_ADDR_PROTOCOL_1LINE (0x0U) /*!< Address on 1 line */ +#define QSPI_ADDR_PROTOCOL_2LINE (QSPI_CR_APRSL_0) /*!< Address on 2 lines */ +#define QSPI_ADDR_PROTOCOL_4LINE (QSPI_CR_APRSL_1) /*!< Address on 4 lines */ +/** + * @} + */ + +/** + * @defgroup QSPI_Data_Protocol QSPI Data Protocol + * @{ + */ +#define QSPI_DATA_PROTOCOL_1LINE (0x0U) /*!< Data on 1 line */ +#define QSPI_DATA_PROTOCOL_2LINE (QSPI_CR_DPRSL_0) /*!< Data on 2 lines */ +#define QSPI_DATA_PROTOCOL_4LINE (QSPI_CR_DPRSL_1) /*!< Data on 4 lines */ +/** + * @} + */ + +/** + * @defgroup QSPI_WP_Pin_Level QSPI WP Pin Level + * @{ + */ +#define QSPI_WP_PIN_LOW (0x0U) /*!< WP(QSIO2) pin output low */ +#define QSPI_WP_PIN_HIGH (QSPI_FCR_WPOL) /*!< WP(QSIO2) pin output high */ +/** + * @} + */ + +/** + * @defgroup QSPI_Status_Flag QSPI Status Flag + * @{ + */ +#define QSPI_FLAG_DIRECT_COMM_BUSY (QSPI_SR_BUSY) /*!< Serial transfer being processed */ +#define QSPI_FLAG_XIP_MD (QSPI_SR_XIPF) /*!< XIP mode */ +#define QSPI_FLAG_ROM_ACCESS_ERR (QSPI_SR_RAER) /*!< ROM access detection status in direct communication mode */ +#define QSPI_FLAG_PREFETCH_BUF_FULL (QSPI_SR_PFFUL) /*!< Prefetch buffer is full */ +#define QSPI_FLAG_PREFETCH_STOP (QSPI_SR_PFAN) /*!< Prefetch function operating */ + +#define QSPI_FLAG_ALL (QSPI_FLAG_DIRECT_COMM_BUSY | QSPI_FLAG_XIP_MD | \ + QSPI_FLAG_ROM_ACCESS_ERR | QSPI_FLAG_PREFETCH_BUF_FULL | \ + QSPI_FLAG_PREFETCH_STOP) +#define QSPI_FLAG_CLR_ALL (QSPI_FLAG_ROM_ACCESS_ERR) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup QSPI_Global_Functions + * @{ + */ + +/** + * @brief Write data in direct communication mode. + * @param [in] u8Value Byte data. + * @retval None + */ +__STATIC_INLINE void QSPI_WriteDirectCommValue(uint8_t u8Value) +{ + WRITE_REG32(CM_QSPI->DCOM, u8Value); +} + +/** + * @brief Read data in communication mode. + * @param None + * @retval uint8_t Byte data. + */ +__STATIC_INLINE uint8_t QSPI_ReadDirectCommValue(void) +{ + return (uint8_t)CM_QSPI->DCOM; +} + +/* Initialization and configuration functions */ +void QSPI_DeInit(void); +int32_t QSPI_Init(const stc_qspi_init_t *pstcQspiInit); +int32_t QSPI_StructInit(stc_qspi_init_t *pstcQspiInit); +void QSPI_SetWpPinLevel(uint32_t u32Level); +void QSPI_SetPrefetchMode(uint32_t u32Mode); +void QSPI_SelectMemoryBlock(uint8_t u8Block); +void QSPI_SetReadMode(uint32_t u32Mode); +int32_t QSPI_CustomReadConfig(const stc_qspi_custom_mode_t *pstcCustomMode); +void QSPI_XipModeCmd(uint8_t u8ModeCode, en_functional_state_t enNewState); + +/* Transfer and receive data functions */ +void QSPI_EnterDirectCommMode(void); +void QSPI_ExitDirectCommMode(void); +void QSPI_WriteDirectCommValue(uint8_t u8Value); +uint8_t QSPI_ReadDirectCommValue(void); + +/* Interrupt and flag management functions */ +uint8_t QSPI_GetPrefetchBufSize(void); +en_flag_status_t QSPI_GetStatus(uint32_t u32Flag); +void QSPI_ClearStatus(uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_QSPI_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_QSPI_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rmu.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rmu.h new file mode 100644 index 00000000..1852a91f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rmu.h @@ -0,0 +1,130 @@ +/** + ******************************************************************************* + * @file hc32_ll_rmu.h + * @brief This file contains all the functions prototypes of the RMU driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_RMU_H__ +#define __HC32_LL_RMU_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_RMU + * @{ + */ +#if (LL_RMU_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup RMU_Global_Macros RMU Global Macros + * @{ + */ + +/** + * @defgroup RMU_ResetCause Rmu reset cause + * @{ + */ +#define RMU_FLAG_PWR_ON (RMU_RSTF0_PORF) /*!< Power on reset */ +#define RMU_FLAG_PIN (RMU_RSTF0_PINRF) /*!< Reset pin reset */ +#define RMU_FLAG_BROWN_OUT (RMU_RSTF0_BORF) /*!< Brown-out reset */ +#define RMU_FLAG_PVD1 (RMU_RSTF0_PVD1RF) /*!< Program voltage Detection 1 reset */ +#define RMU_FLAG_PVD2 (RMU_RSTF0_PVD2RF) /*!< Program voltage Detection 2 reset */ +#define RMU_FLAG_WDT (RMU_RSTF0_WDRF) /*!< Watchdog timer reset */ +#define RMU_FLAG_SWDT (RMU_RSTF0_SWDRF) /*!< Special watchdog timer reset */ +#define RMU_FLAG_PWR_DOWN (RMU_RSTF0_PDRF) /*!< Power down reset */ +#define RMU_FLAG_SW (RMU_RSTF0_SWRF) /*!< Software reset */ +#define RMU_FLAG_MPU_ERR (RMU_RSTF0_MPUERF) /*!< Mpu error reset */ +#define RMU_FLAG_RAM_PARITY_ERR (RMU_RSTF0_RAPERF) /*!< Ram parity error reset */ +#define RMU_FLAG_RAM_ECC (RMU_RSTF0_RAECRF) /*!< Ram ECC reset */ +#define RMU_FLAG_CLK_ERR (RMU_RSTF0_CKFERF) /*!< Clk frequency error reset */ +#define RMU_FLAG_XTAL_ERR (RMU_RSTF0_XTALERF) /*!< Xtal error reset */ +#define RMU_FLAG_CPU_LOCKUP (RMU_RSTF0_LKUPRF) /*!< M4 Lockup reset */ +#define RMU_FLAG_MX (RMU_RSTF0_MULTIRF) /*!< Multiply reset cause */ +#define RMU_FLAG_ALL (RMU_FLAG_PWR_ON | RMU_FLAG_PIN | RMU_FLAG_BROWN_OUT | RMU_FLAG_PVD1 | \ + RMU_FLAG_PVD2 | RMU_FLAG_WDT | RMU_FLAG_SWDT | RMU_FLAG_PWR_DOWN | \ + RMU_FLAG_SW | RMU_FLAG_MPU_ERR | RMU_FLAG_RAM_PARITY_ERR | RMU_FLAG_RAM_ECC | \ + RMU_FLAG_CLK_ERR | RMU_FLAG_XTAL_ERR | RMU_FLAG_CPU_LOCKUP | RMU_FLAG_MX) + +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup RMU_Global_Functions + * @{ + */ + +en_flag_status_t RMU_GetStatus(uint32_t u32RmuResetCause); +void RMU_ClearStatus(void); + +void RMU_CPULockUpCmd(en_functional_state_t enNewState); + +/** + * @} + */ + +#endif /* LL_RMU_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_RMU_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rtc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rtc.h new file mode 100644 index 00000000..5fda0116 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_rtc.h @@ -0,0 +1,459 @@ +/** + ******************************************************************************* + * @file hc32_ll_rtc.h + * @brief This file contains all the functions prototypes of the RTC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_RTC_H__ +#define __HC32_LL_RTC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_RTC + * @{ + */ + +#if (LL_RTC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup RTC_Global_Types RTC Global Types + * @{ + */ + +/** + * @brief RTC Init structure definition + */ +typedef struct { + uint8_t u8ClockSrc; /*!< Specifies the RTC clock source. + This parameter can be a value of @ref RTC_Clock_Source */ + uint8_t u8HourFormat; /*!< Specifies the RTC hour format. + This parameter can be a value of @ref RTC_Hour_Format */ + uint8_t u8IntPeriod; /*!< Specifies the RTC interrupt period. + This parameter can be a value of @ref RTC_Interrupt_Period */ + uint8_t u8ClockCompen; /*!< Specifies the validity of RTC clock compensation. + This parameter can be a value of @ref RTC_Clock_Compensation */ + uint8_t u8CompenMode; /*!< Specifies the mode of RTC clock compensation. + This parameter can be a value of @ref RTC_Clock_Compensation_Mode */ + uint16_t u16CompenValue; /*!< Specifies the value of RTC clock compensation. + This parameter can be a number between Min_Data = 0 and Max_Data = 0x1FF */ +} stc_rtc_init_t; + +/** + * @brief RTC Date structure definition + */ +typedef struct { + uint8_t u8Year; /*!< Specifies the RTC Year. + This parameter can be a number between Min_Data = 0 and Max_Data = 99 */ + uint8_t u8Month; /*!< Specifies the RTC Month (in Decimal format). + This parameter can be a value of @ref RTC_Month */ + uint8_t u8Day; /*!< Specifies the RTC Day. + This parameter can be a number between Min_Data = 1 and Max_Data = 31 */ + uint8_t u8Weekday; /*!< Specifies the RTC Weekday. + This parameter can be a value of @ref RTC_Weekday */ +} stc_rtc_date_t; + +/** + * @brief RTC Time structure definition + */ +typedef struct { + uint8_t u8Hour; /*!< Specifies the RTC Hour. + This parameter can be a number between Min_Data = 1 and Max_Data = 12 if the RTC_HOUR_FMT_12H is selected. + This parameter can be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HOUR_FMT_24H is selected */ + uint8_t u8Minute; /*!< Specifies the RTC Minute. + This parameter can be a number between Min_Data = 0 and Max_Data = 59 */ + uint8_t u8Second; /*!< Specifies the RTC Second. + This parameter can be a number between Min_Data = 0 and Max_Data = 59 */ + uint8_t u8AmPm; /*!< Specifies the RTC Am/Pm Time (in RTC_HOUR_FMT_12H mode). + This parameter can be a value of @ref RTC_Hour12_AM_PM */ +} stc_rtc_time_t; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct { + uint8_t u8AlarmHour; /*!< Specifies the RTC Alarm Hour. + This parameter can be a number between Min_Data = 1 and Max_Data = 12 if the RTC_HOUR_FMT_12H is selected. + This parameter can be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HOUR_FMT_24H is selected */ + uint8_t u8AlarmMinute; /*!< Specifies the RTC Alarm Minute. + This parameter can be a number between Min_Data = 0 and Max_Data = 59 */ + uint8_t u8AlarmWeekday; /*!< Specifies the RTC Alarm Weekday. + This parameter can be a value of @ref RTC_Alarm_Weekday */ + uint8_t u8AlarmAmPm; /*!< Specifies the RTC Alarm Am/Pm Time (in RTC_HOUR_FMT_12H mode). + This parameter can be a value of @ref RTC_Hour12_AM_PM */ +} stc_rtc_alarm_t; + +/** + * @brief RTC Intrusion structure definition + */ +typedef struct { + uint8_t u8Timestamp; /*!< Specifies the validity of RTC intrusion timestemp. + This parameter can be a value of @ref RTC_Intrusion_Timestamp */ + uint8_t u8ResetBackupReg; /*!< Specifies the validity of RTC intrusion event that trigger backup registers reset. + This parameter can be a value of @ref RTC_Intrusion_Reset_Backup_Register */ + uint8_t u8Filter; /*!< Specifies the RTC intrusion pin filter. + This parameter can be a value of @ref RTC_Intrusion_Filter */ + uint8_t u8TriggerEdge; /*!< Specifies the RTC intrusion trigger edge. + This parameter can be a value of @ref RTC_Intrusion_Trigger_Edge */ +} stc_rtc_intrusion_t; + +/** + * @brief RTC Timestamp structure definition + */ +typedef struct { + stc_rtc_time_t stcTime; /*!< Specifies the RTC Intrusion Timestamp Time members */ + uint8_t u8Month; /*!< Specifies the Month of RTC timestamp (in Decimal format). + This parameter can be a value of @ref RTC_Month */ + uint8_t u8Day; /*!< Specifies the Day of RTC timestamp. + This parameter can be a number between Min_Data = 1 and Max_Data = 31 */ +} stc_rtc_timestamp_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup RTC_Global_Macros RTC Global Macros + * @{ + */ + +/** + * @defgroup RTC_Data_Format RTC Data Format + * @{ + */ +#define RTC_DATA_FMT_DEC (0x00U) /*!< Decimal data format */ +#define RTC_DATA_FMT_BCD (0x01U) /*!< BCD data format */ +/** + * @} + */ + +/** + * @defgroup RTC_Decimal_BCD_Conversion RTC Decimal BCD Conversion + * @{ + */ +#define RTC_DEC2BCD(__DATA__) ((((__DATA__) / 10U) << 4U) + ((__DATA__) % 10U)) +#define RTC_BCD2DEC(__DATA__) ((((__DATA__) >> 4U) * 10U) + ((__DATA__) & 0x0FU)) +/** + * @} + */ + +/** + * @defgroup RTC_Clock_Source RTC Clock Source + * @{ + */ +#define RTC_CLK_SRC_XTAL32 (0U) /*!< XTAL32 Clock */ +#define RTC_CLK_SRC_LRC (RTC_CR3_RCKSEL | RTC_CR3_LRCEN) /*!< RTC LRC Clock */ +/** + * @} + */ + +/** + * @defgroup RTC_Hour_Format RTC Hour Format + * @{ + */ +#define RTC_HOUR_FMT_12H (0U) /*!< 12 hour time system */ +#define RTC_HOUR_FMT_24H (RTC_CR1_AMPM) /*!< 24 hour time system */ +/** + * @} + */ + +/** + * @defgroup RTC_Interrupt_Period RTC Interrupt Period + * @{ + */ +#define RTC_INT_PERIOD_INVD (0U) /*!< Interrupt period invalid */ +#define RTC_INT_PERIOD_PER_HALF_SEC (0x01U << RTC_CR1_PRDS_POS) /*!< Interrupt period per half second */ +#define RTC_INT_PERIOD_PER_SEC (0x02U << RTC_CR1_PRDS_POS) /*!< Interrupt period per second */ +#define RTC_INT_PERIOD_PER_MINUTE (0x03U << RTC_CR1_PRDS_POS) /*!< Interrupt period per minute */ +#define RTC_INT_PERIOD_PER_HOUR (0x04U << RTC_CR1_PRDS_POS) /*!< Interrupt period per hour */ +#define RTC_INT_PERIOD_PER_DAY (0x05U << RTC_CR1_PRDS_POS) /*!< Interrupt period per day */ +#define RTC_INT_PERIOD_PER_MONTH (0x06U << RTC_CR1_PRDS_POS) /*!< Interrupt period per month */ +/** + * @} + */ + +/** + * @defgroup RTC_Clock_Compensation RTC Clock Compensation + * @{ + */ +#define RTC_CLK_COMPEN_DISABLE (0U) +#define RTC_CLK_COMPEN_ENABLE (RTC_ERRCRH_COMPEN) +/** + * @} + */ + +/** + * @defgroup RTC_Clock_Compensation_Mode RTC Clock Compensation Mode + * @{ + */ +#define RTC_CLK_COMPEN_MD_DISTRIBUTED (0U) /*!< Distributed compensation 1Hz output */ +#define RTC_CLK_COMPEN_MD_UNIFORM (RTC_CR1_ONEHZSEL) /*!< Uniform compensation 1Hz output */ +/** + * @} + */ + +/** + * @defgroup RTC_Hour12_AM_PM RTC Hour12 AM/PM + * @{ + */ +#define RTC_HOUR_24H (0U) /*!< 24-hour format */ +#define RTC_HOUR_12H_AM (0U) /*!< AM in 12-hour */ +#define RTC_HOUR_12H_PM (RTC_HOUR_HOURD_1) /*!< PM in 12-hour */ +/** + * @} + */ + +/** + * @defgroup RTC_Month RTC Month + * @{ + */ +#define RTC_MONTH_JANUARY (0x01U) +#define RTC_MONTH_FEBRUARY (0x02U) +#define RTC_MONTH_MARCH (0x03U) +#define RTC_MONTH_APRIL (0x04U) +#define RTC_MONTH_MAY (0x05U) +#define RTC_MONTH_JUNE (0x06U) +#define RTC_MONTH_JULY (0x07U) +#define RTC_MONTH_AUGUST (0x08U) +#define RTC_MONTH_SEPTEMBER (0x09U) +#define RTC_MONTH_OCTOBER (0x0AU) +#define RTC_MONTH_NOVEMBER (0x0BU) +#define RTC_MONTH_DECEMBER (0x0CU) +/** + * @} + */ + +/** + * @defgroup RTC_Weekday RTC Weekday + * @{ + */ +#define RTC_WEEKDAY_SUNDAY (0x00U) +#define RTC_WEEKDAY_MONDAY (0x01U) +#define RTC_WEEKDAY_TUESDAY (0x02U) +#define RTC_WEEKDAY_WEDNESDAY (0x03U) +#define RTC_WEEKDAY_THURSDAY (0x04U) +#define RTC_WEEKDAY_FRIDAY (0x05U) +#define RTC_WEEKDAY_SATURDAY (0x06U) +/** + * @} + */ + +/** + * @defgroup RTC_Alarm_Weekday RTC Alarm Weekday + * @{ + */ +#define RTC_ALARM_WEEKDAY_SUNDAY (0x01U) +#define RTC_ALARM_WEEKDAY_MONDAY (0x02U) +#define RTC_ALARM_WEEKDAY_TUESDAY (0x04U) +#define RTC_ALARM_WEEKDAY_WEDNESDAY (0x08U) +#define RTC_ALARM_WEEKDAY_THURSDAY (0x10U) +#define RTC_ALARM_WEEKDAY_FRIDAY (0x20U) +#define RTC_ALARM_WEEKDAY_SATURDAY (0x40U) +#define RTC_ALARM_WEEKDAY_EVERYDAY (0x7FU) +/** + * @} + */ + +/** + * @defgroup RTC_Intrusion_Channel RTC Intrustion Channel + * @{ + */ +#define RTC_INTRU_CH0 (0x00U) +#define RTC_INTRU_CH1 (0x04U) +/** + * @} + */ + +/** + * @defgroup RTC_Intrusion_Timestamp RTC Intrustion Timestamp + * @{ + */ +#define RTC_INTRU_TS_DISABLE (0U) +#define RTC_INTRU_TS_ENABLE (RTC_TPCR0_TSTPE0) +/** + * @} + */ + +/** + * @defgroup RTC_Intrusion_Reset_Backup_Register RTC Intrusion Reset Backup Register + * @{ + */ +#define RTC_INTRU_RST_BACKUP_REG_DISABLE (0U) +#define RTC_INTRU_RST_BACKUP_REG_ENABLE (RTC_TPCR0_TPRSTE0) +/** + * @} + */ + +/** + * @defgroup RTC_Intrusion_Filter RTC Intrusion Filter + * @{ + */ +#define RTC_INTRU_FILTER_INVD (0U) /*!< Invalid filter function */ +#define RTC_INTRU_FILTER_THREE_TIME (RTC_TPCR0_TPNF0_1) /*!< The filter detection is consistent with the timing clock for 3 times */ +#define RTC_INTRU_FILTER_THREE_TIME_CLK_DIV32 (RTC_TPCR0_TPNF0) /*!< The filter detection is consistent with the 32 frequency division of the timing clock for 3 times */ +/** + * @} + */ + +/** + * @defgroup RTC_Intrusion_Trigger_Edge RTC Intrusion Trigger Edge + * @{ + */ +#define RTC_INTRU_TRIG_EDGE_NONE (0U) /*!< No detect */ +#define RTC_INTRU_TRIG_EDGE_RISING (RTC_TPCR0_TPCT0_0) /*!< Detect rising edge */ +#define RTC_INTRU_TRIG_EDGE_FALLING (RTC_TPCR0_TPCT0_1) /*!< Detect falling edge */ +#define RTC_INTRU_TRIG_EDGE_RISING_FALLING (RTC_TPCR0_TPCT0) /*!< Detect rising and falling edge */ +/** + * @} + */ + +/** + * @defgroup RTC_Flag RTC Flag + * @{ + */ +#define RTC_FLAG_RD_WR (RTC_CR2_RWEN) /*!< Read and write permission flag */ +#define RTC_FLAG_ALARM (RTC_CR2_ALMF) /*!< Alarm flag */ + +#define RTC_FLAG_PERIOD (RTC_CR2_PRDF) /*!< Period flag */ +#define RTC_FLAG_INTRU_OVF ((uint32_t)RTC_TPSR_TPOVF << 16U) /*!< Intrusion overflow flag */ +#define RTC_FLAG_INTRU_CH0 ((uint32_t)RTC_TPSR_TPF0 << 16U) /*!< RTCIC0 intrusion flag */ +#define RTC_FLAG_INTRU_CH1 ((uint32_t)RTC_TPSR_TPF1 << 16U) /*!< RTCIC1 intrusion flag */ +#define RTC_FLAG_ALL (RTC_FLAG_RD_WR | RTC_FLAG_ALARM | RTC_FLAG_PERIOD | \ + RTC_FLAG_INTRU_OVF | RTC_FLAG_INTRU_CH0 | RTC_FLAG_INTRU_CH1) +#define RTC_FLAG_CLR_ALL (RTC_FLAG_ALARM | RTC_FLAG_PERIOD | \ + RTC_FLAG_INTRU_OVF | RTC_FLAG_INTRU_CH0 | RTC_FLAG_INTRU_CH1) +/** + * @} + */ + +/** + * @defgroup RTC_Interrupt RTC Interrupt + * @{ + */ +#define RTC_INT_PERIOD (RTC_CR2_PRDIE) /*!< Period interrupt */ +#define RTC_INT_ALARM (RTC_CR2_ALMIE) /*!< Alarm interrupt */ + +#define RTC_INT_INTRU_CH0 ((uint32_t)RTC_TPCR0_TPIE0 << 8U) /*!< RTCIC0 intrusion interrupt */ +#define RTC_INT_INTRU_CH1 ((uint32_t)RTC_TPCR1_TPIE1 << 16U) /*!< RTCIC1 intrusion interrupt */ +#define RTC_INT_ALL (RTC_INT_PERIOD | RTC_INT_ALARM | RTC_INT_INTRU_CH0 | RTC_INT_INTRU_CH1) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup RTC_Global_Functions + * @{ + */ + +/* Initialization and configuration functions */ +int32_t RTC_DeInit(void); +int32_t RTC_Init(const stc_rtc_init_t *pstcRtcInit); +int32_t RTC_StructInit(stc_rtc_init_t *pstcRtcInit); +int32_t RTC_EnterRwMode(void); +int32_t RTC_ExitRwMode(void); + +/* Control configuration */ +int32_t RTC_ConfirmLPMCond(void); +void RTC_SetIntPeriod(uint8_t u8Period); +void RTC_SetClockSrc(uint8_t u8Src); +void RTC_SetClockCompenValue(uint16_t u16Value); +en_functional_state_t RTC_GetCounterState(void); +void RTC_Cmd(en_functional_state_t enNewState); +void RTC_LrcCmd(en_functional_state_t enNewState); +void RTC_OneHzOutputCmd(en_functional_state_t enNewState); +void RTC_ClockCompenCmd(en_functional_state_t enNewState); + +/* Date and time functions */ +int32_t RTC_SetDate(uint8_t u8Format, stc_rtc_date_t *pstcRtcDate); +int32_t RTC_GetDate(uint8_t u8Format, stc_rtc_date_t *pstcRtcDate); +int32_t RTC_SetTime(uint8_t u8Format, stc_rtc_time_t *pstcRtcTime); +int32_t RTC_GetTime(uint8_t u8Format, stc_rtc_time_t *pstcRtcTime); + +/* Alarm configuration functions */ +int32_t RTC_SetAlarm(uint8_t u8Format, stc_rtc_alarm_t *pstcRtcAlarm); +int32_t RTC_GetAlarm(uint8_t u8Format, stc_rtc_alarm_t *pstcRtcAlarm); +void RTC_AlarmCmd(en_functional_state_t enNewState); + +/* Intrusion timestamp functions */ +void RTC_INTRU_DeInit(uint8_t u8Ch); +int32_t RTC_INTRU_Init(uint8_t u8Ch, const stc_rtc_intrusion_t *pstcIntru); +int32_t RTC_INTRU_StructInit(stc_rtc_intrusion_t *pstcIntru); +int32_t RTC_INTRU_GetTimestamp(uint8_t u8Format, stc_rtc_timestamp_t *pstcTimestamp); +void RTC_INTRU_Cmd(uint8_t u8Ch, en_functional_state_t enNewState); + +/* Interrupt and flag management functions */ +void RTC_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t RTC_GetStatus(uint32_t u32Flag); +void RTC_ClearStatus(uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_RTC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_RTC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sdioc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sdioc.h new file mode 100644 index 00000000..4e2efabd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sdioc.h @@ -0,0 +1,763 @@ +/** + ******************************************************************************* + * @file hc32_ll_sdioc.h + * @brief This file contains all the functions prototypes of the SDIOC driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_SDIOC_H__ +#define __HC32_LL_SDIOC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_SDIOC + * @{ + */ + +#if (LL_SDIOC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup SDIOC_Global_Types SDIOC Global Types + * @{ + */ + +/** + * @brief SDIOC Init structure definition + */ +typedef struct { + uint32_t u32Mode; /*!< Specifies the SDIOC work mode. + This parameter can be a value of @ref SDIOC_Mode */ + uint8_t u8CardDetect; /*!< Specifies the SDIOC card detect way. + This parameter can be a value of @ref SDIOC_Card_Detect_Way */ + uint8_t u8SpeedMode; /*!< Specifies the SDIOC speed mode. + This parameter can be a value of @ref SDIOC_Speed_Mode */ + uint8_t u8BusWidth; /*!< Specifies the SDIOC bus width. + This parameter can be a value of @ref SDIOC_Bus_Width */ + uint16_t u16ClockDiv; /*!< Specifies the SDIOC clock division. + This parameter can be a value of @ref SDIOC_Clock_Division */ +} stc_sdioc_init_t; + +/** + * @brief SDIOC Command Configuration structure definition + */ +typedef struct { + uint32_t u32Argument; /*!< Specifies the SDIOC command argument. */ + uint16_t u16CmdIndex; /*!< Specifies the SDIOC command index. + This parameter must be a number between Min_Data = 0 and Max_Data = 63 */ + uint16_t u16CmdType; /*!< Specifies the SDIOC command type. + This parameter can be a value of @ref SDIOC_Command_Type */ + uint16_t u16DataLine; /*!< Specifies whether SDIOC uses data lines in current command. + This parameter can be a value of @ref SDIOC_Data_Line_Valid */ + uint16_t u16ResponseType; /*!< Specifies the SDIOC response type. + This parameter can be a value of @ref SDIOC_Response_Type */ +} stc_sdioc_cmd_config_t; + +/** + * @brief SDIOC Data Configuration structure definition + */ +typedef struct { + uint16_t u16BlockSize; /*!< Specifies the SDIOC data block size. + This parameter must be a number between Min_Data = 1 and Max_Data = 512 */ + uint16_t u16BlockCount; /*!< Specifies the SDIOC data block count. + This parameter must be a number between Min_Data = 0 and Max_Data = 0xFFFF */ + uint16_t u16TransDir; /*!< Specifies the SDIOC data transfer direction. + This parameter can be a value of @ref SDIOC_Transfer_Direction */ + uint16_t u16AutoCmd12; /*!< Specifies the validity of the SDIOC Auto Send CMD12. + This parameter can be a value of @ref SDIOC_Auto_Send_CMD12 */ + uint16_t u16TransMode; /*!< Specifies the SDIOC data transfer mode. + This parameter can be a value of @ref SDIOC_Transfer_Mode */ + uint8_t u16DataTimeout; /*!< Specifies the SDIOC data timeout time. + This parameter can be a value of @ref SDIOC_Data_Timeout_Time */ +} stc_sdioc_data_config_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SDIOC_Global_Macros SDIOC Global Macros + * @{ + */ + +/** + * @defgroup SDIOC_Mode SDIOC Mode + * @{ + */ +#define SDIOC_MD_SD (0x00UL) /*!< SDIOCx selects SD mode */ +#define SDIOC_MD_MMC (0x01UL) /*!< SDIOCx selects MMC mode */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Card_Detect_Way SDIOC Card Detect Way + * @{ + */ +#define SDIOC_CARD_DETECT_CD_PIN_LVL (0x00U) /*!< SDIOCx_CD(x=1~2) line is selected (for normal use) */ +#define SDIOC_CARD_DETECT_TEST_SIGNAL (SDIOC_HOSTCON_CDSS) /*!< The Card Detect Test Level is selected(for test purpose) */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Card_Detect_Test_Level SDIOC Card Detect Test Level + * @{ + */ +#define SDIOC_CARD_DETECT_TEST_LVL_LOW (0x00U) /*!< Card identification test signal is low level (with device insertion) */ +#define SDIOC_CARD_DETECT_TEST_LVL_HIGH (SDIOC_HOSTCON_CDTL) /*!< Card identification test signal is high level (no device insertion) */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Speed_Mode SDIOC Speed Mode + * @{ + */ +#define SDIOC_SPEED_MD_NORMAL (0x00U) /*!< Normal speed mode */ +#define SDIOC_SPEED_MD_HIGH (SDIOC_HOSTCON_HSEN) /*!< High speed mode */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Bus_Width SDIOC Bus Width + * @{ + */ +#define SDIOC_BUS_WIDTH_1BIT (0x00U) /*!< The Bus width is 1 bit */ +#define SDIOC_BUS_WIDTH_4BIT (SDIOC_HOSTCON_DW) /*!< The Bus width is 4 bit */ +#define SDIOC_BUS_WIDTH_8BIT (SDIOC_HOSTCON_EXDW) /*!< The Bus width is 8 bit */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Clock_Division SDIOC Clock Division + * @{ + */ +#define SDIOC_CLK_DIV1 (0x00U) /*!< CLK1/1 */ +#define SDIOC_CLK_DIV2 (SDIOC_CLKCON_FS_0) /*!< CLK1/2 */ +#define SDIOC_CLK_DIV4 (SDIOC_CLKCON_FS_1) /*!< CLK1/4 */ +#define SDIOC_CLK_DIV8 (SDIOC_CLKCON_FS_2) /*!< CLK1/8 */ +#define SDIOC_CLK_DIV16 (SDIOC_CLKCON_FS_3) /*!< CLK1/16 */ +#define SDIOC_CLK_DIV32 (SDIOC_CLKCON_FS_4) /*!< CLK1/32 */ +#define SDIOC_CLK_DIV64 (SDIOC_CLKCON_FS_5) /*!< CLK1/64 */ +#define SDIOC_CLK_DIV128 (SDIOC_CLKCON_FS_6) /*!< CLK1/128 */ +#define SDIOC_CLK_DIV256 (SDIOC_CLKCON_FS_7) /*!< CLK1/256 */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Command_Type SDIOC Command Type + * @{ + */ +#define SDIOC_CMD_TYPE_NORMAL (0x00U) /*!< Other commands */ +#define SDIOC_CMD_TYPE_SUSPEND (SDIOC_CMD_TYP_0) /*!< CMD52 for writing "Bus Suspend" in CCCR */ +#define SDIOC_CMD_TYPE_RESUME (SDIOC_CMD_TYP_1) /*!< CMD52 for writing "Function Select" in CCCR */ +#define SDIOC_CMD_TYPE_ABORT (SDIOC_CMD_TYP) /*!< CMD12, CMD52 for writing "I/O Abort" in CCCR */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Data_Line_Valid SDIOC Data Line Valid + * @{ + */ +#define SDIOC_DATA_LINE_DISABLE (0x00U) /*!< The current command uses only SDIOCx_CMD(x=1~2) command line */ +#define SDIOC_DATA_LINE_ENABLE (SDIOC_CMD_DAT) /*!< The current command requires the use of SDIOCx_Dy(x=1~2) data line */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Transfer_Direction SDIOC Transfer Direction + * @{ + */ +#define SDIOC_TRANS_DIR_TO_CARD (0x00U) /*!< Write (Host to Card) */ +#define SDIOC_TRANS_DIR_TO_HOST (SDIOC_TRANSMODE_DDIR) /*!< Read (Card to Host) */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Auto_Send_CMD12 SDIOC Auto Send CMD12 + * @{ + */ +#define SDIOC_AUTO_SEND_CMD12_DISABLE (0x00U) /*!< Do not send autocommands */ +#define SDIOC_AUTO_SEND_CMD12_ENABLE (SDIOC_TRANSMODE_ATCEN_0) /*!< CMD12 is automatically sent after multiple block transfers */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Transfer_Mode SDIOC Transfer Mode + * @{ + */ +#define SDIOC_TRANS_MD_SINGLE (0x00U) /*!< Single Block transfer */ +#define SDIOC_TRANS_MD_INFINITE (SDIOC_TRANSMODE_MULB) /*!< Infinite Block transfer */ +#define SDIOC_TRANS_MD_MULTI (SDIOC_TRANSMODE_MULB | SDIOC_TRANSMODE_BCE) /*!< Multiple Block transfer */ +#define SDIOC_TRANS_MD_STOP_MULTI (0x8000U | SDIOC_TRANS_MD_MULTI) /*!< Stop Multiple Block transfer */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Data_Timeout_Time SDIOC Data Timeout Time + * @{ + */ +#define SDIOC_DATA_TIMEOUT_CLK_2E13 (0x00U) /*!< Timeout time: CLK1*2^13 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E14 (0x01U) /*!< Timeout time: CLK1*2^14 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E15 (0x02U) /*!< Timeout time: CLK1*2^15 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E16 (0x03U) /*!< Timeout time: CLK1*2^16 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E17 (0x04U) /*!< Timeout time: CLK1*2^17 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E18 (0x05U) /*!< Timeout time: CLK1*2^18 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E19 (0x06U) /*!< Timeout time: CLK1*2^19 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E20 (0x07U) /*!< Timeout time: CLK1*2^20 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E21 (0x08U) /*!< Timeout time: CLK1*2^21 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E22 (0x09U) /*!< Timeout time: CLK1*2^22 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E23 (0x0AU) /*!< Timeout time: CLK1*2^23 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E24 (0x0BU) /*!< Timeout time: CLK1*2^24 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E25 (0x0CU) /*!< Timeout time: CLK1*2^25 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E26 (0x0DU) /*!< Timeout time: CLK1*2^26 */ +#define SDIOC_DATA_TIMEOUT_CLK_2E27 (0x0EU) /*!< Timeout time: CLK1*2^27 */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Response_Register SDIOC Response Register + * @{ + */ +#define SDIOC_RESP_REG_BIT0_31 (0x00U) /*!< Command Response Register 0-31bit */ +#define SDIOC_RESP_REG_BIT32_63 (0x04U) /*!< Command Response Register 32-63bit */ +#define SDIOC_RESP_REG_BIT64_95 (0x08U) /*!< Command Response Register 64-95bit */ +#define SDIOC_RESP_REG_BIT96_127 (0x0CU) /*!< Command Response Register 96-127bit */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Software_Reset_Type SDIOC Software Reset Type + * @{ + */ +#define SDIOC_SW_RST_DATA_LINE (SDIOC_SFTRST_RSTD) /*!< Only part of data circuit is reset */ +#define SDIOC_SW_RST_CMD_LINE (SDIOC_SFTRST_RSTC) /*!< Only part of command circuit is reset */ +#define SDIOC_SW_RST_ALL (SDIOC_SFTRST_RSTA) /*!< Reset the entire Host Controller except for the card detection circuit */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Output_Clock_Frequency SDIOC Output Clock Frequency + * @{ + */ +#define SDIOC_OUTPUT_CLK_FREQ_400K (400000UL) /*!< SDIOC clock: 400KHz */ +#define SDIOC_OUTPUT_CLK_FREQ_25M (25000000UL) /*!< SDIOC clock: 25MHz */ +#define SDIOC_OUTPUT_CLK_FREQ_26M (26000000UL) /*!< SDIOC clock: 26MHz */ +#define SDIOC_OUTPUT_CLK_FREQ_50M (50000000UL) /*!< SDIOC clock: 50MHz */ +#define SDIOC_OUTPUT_CLK_FREQ_52M (52000000UL) /*!< SDIOC clock: 52MHz */ +/** + * @} + */ + +/** + * @defgroup SDIOC_Host_Flag SDIOC Host Flag + * @{ + */ +#define SDIOC_HOST_FLAG_CMDL (SDIOC_PSTAT_CMDL) /*!< CMD Line Level status */ +#define SDIOC_HOST_FLAG_DATL (SDIOC_PSTAT_DATL) /*!< DAT[3:0] Line Level status */ +#define SDIOC_HOST_FLAG_DATL_D0 (SDIOC_PSTAT_DATL_0) /*!< DAT[0] Line Level status */ +#define SDIOC_HOST_FLAG_DATL_D1 (SDIOC_PSTAT_DATL_1) /*!< DAT[1] Line Level status */ +#define SDIOC_HOST_FLAG_DATL_D2 (SDIOC_PSTAT_DATL_2) /*!< DAT[2] Line Level status */ +#define SDIOC_HOST_FLAG_DATL_D3 (SDIOC_PSTAT_DATL_3) /*!< DAT[3] Line Level status */ +#define SDIOC_HOST_FLAG_WPL (SDIOC_PSTAT_WPL) /*!< Write Protect Line Level status */ +#define SDIOC_HOST_FLAG_CDL (SDIOC_PSTAT_CDL) /*!< Card Detect Line Level status */ +#define SDIOC_HOST_FLAG_CSS (SDIOC_PSTAT_CSS) /*!< Device Stable Status */ +#define SDIOC_HOST_FLAG_CIN (SDIOC_PSTAT_CIN) /*!< Device Inserted status */ +#define SDIOC_HOST_FLAG_BRE (SDIOC_PSTAT_BRE) /*!< Data buffer full status */ +#define SDIOC_HOST_FLAG_BWE (SDIOC_PSTAT_BWE) /*!< Data buffer empty status */ +#define SDIOC_HOST_FLAG_RTA (SDIOC_PSTAT_RTA) /*!< Read operation status */ +#define SDIOC_HOST_FLAG_WTA (SDIOC_PSTAT_WTA) /*!< Write operation status */ +#define SDIOC_HOST_FLAG_DA (SDIOC_PSTAT_DA) /*!< DAT Line transfer status */ +#define SDIOC_HOST_FLAG_CID (SDIOC_PSTAT_CID) /*!< Command Inhibit with data status */ +#define SDIOC_HOST_FLAG_CIC (SDIOC_PSTAT_CIC) /*!< Command Inhibit status */ +#define SDIOC_HOST_FLAG_ALL (SDIOC_HOST_FLAG_CMDL | SDIOC_HOST_FLAG_DATL | SDIOC_HOST_FLAG_WPL | \ + SDIOC_HOST_FLAG_CDL | SDIOC_HOST_FLAG_CSS | SDIOC_HOST_FLAG_CIN | \ + SDIOC_HOST_FLAG_BRE | SDIOC_HOST_FLAG_BWE | SDIOC_HOST_FLAG_RTA | \ + SDIOC_HOST_FLAG_WTA | SDIOC_HOST_FLAG_DA | SDIOC_HOST_FLAG_CID | \ + SDIOC_HOST_FLAG_CIC) +/** + * @} + */ + +/** + * @defgroup SDIOC_Interrupt_Flag SDIOC Interrupt Flag + * @{ + */ +#define SDIOC_INT_FLAG_EI (SDIOC_NORINTST_EI) /*!< Error Interrupt Status */ +#define SDIOC_INT_FLAG_CINT (SDIOC_NORINTST_CINT) /*!< Card Interrupt status */ +#define SDIOC_INT_FLAG_CRM (SDIOC_NORINTST_CRM) /*!< Card Removal status */ +#define SDIOC_INT_FLAG_CIST (SDIOC_NORINTST_CIST) /*!< Card Insertion status */ +#define SDIOC_INT_FLAG_BRR (SDIOC_NORINTST_BRR) /*!< Buffer Read Ready status */ +#define SDIOC_INT_FLAG_BWR (SDIOC_NORINTST_BWR) /*!< Buffer Write Ready status */ +#define SDIOC_INT_FLAG_BGE (SDIOC_NORINTST_BGE) /*!< Block Gap Event status */ +#define SDIOC_INT_FLAG_TC (SDIOC_NORINTST_TC) /*!< Transfer Complete status */ +#define SDIOC_INT_FLAG_CC (SDIOC_NORINTST_CC) /*!< Command Complete status */ +#define SDIOC_INT_FLAG_ACE ((uint32_t)SDIOC_ERRINTST_ACE << 16U) /*!< Auto CMD12 Error Status */ +#define SDIOC_INT_FLAG_DEBE ((uint32_t)SDIOC_ERRINTST_DEBE << 16U) /*!< Data End Bit Error status */ +#define SDIOC_INT_FLAG_DCE ((uint32_t)SDIOC_ERRINTST_DCE << 16U) /*!< Data CRC Error status */ +#define SDIOC_INT_FLAG_DTOE ((uint32_t)SDIOC_ERRINTST_DTOE << 16U) /*!< Data Timeout Error status */ +#define SDIOC_INT_FLAG_CIE ((uint32_t)SDIOC_ERRINTST_CIE << 16U) /*!< Command Index Error status */ +#define SDIOC_INT_FLAG_CEBE ((uint32_t)SDIOC_ERRINTST_CEBE << 16U) /*!< Command End Bit Error status */ +#define SDIOC_INT_FLAG_CCE ((uint32_t)SDIOC_ERRINTST_CCE << 16U) /*!< Command CRC Error status */ +#define SDIOC_INT_FLAG_CTOE ((uint32_t)SDIOC_ERRINTST_CTOE << 16U) /*!< Command Timeout Error status */ +#define SDIOC_INT_STATIC_FLAGS (SDIOC_INT_FLAG_ACE | SDIOC_INT_FLAG_DEBE | SDIOC_INT_FLAG_DCE | \ + SDIOC_INT_FLAG_DTOE | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | \ + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE | SDIOC_INT_FLAG_TC | \ + SDIOC_INT_FLAG_CC) +#define SDIOC_NORMAL_INT_FLAG_ALL (SDIOC_INT_FLAG_EI | SDIOC_INT_FLAG_CINT | SDIOC_INT_FLAG_CRM | \ + SDIOC_INT_FLAG_CIST | SDIOC_INT_FLAG_BRR | SDIOC_INT_FLAG_BWR | \ + SDIOC_INT_FLAG_BGE | SDIOC_INT_FLAG_TC | SDIOC_INT_FLAG_CC) +#define SDIOC_ERR_INT_FLAG_ALL (SDIOC_INT_FLAG_ACE | SDIOC_INT_FLAG_DEBE | SDIOC_INT_FLAG_DCE | \ + SDIOC_INT_FLAG_DTOE | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | \ + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE) +#define SDIOC_INT_FLAG_ALL (SDIOC_NORMAL_INT_FLAG_ALL | SDIOC_ERR_INT_FLAG_ALL) +#define SDIOC_INT_FLAG_CLR_ALL (SDIOC_INT_FLAG_CRM | SDIOC_INT_FLAG_CIST | SDIOC_INT_FLAG_BRR | \ + SDIOC_INT_FLAG_BWR | SDIOC_INT_FLAG_BGE | SDIOC_INT_FLAG_TC | \ + SDIOC_INT_FLAG_CC | SDIOC_ERR_INT_FLAG_ALL) +/** + * @} + */ + +/** + * @defgroup SDIOC_Interrupt SDIOC Interrupt + * @{ + */ +#define SDIOC_INT_CINTSEN (SDIOC_NORINTSGEN_CINTSEN) /*!< Card Interrupt */ +#define SDIOC_INT_CRMSEN (SDIOC_NORINTSGEN_CRMSEN) /*!< Card Removal Interrupt */ +#define SDIOC_INT_CISTSEN (SDIOC_NORINTSGEN_CISTSEN) /*!< Card Insertion Interrupt */ +#define SDIOC_INT_BRRSEN (SDIOC_NORINTSGEN_BRRSEN) /*!< Buffer Read Ready Interrupt */ +#define SDIOC_INT_BWRSEN (SDIOC_NORINTSGEN_BWRSEN) /*!< Buffer Write Ready Interrupt */ +#define SDIOC_INT_BGESEN (SDIOC_NORINTSGEN_BGESEN) /*!< Block Gap Event Interrupt */ +#define SDIOC_INT_TCSEN (SDIOC_NORINTSGEN_TCSEN) /*!< Transfer Complete Interrupt */ +#define SDIOC_INT_CCSEN (SDIOC_NORINTSGEN_CCSEN) /*!< Command Complete Interrupt */ +#define SDIOC_INT_ACESEN ((uint32_t)SDIOC_ERRINTSGEN_ACESEN << 16U) /*!< Auto CMD12 Error Interrupt */ +#define SDIOC_INT_DEBESEN ((uint32_t)SDIOC_ERRINTSGEN_DEBESEN << 16U) /*!< Data End Bit Error Interrupt */ +#define SDIOC_INT_DCESEN ((uint32_t)SDIOC_ERRINTSGEN_DCESEN << 16U) /*!< Data CRC Error Interrupt */ +#define SDIOC_INT_DTOESEN ((uint32_t)SDIOC_ERRINTSGEN_DTOESEN << 16U) /*!< Data Timeout Error Interrupt */ +#define SDIOC_INT_CIESEN ((uint32_t)SDIOC_ERRINTSGEN_CIESEN << 16U) /*!< Command Index Error Interrupt */ +#define SDIOC_INT_CEBESEN ((uint32_t)SDIOC_ERRINTSGEN_CEBESEN << 16U) /*!< Command End Bit Error Interrupt */ +#define SDIOC_INT_CCESEN ((uint32_t)SDIOC_ERRINTSGEN_CCESEN << 16U) /*!< Command CRC Error Interrupt */ +#define SDIOC_INT_CTOESEN ((uint32_t)SDIOC_ERRINTSGEN_CTOESEN << 16U) /*!< Command Timeout Error Interrupt */ +#define SDIOC_NORMAL_INT_ALL (SDIOC_INT_CINTSEN | SDIOC_INT_CRMSEN | SDIOC_INT_CISTSEN | \ + SDIOC_INT_BRRSEN | SDIOC_INT_BWRSEN | SDIOC_INT_BGESEN | \ + SDIOC_INT_TCSEN | SDIOC_INT_CCSEN) +#define SDIOC_ERR_INT_ALL (SDIOC_INT_ACESEN | SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | \ + SDIOC_INT_DTOESEN | SDIOC_INT_CIESEN | SDIOC_INT_CEBESEN | \ + SDIOC_INT_CCESEN | SDIOC_INT_CTOESEN) +#define SDIOC_INT_ALL (SDIOC_NORMAL_INT_ALL | SDIOC_ERR_INT_ALL) +/** + * @} + */ + +/** + * @defgroup SDIOC_Auto_CMD_Error_Flag SDIOC Auto CMD Error Flag + * @{ + */ +#define SDIOC_AUTO_CMD_ERR_FLAG_CMDE (SDIOC_ATCERRST_CMDE) /*!< Command Not Issued By Auto CMD12 Error Status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_IE (SDIOC_ATCERRST_IE) /*!< Auto CMD12 Index Error status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_EBE (SDIOC_ATCERRST_EBE) /*!< Auto CMD12 End Bit Error status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_CE (SDIOC_ATCERRST_CE) /*!< Auto CMD12 CRC Error status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_TOE (SDIOC_ATCERRST_TOE) /*!< Auto CMD12 Timeout Error status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_NE (SDIOC_ATCERRST_NE) /*!< Auto CMD12 Not Executed status */ +#define SDIOC_AUTO_CMD_ERR_FLAG_ALL (SDIOC_AUTO_CMD_ERR_FLAG_CMDE | SDIOC_AUTO_CMD_ERR_FLAG_IE | \ + SDIOC_AUTO_CMD_ERR_FLAG_EBE | SDIOC_AUTO_CMD_ERR_FLAG_CE | \ + SDIOC_AUTO_CMD_ERR_FLAG_TOE | SDIOC_AUTO_CMD_ERR_FLAG_NE) +/** + * @} + */ + +/** + * @defgroup SDIOC_Force_Auto_CMD_Error SDIOC Force Auto CMD Error + * @{ + */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FCMDE (SDIOC_FEA_FCMDE) /*!< Force Event for Command Not Issued By Auto CMD12 Error */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FIE (SDIOC_FEA_FIE) /*!< Force Event for Auto CMD12 Index Error */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FEBE (SDIOC_FEA_FEBE) /*!< Force Event for Auto CMD12 End Bit Error */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FCE (SDIOC_FEA_FCE) /*!< Force Event for Auto CMD12 CRC Error */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FTOE (SDIOC_FEA_FTOE) /*!< Force Event for Auto CMD12 Timeout Error */ +#define SDIOC_FORCE_AUTO_CMD_ERR_FNE (SDIOC_FEA_FNE) /*!< Force Event for Auto CMD12 Not Executed */ +#define SDIOC_FORCE_AUTO_CMD_ERR_ALL (SDIOC_FORCE_AUTO_CMD_ERR_FCMDE | SDIOC_FORCE_AUTO_CMD_ERR_FIE | \ + SDIOC_FORCE_AUTO_CMD_ERR_FEBE | SDIOC_FORCE_AUTO_CMD_ERR_FCE | \ + SDIOC_FORCE_AUTO_CMD_ERR_FTOE | SDIOC_FORCE_AUTO_CMD_ERR_FNE) +/** + * @} + */ + +/** + * @defgroup SDIOC_Force_Error_Interrupt SDIOC Force Error Interrupt + * @{ + */ +#define SDIOC_FORCE_ERR_INT_FACE (SDIOC_FEE_FACE) /*!< Force Event for Auto CMD12 Error */ +#define SDIOC_FORCE_ERR_INT_FDEBE (SDIOC_FEE_FDEBE) /*!< Force Event for Data End Bit Error */ +#define SDIOC_FORCE_ERR_INT_FDCE (SDIOC_FEE_FDCE) /*!< Force Event for Data CRC Error */ +#define SDIOC_FORCE_ERR_INT_FDTOE (SDIOC_FEE_FDTOE) /*!< Force Event for Data Timeout Error */ +#define SDIOC_FORCE_ERR_INT_FCIE (SDIOC_FEE_FCIE) /*!< Force Event for Command Index Error */ +#define SDIOC_FORCE_ERR_INT_FCEBE (SDIOC_FEE_FCEBE) /*!< Force Event for Command End Bit Error */ +#define SDIOC_FORCE_ERR_INT_FCCE (SDIOC_FEE_FCCE) /*!< Force Event for Command CRC Error */ +#define SDIOC_FORCE_ERR_INT_FCTOE (SDIOC_FEE_FCTOE) /*!< Force Event for Command Timeout Error */ +#define SDIOC_FORCE_ERR_INT_ALL (SDIOC_FORCE_ERR_INT_FACE | SDIOC_FORCE_ERR_INT_FDEBE | \ + SDIOC_FORCE_ERR_INT_FDCE | SDIOC_FORCE_ERR_INT_FDTOE | \ + SDIOC_FORCE_ERR_INT_FCIE | SDIOC_FORCE_ERR_INT_FCEBE | \ + SDIOC_FORCE_ERR_INT_FCCE | SDIOC_FORCE_ERR_INT_FCTOE) +/** + * @} + */ + +/** + * @defgroup SDIOC_Response_Type SDIOC Response Type + * @{ + */ +#define SDIOC_RESP_TYPE_NO (0x00U) /*!< No Response */ +#define SDIOC_RESP_TYPE_R2 (SDIOC_CMD_RESTYP_0) /*!< Command Response 2 */ +#define SDIOC_RESP_TYPE_R3_R4 (SDIOC_CMD_RESTYP_1) /*!< Command Response 3, 4 */ +#define SDIOC_RESP_TYPE_R1_R5_R6_R7 (SDIOC_CMD_RESTYP_1 | SDIOC_CMD_ICE | SDIOC_CMD_CCE) /*!< Command Response 1, 5, 6, 7 */ +#define SDIOC_RESP_TYPE_R1B_R5B (SDIOC_CMD_RESTYP | SDIOC_CMD_ICE | SDIOC_CMD_CCE) /*!< Command Response 1 and 5 with busy */ +/** + * @} + */ + +#define SDIOC_CMD0_GO_IDLE_STATE (0U) /*!< Resets the SD memory card. */ +#define SDIOC_CMD1_SEND_OP_COND (1U) /*!< Sends host capacity support information and activates the card's initialization process. */ +#define SDIOC_CMD2_ALL_SEND_CID (2U) /*!< Asks any card connected to the host to send the CID numbers on the CMD line. */ +#define SDIOC_CMD3_SEND_RELATIVE_ADDR (3U) /*!< Asks the card to publish a new relative address (RCA). */ +#define SDIOC_CMD4_SET_DSR (4U) /*!< Programs the DSR of all cards. */ +#define SDIOC_CMD5_IO_SEND_OP_COND (5U) /*!< Sends host capacity support information (HCS) and asks the accessed card to send its \ + operating condition register (OCR) content in the response on the CMD line. */ +#define SDIOC_CMD6_SWITCH_FUNC (6U) /*!< Checks switchable function (mode 0) and switch card function (mode 1). */ +#define SDIOC_CMD7_SELECT_DESELECT_CARD (7U) /*!< Selects the card by its own relative address and gets deselected by any other address */ +#define SDIOC_CMD8_SEND_IF_COND (8U) /*!< Sends SD Memory Card interface condition, which includes host supply voltage information \ + and asks the card whether card supports voltage. */ +#define SDIOC_CMD9_SEND_CSD (9U) /*!< Addressed card sends its card specific data (CSD) on the CMD line. */ +#define SDIOC_CMD10_SEND_CID (10U) /*!< Addressed card sends its card identification (CID) on the CMD line. */ +#define SDIOC_CMD11_READ_DAT_UNTIL_STOP (11U) /*!< SD card doesn't support it. */ +#define SDIOC_CMD12_STOP_TRANSMISSION (12U) /*!< Forces the card to stop transmission. */ +#define SDIOC_CMD13_SEND_STATUS (13U) /*!< Addressed card sends its status register. */ +#define SDIOC_CMD14_HS_BUSTEST_READ (14U) /*!< Reserved */ +#define SDIOC_CMD15_GO_INACTIVE_STATE (15U) /*!< Sends an addressed card into the inactive state. */ +#define SDIOC_CMD16_SET_BLOCKLEN (16U) /*!< Sets the block length (in bytes for SDSC) for all following block commands(read, write). \ + Default block length is fixed to 512 Bytes. Not effective for SDHS and SDXC. */ +#define SDIOC_CMD17_READ_SINGLE_BLOCK (17U) /*!< Reads single block of size selected by SET_BLOCKLEN in case of SDSC, and a block of fixed \ + 512 bytes in case of SDHC and SDXC. */ +#define SDIOC_CMD18_READ_MULTI_BLOCK (18U) /*!< Continuously transfers data blocks from card to host until interrupted by \ + STOP_TRANSMISSION command. */ +#define SDIOC_CMD19_HS_BUSTEST_WRITE (19U) /*!< 64 bytes tuning pattern is sent for SDR50 and SDR104. */ +#define SDIOC_CMD20_WRITE_DAT_UNTIL_STOP (20U) /*!< Speed class control command. */ +#define SDIOC_CMD23_SET_BLOCK_COUNT (23U) /*!< Specify block count for CMD18 and CMD25. */ +#define SDIOC_CMD24_WRITE_SINGLE_BLOCK (24U) /*!< Writes single block of size selected by SET_BLOCKLEN in case of SDSC, and a block of fixed\ + 512 bytes in case of SDHC and SDXC. */ +#define SDIOC_CMD25_WRITE_MULTI_BLOCK (25U) /*!< Continuously writes blocks of data until a STOP_TRANSMISSION follows. */ +#define SDIOC_CMD26_PROGRAM_CID (26U) /*!< Reserved for manufacturers. */ +#define SDIOC_CMD27_PROGRAM_CSD (27U) /*!< Programming of the programmable bits of the CSD. */ +#define SDIOC_CMD28_SET_WRITE_PROT (28U) /*!< Sets the write protection bit of the addressed group. */ +#define SDIOC_CMD29_CLR_WRITE_PROT (29U) /*!< Clears the write protection bit of the addressed group. */ +#define SDIOC_CMD30_SEND_WRITE_PROT (30U) /*!< Asks the card to send the status of the write protection bits. */ +#define SDIOC_CMD32_ERASE_WR_BLK_START (32U) /*!< Sets the address of the first write block to be erased. (For SD card only). */ +#define SDIOC_CMD33_ERASE_WR_BLK_END (33U) /*!< Sets the address of the last write block of the continuous range to be erased. */ +#define SDIOC_CMD35_ERASE_GROUP_START (35U) /*!< Sets the address of the first write block to be erased. Reserved for each command system \ + set by switch function command (CMD6). */ +#define SDIOC_CMD36_ERASE_GROUP_END (36U) /*!< Sets the address of the last write block of the continuous range to be erased. \ + Reserved for each command system set by switch function command (CMD6). */ +#define SDIOC_CMD38_ERASE (38U) /*!< Reserved for SD security applications. */ +#define SDIOC_CMD39_FAST_IO (39U) /*!< SD card doesn't support it (Reserved). */ +#define SDIOC_CMD40_GO_IRQ_STATE (40U) /*!< SD card doesn't support it (Reserved). */ +#define SDIOC_CMD42_LOCK_UNLOCK (42U) /*!< Sets/resets the password or lock/unlock the card. The size of the data block is set by \ + the SET_BLOCK_LEN command. */ +#define SDIOC_CMD55_APP_CMD (55U) /*!< Indicates to the card that the next command is an application specific command rather \ + than a standard command. */ +#define SDIOC_CMD56_GEN_CMD (56U) /*!< Used either to transfer a data block to the card or to get a data block from the card \ + for general purpose/application specific commands. */ +#define SDIOC_CMD64_NO_CMD (64U) /*!< No command */ + +/** + * @brief Following commands are SD Card Specific commands. + * @note SDIOC_CMD55_APP_CMD should be sent before sending these commands. + */ +#define SDIOC_ACMD6_SET_BUS_WIDTH (6U) /*!< (ACMD6) Defines the data bus width to be used for data transfer. The allowed data bus \ + widths are given in SCR register. */ +#define SDIOC_ACMD13_SD_STATUS (13U) /*!< (ACMD13) Sends the SD status. */ +#define SDIOC_ACMD22_SEND_NUM_WR_BLOCKS (22U) /*!< (ACMD22) Sends the number of the written (without errors) write blocks. Responds with \ + 32bit+CRC data block. */ +#define SDIOC_ACMD23_SET_WR_BLK_ERASE_COUNT (23U) /*!< Set the number of write blocks to be pre-erased before writing (to be used for faster \ + Multiple Block WR com-mand). */ +#define SDIOC_ACMD41_SD_APP_OP_COND (41U) /*!< (ACMD41) Sends host capacity support information (HCS) and asks the accessed card to \ + send its operating condition register (OCR) content in the response on the CMD line. */ +#define SDIOC_ACMD42_SET_CLR_CARD_DETECT (42U) /*!< (ACMD42) Connect/Disconnect the 50 KOhm pull-up resistor on CD/DAT3 (pin 1) of the card */ +#define SDIOC_ACMD51_SEND_SCR (51U) /*!< Reads the SD Configuration Register (SCR). */ +#define SDIOC_ACMD52_RW_DIRECT (52U) /*!< For SD I/O card only, reserved for security specification. */ +#define SDIOC_ACMD53_RW_EXTENDED (53U) /*!< For SD I/O card only, reserved for security specification. */ + +/** + * @brief Following commands are SD Card Specific security commands. + * @note SDIOC_CMD55_APP_CMD should be sent before sending these commands. + */ +#define SDIOC_ACMD43_GET_MKB (43U) +#define SDIOC_ACMD44_GET_MID (44U) +#define SDIOC_ACMD45_SET_CER_RN1 (45U) +#define SDIOC_ACMD46_GET_CER_RN2 (46U) +#define SDIOC_ACMD47_SET_CER_RES2 (47U) +#define SDIOC_ACMD48_GET_CER_RES1 (48U) +#define SDIOC_ACMD18_SECURE_READ_MULTI_BLOCK (18U) +#define SDIOC_ACMD25_SECURE_WRITE_MULTI_BLOCK (25U) +#define SDIOC_ACMD38_SECURE_ERASE (38U) +#define SDIOC_ACMD49_CHANGE_SECURE_AREA (49U) +#define SDIOC_ACMD48_SECURE_WRITE_MKB (48U) + +/** + * @defgroup SDMMC_Error_Code SDMMC Error Code + * @{ + */ +#define SDMMC_ERR_NONE (0x00000000UL) /*!< No error */ +#define SDMMC_ERR_ADDR_OUT_OF_RANGE (0x80000000UL) /*!< Error when addressed block is out of range */ +#define SDMMC_ERR_ADDR_MISALIGNED (0x40000000UL) /*!< Misaligned address */ +#define SDMMC_ERR_BLOCK_LEN_ERR (0x20000000UL) /*!< Transferred block length is not allowed for the card or the \ + number of transferred bytes does not match the block length */ +#define SDMMC_ERR_ERASE_SEQ_ERR (0x10000000UL) /*!< An error in the sequence of erase command occurs */ +#define SDMMC_ERR_BAD_ERASE_PARAM (0x08000000UL) /*!< An invalid selection for erase groups */ +#define SDMMC_ERR_WR_PROT_VIOLATION (0x04000000UL) /*!< Attempt to program a write protect block */ +#define SDMMC_ERR_LOCK_UNLOCK_FAILED (0x01000000UL) /*!< Sequence or password error has been detected in unlock command \ + or if there was an attempt to access a locked card */ +#define SDMMC_ERR_COM_CRC_FAILED (0x00800000UL) /*!< CRC check of the previous command failed */ +#define SDMMC_ERR_ILLEGAL_CMD (0x00400000UL) /*!< Command is not legal for the card state */ +#define SDMMC_ERR_CARD_ECC_FAILED (0x00200000UL) /*!< Card internal ECC was applied but failed to correct the data */ +#define SDMMC_ERR_CC_ERR (0x00100000UL) /*!< Internal card controller error */ +#define SDMMC_ERR_GENERAL_UNKNOWN_ERR (0x00080000UL) /*!< General or unknown error */ +#define SDMMC_ERR_STREAM_RD_UNDERRUN (0x00040000UL) /*!< The card could not sustain data reading in stream rmode */ +#define SDMMC_ERR_STREAM_WR_OVERRUN (0x00020000UL) /*!< The card could not sustain data programming in stream mode */ +#define SDMMC_ERR_CID_CSD_OVERWRITE (0x00010000UL) /*!< CID/CSD overwrite error */ +#define SDMMC_ERR_WP_ERASE_SKIP (0x00008000UL) /*!< Only partial address space was erased */ +#define SDMMC_ERR_CARD_ECC_DISABLED (0x00004000UL) /*!< Command has been executed without using internal ECC */ +#define SDMMC_ERR_ERASE_RST (0x00002000UL) /*!< Erase sequence was cleared before executing because an out of \ + erase sequence command was received */ +#define SDMMC_ERR_CMD_AUTO_SEND (0x00001000UL) /*!< An error occurred in sending the command automatically */ +#define SDMMC_ERR_CMD_INDEX (0x00000800UL) /*!< The received response contains a command number error */ +#define SDMMC_ERR_CMD_STOP_BIT (0x00000400UL) /*!< Command line detects low level at stop bit */ +#define SDMMC_ERR_CMD_CRC_FAIL (0x00000200UL) /*!< Command response received (but CRC check failed) */ +#define SDMMC_ERR_CMD_TIMEOUT (0x00000100UL) /*!< Command response timeout */ +#define SDMMC_ERR_SWITCH_ERR (0x00000080UL) /*!< The card did not switch to the expected mode as requested by \ + the SWITCH command */ +#define SDMMC_ERR_DATA_STOP_BIT (0x00000040UL) /*!< Data line detects low level at stop bit */ +#define SDMMC_ERR_DATA_CRC_FAIL (0x00000020UL) /*!< Data block sent/received (CRC check failed) */ +#define SDMMC_ERR_DATA_TIMEOUT (0x00000010UL) /*!< Data timeout */ +#define SDMMC_ERR_AKE_SEQ_ERR (0x00000008UL) /*!< Error in sequence of authentication */ +#define SDMMC_ERR_INVD_VOLT (0x00000004UL) /*!< Error in case of invalid voltage range */ +#define SDMMC_ERR_REQ_NOT_APPLICABLE (0x00000002UL) /*!< Error when command request is not applicable */ +#define SDMMC_ERR_UNSUPPORT_FEATURE (0x00000001UL) /*!< Error when feature is not insupported */ + +#define SDMMC_ERR_BITS_MASK (0xFDFFE048UL) /*!< SD/MMC Error status bits mask */ +/** + * @} + */ + +/** + * @defgroup SDMMC_Card_Status_Bit SDMMC Card Status Bit + * @{ + */ +#define SDMMC_STATUS_CARD_IS_LOCKED_POS (24U) +#define SDMMC_STATUS_CARD_IS_LOCKED (0x02000000UL) /*!< When set, signals that the card is locked by the host */ +#define SDMMC_STATUS_CURR_STATE_POS (9U) +#define SDMMC_STATUS_CURR_STATE (0x00001E00UL) /*!< The state of the card when receiving the command */ +#define SDMMC_STATUS_RDY_FOR_DATA_POS (8U) +#define SDMMC_STATUS_RDY_FOR_DATA (0x00000100UL) /*!< Corresponds to buffer empty signaling on the bus */ +#define SDMMC_STATUS_APP_CMD_POS (5U) +#define SDMMC_STATUS_APP_CMD (0x00000020UL) /*!< The card will expect ACMD, or an indication that the command has been interpreted as ACMD */ +/** + * @} + */ + +/** + * @defgroup SDMMC_SCR_Register SDMMC SCR Register + * @{ + */ +#define SDMMC_SCR_PHY_SPEC_VER_1P0 (0x00000000UL) +#define SDMMC_SCR_PHY_SPEC_VER_1P1 (0x01000000UL) +#define SDMMC_SCR_PHY_SPEC_VER_2P0 (0x02000000UL) +#define SDMMC_SCR_BUS_WIDTH_4BIT (0x00040000UL) +#define SDMMC_SCR_BUS_WIDTH_1BIT (0x00010000UL) +/** + * @} + */ + +/** + * @defgroup SDMMC_OCR_Register SDMMC OCR Register + * @{ + */ +#define SDMMC_OCR_HIGH_CAPACITY (0x40000000UL) +#define SDMMC_OCR_STD_CAPACITY (0x00000000UL) +/** + * @} + */ + +/** + * @defgroup SDMMC_CSD_Register SDMMC CSD Register + * @{ + */ +/* Command Class supported */ +#define SDMMC_CSD_SUPPORT_CLASS5_ERASE (0x00000020UL) +/** + * @} + */ + +/** + * @defgroup SDMMC_Common_Parameter SDMMC Common Parameter + * @{ + */ +#define SDMMC_DATA_TIMEOUT (0x0000FFFFUL) +#define SDMMC_MAX_VOLT_TRIAL (0x0000FFFFUL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup SDIOC_Global_Functions + * @{ + */ +int32_t SDIOC_DeInit(CM_SDIOC_TypeDef *SDIOCx); +int32_t SDIOC_Init(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_init_t *pstcSdiocInit); +int32_t SDIOC_StructInit(stc_sdioc_init_t *pstcSdiocInit); +int32_t SDIOC_SWReset(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Type); +void SDIOC_PowerCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState); +en_functional_state_t SDIOC_GetPowerState(const CM_SDIOC_TypeDef *SDIOCx); +uint32_t SDIOC_GetMode(const CM_SDIOC_TypeDef *SDIOCx); +void SDIOC_ClockCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState); +void SDIOC_SetClockDiv(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Div); +int32_t SDIOC_GetOptimumClockDiv(uint32_t u32ClockFreq, uint16_t *pu16Div); +int32_t SDIOC_VerifyClockDiv(uint32_t u32Mode, uint8_t u8SpeedMode, uint16_t u16ClockDiv); +en_flag_status_t SDIOC_GetInsertStatus(const CM_SDIOC_TypeDef *SDIOCx); +void SDIOC_SetSpeedMode(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8SpeedMode); +void SDIOC_SetBusWidth(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8BusWidth); +void SDIOC_SetCardDetectSrc(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Src); +void SDIOC_SetCardDetectTestLevel(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Level); + +int32_t SDIOC_SendCommand(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_cmd_config_t *pstcCmdConfig); +int32_t SDIOC_CommandStructInit(stc_sdioc_cmd_config_t *pstcCmdConfig); +int32_t SDIOC_GetResponse(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Reg, uint32_t *pu32Value); +int32_t SDIOC_ConfigData(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_data_config_t *pstcDataConfig); +int32_t SDIOC_DataStructInit(stc_sdioc_data_config_t *pstcDataConfig); +int32_t SDIOC_ReadBuffer(CM_SDIOC_TypeDef *SDIOCx, uint8_t au8Data[], uint32_t u32Len); +int32_t SDIOC_WriteBuffer(CM_SDIOC_TypeDef *SDIOCx, const uint8_t au8Data[], uint32_t u32Len); + +void SDIOC_BlockGapStopCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState); +void SDIOC_RestartTrans(CM_SDIOC_TypeDef *SDIOCx); +void SDIOC_ReadWaitCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState); +void SDIOC_BlockGapIntCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState); + +void SDIOC_IntCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType, en_functional_state_t enNewState); +en_functional_state_t SDIOC_GetIntEnableState(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType); +void SDIOC_IntStatusCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t SDIOC_GetIntStatus(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag); +void SDIOC_ClearIntStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag); +en_flag_status_t SDIOC_GetHostStatus(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag); +en_flag_status_t SDIOC_GetAutoCmdErrorStatus(const CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Flag); +void SDIOC_ForceAutoCmdErrorEvent(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Event); +void SDIOC_ForceErrorIntEvent(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Event); + +/* SDMMC Commands management functions */ +int32_t SDMMC_CMD0_GoIdleState(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD2_AllSendCID(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD3_SendRelativeAddr(CM_SDIOC_TypeDef *SDIOCx, uint16_t *pu16RCA, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD6_SwitchFunc(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD7_SelectDeselectCard(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD8_SendInterfaceCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD9_SendCSD(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD12_StopTrans(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD13_SendStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD16_SetBlockLength(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32BlockLen, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD17_ReadSingleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32ReadAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD18_ReadMultipleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32ReadAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD24_WriteSingleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32WriteAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD25_WriteMultipleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32WriteAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD32_EraseBlockStartAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32StartAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD33_EraseBlockEndAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32EndAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD38_Erase(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD55_AppCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus); + +int32_t SDMMC_ACMD6_SetBusWidth(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32BusWidth, uint32_t *pu32ErrStatus); +int32_t SDMMC_ACMD13_SendStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); +int32_t SDMMC_ACMD41_SendOperatCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus); +int32_t SDMMC_ACMD51_SendSCR(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus); + +int32_t SDMMC_CMD1_SendOperatCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD35_EraseGroupStartAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32StartAddr, uint32_t *pu32ErrStatus); +int32_t SDMMC_CMD36_EraseGroupEndAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32EndAddr, uint32_t *pu32ErrStatus); + +/** + * @} + */ + +#endif /* LL_SDIOC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_SDIOC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_smc.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_smc.h new file mode 100644 index 00000000..8d437c57 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_smc.h @@ -0,0 +1,396 @@ +/** + ******************************************************************************* + * @file hc32_ll_smc.h + * @brief This file contains all the functions prototypes of the EXMC_SMC + * (External Memory Controller: Static Memory Controller) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_SMC_H__ +#define __HC32_LL_SMC_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_EXMC + * @{ + */ + +/** + * @addtogroup LL_SMC + * @{ + */ + +#if (LL_SMC_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup EXMC_SMC_Global_Types EXMC_SMC Global Types + * @{ + */ + +/** + * @brief EXMC_SMC Chip Configuration Structure definition + */ +typedef struct { + uint32_t u32ReadMode; /*!< Defines the read sync enable. + This parameter can be a value of @ref EXMC_SMC_Memory_Read_Mode */ + uint32_t u32WriteMode; /*!< Defines the write sync enable. + This parameter can be a value of @ref EXMC_SMC_Memory_Write_Mode */ + uint32_t u32ReadBurstLen; /*!< Defines the number of read data access. + This parameter can be a value of @ref EXMC_SMC_Memory_Read_Burst_Length. */ + uint32_t u32WriteBurstLen; /*!< Defines the number of write data access. + This parameter can be a value of @ref EXMC_SMC_Memory_Write_Burst_Length. */ + uint32_t u32MemoryWidth; /*!< Defines the SMC memory width. + This parameter can be a value of @ref EXMC_SMC_Memory_Width. */ + uint32_t u32BAA; /*!< Defines the SMC BAA signal enable. + This parameter can be a value of @ref EXMC_SMC_BAA_Port_Selection. */ + uint32_t u32ADV; /*!< Defines the SMC ADVS signal enable. + This parameter can be a value of @ref EXMC_SMC_ADV_Port_Selection. */ + uint32_t u32BLS; /*!< Defines the SMC BLS signal selection. + This parameter can be a value of @ref EXMC_SMC_BLS_Synchronization_Selection. */ + uint32_t u32AddrMatch; /*!< Defines the address match. + This parameter can be a value between Min_Data = 0x60 and Max_Data = 0x7F */ + uint32_t u32AddrMask; /*!< Defines the address mask. + This parameter can be a value of @ref EXMC_SMC_Mask_Address. */ +} stc_exmc_smc_chip_config_t; + +/** + * @brief EXMC_SMC Timing Configuration Structure definition + */ +typedef struct { + uint8_t u8RC; /*!< Defines the RC in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F */ + uint8_t u8WC; /*!< Defines the WC in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F */ + uint8_t u8CEOE; /*!< Defines the CEOE in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8WP; /*!< Defines the WP in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8PC; /*!< Defines the PC in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ + uint8_t u8TR; /*!< Defines the TR in memory clock cycles. + This parameter can be a value between Min_Data = 0 and Max_Data = 7 */ +} stc_exmc_smc_timing_config_t; + +/** + * @brief EXMC_SMC Initialization Structure definition + */ +typedef struct { + stc_exmc_smc_chip_config_t stcChipConfig; /*!< SMC memory chip configure. + This structure details refer @ref stc_exmc_smc_chip_config_t. */ + stc_exmc_smc_timing_config_t stcTimingConfig; /*!< SMC memory timing configure. + This structure details refer @ref stc_exmc_smc_timing_config_t. */ +} stc_exmc_smc_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_SMC_Global_Macros EXMC_SMC Global Macros + * @{ + */ + +/** + * @defgroup EXMC_SMC_Chip EXMC_SMC Chip + * @{ + */ +#define EXMC_SMC_CHIP0 (0UL) /*!< Chip 0 */ +#define EXMC_SMC_CHIP1 (1UL) /*!< Chip 1 */ +#define EXMC_SMC_CHIP2 (2UL) /*!< Chip 2 */ +#define EXMC_SMC_CHIP3 (3UL) /*!< Chip 3 */ +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Memory_Read_Mode EXMC_SMC Memory Read Mode + * @{ + */ +#define EXMC_SMC_READ_ASYNC (0UL) +#define EXMC_SMC_READ_SYNC (SMC_CPCR_RSYN) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Memory_Write_Mode EXMC_SMC Memory Write Mode + * @{ + */ +#define EXMC_SMC_WRITE_ASYNC (0UL) +#define EXMC_SMC_WRITE_SYNC (SMC_CPCR_WSYN) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Memory_Read_Burst_Length EXMC_SMC Memory Read Burst Length + * @{ + */ +#define EXMC_SMC_READ_BURST_1BEAT (0UL) +#define EXMC_SMC_READ_BURST_4BEAT (1UL << SMC_CPCR_RBL_POS) +#define EXMC_SMC_READ_BURST_8BEAT (2UL << SMC_CPCR_RBL_POS) +#define EXMC_SMC_READ_BURST_16BEAT (3UL << SMC_CPCR_RBL_POS) +#define EXMC_SMC_READ_BURST_32BEAT (4UL << SMC_CPCR_RBL_POS) +#define EXMC_SMC_READ_BURST_CONTINUOUS (5UL << SMC_CPCR_RBL_POS) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Memory_Write_Burst_Length EXMC_SMC Memory Write Burst Length + * @{ + */ +#define EXMC_SMC_WRITE_BURST_1BEAT (0UL) +#define EXMC_SMC_WRITE_BURST_4BEAT (1UL << SMC_CPCR_WBL_POS) +#define EXMC_SMC_WRITE_BURST_8BEAT (2UL << SMC_CPCR_WBL_POS) +#define EXMC_SMC_WRITE_BURST_16BEAT (3UL << SMC_CPCR_WBL_POS) +#define EXMC_SMC_WRITE_BURST_32BEAT (4UL << SMC_CPCR_WBL_POS) +#define EXMC_SMC_WRITE_BURST_CONTINUOUS (5UL << SMC_CPCR_WBL_POS) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Memory_Width EXMC_SMC Memory Width + * @{ + */ +#define EXMC_SMC_MEMORY_WIDTH_16BIT (SMC_CPCR_MW_0) +#define EXMC_SMC_MEMORY_WIDTH_32BIT (SMC_CPCR_MW_1) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_BAA_Port_Selection EXMC_SMC BAA Port Selection + * @{ + */ +#define EXMC_SMC_BAA_PORT_DISABLE (0UL) +#define EXMC_SMC_BAA_PORT_ENABLE (SMC_CPCR_BAAS) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_ADV_Port_Selection EXMC_SMC ADV Port Selection + * @{ + */ +#define EXMC_SMC_ADV_PORT_DISABLE (0UL) +#define EXMC_SMC_ADV_PORT_ENABLE (SMC_CPCR_ADVS) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_BLS_Synchronization_Selection EXMC_SMC BLS Synchronization Selection + * @{ + */ +#define EXMC_SMC_BLS_SYNC_CS (0UL) +#define EXMC_SMC_BLS_SYNC_WE (SMC_CPCR_BLSS) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Command EXMC_SMC Command + * @{ + */ +#define EXMC_SMC_CMD_MDREGCONFIG (SMC_CMDR_CMD_0) /*!< Command: MdRetConfig */ +#define EXMC_SMC_CMD_UPDATEREGS (SMC_CMDR_CMD_1) /*!< Command: UpdateRegs */ +#define EXMC_SMC_CMD_MDREGCONFIG_AND_UPDATEREGS (SMC_CMDR_CMD) /*!< Command: MdRetConfig & UpdateRegs */ +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_CRE_Polarity EXMC_SMC CRE Polarity + * @{ + */ +#define EXMC_SMC_CRE_POLARITY_LOW (0UL) /*!< CRE is LOW */ +#define EXMC_SMC_CRE_POLARITY_HIGH (SMC_CMDR_CRES) /*!< CRE is HIGH when ModeReg write occurs */ +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Status EXMC_SMC Status + * @{ + */ +#define EXMC_SMC_READY (0UL) /*!< SMC is ready */ +#define EXMC_SMC_LOWPOWER (SMC_STSR_STATUS) /*!< SMC is low power */ +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Sample_Clock EXMC_SMC Sample Clock + * @{ + */ +#define EXMC_SMC_SAMPLE_CLK_INTERNCLK (0UL) /*!< Internal EXCLK */ +#define EXMC_SMC_SAMPLE_CLK_INTERNCLK_INVT (SMC_BACR_CKSEL_0) /*!< Invert internal EXCLK */ +#define EXMC_SMC_SAMPLE_CLK_EXTCLK (SMC_BACR_CKSEL_1) /*!< External clock from EXMC_CLK port */ +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Mask_Address EXMC_SMC Mask Address + * @{ + */ +#define EXMC_SMC_ADDR_MASK_16MB (0xFFUL) +#define EXMC_SMC_ADDR_MASK_32MB (0xFEUL) +#define EXMC_SMC_ADDR_MASK_64MB (0xFCUL) +#define EXMC_SMC_ADDR_MASK_128MB (0xF8UL) +#define EXMC_SMC_ADDR_MASK_256MB (0xF0UL) +#define EXMC_SMC_ADDR_MASK_512MB (0xE0UL) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Address_Space EXMC_SMC Address Space + * @{ + */ +#define EXMC_SMC_ADDR_MIN (0x60000000UL) +#define EXMC_SMC_ADDR_MAX (0x7FFFFFFFUL) +/** + * @} + */ + +/** + * @brief SMC device memory address shifting. + * @param [in] mem_base_addr SMC base address + * @param [in] mem_width SMC memory width + * @param [in] addr SMC device memory address + * @retval SMC device shifted address value + */ +#define SMC_ADDR_SHIFT(mem_base_addr, mem_width, addr) \ +( ((EXMC_SMC_MEMORY_WIDTH_16BIT == (mem_width))? (((mem_base_addr) + ((addr) << 1U))) : \ + (((mem_base_addr) + ((addr) << 2U))))) + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup EXMC_SMC_Global_Functions + * @{ + */ + +/** + * @brief SMC entry low power state + * @param None + * @retval None + */ +__STATIC_INLINE void EXMC_SMC_EntryLowPower(void) +{ + WRITE_REG32(CM_SMC->STCR0, SMC_STCR0_LPWIR); +} + +/** + * @brief SMC exit low power state + * @param None + * @retval None + */ +__STATIC_INLINE void EXMC_SMC_ExitLowPower(void) +{ + WRITE_REG32(CM_SMC->STCR1, SMC_STCR1_LPWOR); +} + +/** + * @brief Get SMC status + * @param None + * @retval Returned value can be one of the macros group @ref EXMC_SMC_Status + * - EXMC_SMC_READY: SMC is ready + * - EXMC_SMC_LOWPOWER: SMC is low power + */ +__STATIC_INLINE uint32_t EXMC_SMC_GetStatus(void) +{ + return READ_REG32_BIT(CM_SMC->STSR, SMC_STSR_STATUS); +} + +/* Initialization and configuration EXMC_SMC functions */ +int32_t EXMC_SMC_StructInit(stc_exmc_smc_init_t *pstcSmcInit); +int32_t EXMC_SMC_Init(uint32_t u32Chip, const stc_exmc_smc_init_t *pstcSmcInit); +void EXMC_SMC_DeInit(void); + +void EXMC_SMC_Cmd(en_functional_state_t enNewState); +void EXMC_SMC_PinMuxCmd(en_functional_state_t enNewState); +void EXMC_SMC_SetSampleClock(uint32_t u32SampleClock); +void EXMC_SMC_SetRefreshPeriod(uint8_t u8PeriodVal); + +void EXMC_SMC_SetCommand(uint32_t u32Chip, uint32_t u32Cmd, uint32_t u32CrePolarity, uint32_t u32Addr); +uint32_t EXMC_SMC_GetChipStartAddr(uint32_t u32Chip); +uint32_t EXMC_SMC_GetChipEndAddr(uint32_t u32Chip); +int32_t EXMC_SMC_GetChipConfig(uint32_t u32Chip, stc_exmc_smc_chip_config_t *pstcChipConfig); +int32_t EXMC_SMC_GetTimingConfig(uint32_t u32Chip, stc_exmc_smc_timing_config_t *pstcTimingConfig); + +/** + * @} + */ + +#endif /* LL_SMC_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_SMC_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_spi.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_spi.h new file mode 100644 index 00000000..e5f482dc --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_spi.h @@ -0,0 +1,432 @@ +/** + ******************************************************************************* + * @file hc32_ll_spi.h + * @brief This file contains all the functions prototypes of the SPI driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_SPI_H__ +#define __HC32_LL_SPI_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_SPI + * @{ + */ + +#if (LL_SPI_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup SPI_Global_Types SPI Global Types + * @{ + */ + +/** + * @brief Structure definition of SPI initialization. + */ +typedef struct { + uint32_t u32WireMode; /*!< SPI wire mode, 3 wire mode or 4 wire mode. + This parameter can be a value of @ref SPI_Wire_Mode_Define */ + uint32_t u32TransMode; /*!< SPI transfer mode, send only or full duplex. + This parameter can be a value of @ref SPI_Trans_Mode_Define */ + uint32_t u32MasterSlave; /*!< SPI master/slave mode. + This parameter can be a value of @ref SPI_Master_Slave_Mode_Define */ + uint32_t u32ModeFaultDetect; /*!< SPI mode fault detect command. + This parameter can be a value of @ref SPI_Mode_Fault_Detect_Command_Define */ + uint32_t u32Parity; /*!< SPI parity check selection. + This parameter can be a value of @ref SPI_Parity_Check_Define */ + uint32_t u32SpiMode; /*!< SPI mode. + This parameter can be a value of @ref SPI_Mode_Define */ + uint32_t u32BaudRatePrescaler; /*!< SPI baud rate prescaler. + This parameter can be a value of @ref SPI_Baud_Rate_Prescaler_Define */ + uint32_t u32DataBits; /*!< SPI data bits, 4 bits ~ 32 bits. + This parameter can be a value of @ref SPI_Data_Size_Define */ + uint32_t u32FirstBit; /*!< MSB first or LSB first. + This parameter can be a value of @ref SPI_First_Bit_Define */ + uint32_t u32SuspendMode; /*!< SPI communication suspend function. + This parameter can be a value of @ref SPI_Com_Suspend_Func_Define */ + uint32_t u32FrameLevel; /*!< SPI frame level, SPI_1_FRAME ~ SPI_4_FRAME. + This parameter can be a value of @ref SPI_Frame_Level_Define */ +} stc_spi_init_t; + +/** + * @brief Structure definition of SPI delay time configuration. + */ +typedef struct { + uint32_t u32IntervalDelay; /*!< SPI interval time delay (Next access delay time) + This parameter can be a value of @ref SPI_Interval_Delay_Time_define */ + uint32_t u32ReleaseDelay; /*!< SPI release time delay (SCK invalid delay time) + This parameter can be a value of @ref SPI_Release_Delay_Time_define */ + uint32_t u32SetupDelay; /*!< SPI Setup time delay (SCK valid delay time) define + This parameter can be a value of @ref SPI_Setup_Delay_Time_define */ +} stc_spi_delay_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SPI_Global_Macros SPI Global Macros + * @{ + */ + +/** + * @defgroup SPI_Wire_Mode_Define SPI Wire Mode Define + * @{ + */ +#define SPI_4_WIRE (0UL) +#define SPI_3_WIRE (SPI_CR1_SPIMDS) +/** + * @} + */ + +/** + * @defgroup SPI_Trans_Mode_Define SPI Transfer Mode Define + * @{ + */ +#define SPI_FULL_DUPLEX (0UL) /*!< Full duplex. */ +#define SPI_SEND_ONLY (SPI_CR1_TXMDS) /*!< Send only. */ +/** + * @} + */ + +/** + * @defgroup SPI_Master_Slave_Mode_Define SPI Master Slave Mode Define + * @{ + */ +#define SPI_SLAVE (0UL) +#define SPI_MASTER (SPI_CR1_MSTR) +/** + * @} + */ + +/** + * @defgroup SPI_Loopback_Selection_Define SPI Loopback Selection Define + * @note Loopback mode is mainly used for parity self-diagnosis in 4-wire full-duplex mode. + * @{ + */ +#define SPI_LOOPBACK_INVD (0UL) +#define SPI_LOOPBACK_MOSI_INVT (SPI_CR1_SPLPBK) /*!< MISO data is the inverse of the data output by MOSI. */ +#define SPI_LOOPBACK_MOSI (SPI_CR1_SPLPBK2) /*!< MISO data is the data output by MOSI. */ +/** + * @} + */ + +/** + * @defgroup SPI_Int_Type_Define SPI Interrupt Type Define + * @{ + */ +#define SPI_INT_ERR (SPI_CR1_EIE) /*!< Including overload, underload and parity error. */ +#define SPI_INT_TX_BUF_EMPTY (SPI_CR1_TXIE) +#define SPI_INT_RX_BUF_FULL (SPI_CR1_RXIE) +#define SPI_INT_IDLE (SPI_CR1_IDIE) +#define SPI_IRQ_ALL (SPI_INT_ERR | SPI_INT_TX_BUF_EMPTY | SPI_INT_RX_BUF_FULL | SPI_INT_IDLE ) +/** + * @} + */ + +/** + * @defgroup SPI_Mode_Fault_Detect_Command_Define SPI Mode Fault Detect Command Define + * @{ + */ +#define SPI_MD_FAULT_DETECT_DISABLE (0UL) /*!< Disable mode fault detection. */ +#define SPI_MD_FAULT_DETECT_ENABLE (SPI_CR1_MODFE) /*!< Enable mode fault detection. */ +/** + * @} + */ + +/** + * @defgroup SPI_Parity_Check_Define SPI Parity Check Mode Define + * @{ + */ +#define SPI_PARITY_INVD (0UL) /*!< Parity check invalid. */ +#define SPI_PARITY_EVEN (SPI_CR1_PAE) /*!< Parity check selection even parity. */ +#define SPI_PARITY_ODD (SPI_CR1_PAE | SPI_CR1_PAOE) /*!< Parity check selection odd parity. */ +/** + * @} + */ + +/** + * @defgroup SPI_SS_Pin_Define SPI SSx Define + * @{ + */ +#define SPI_PIN_SS0 (SPI_CFG1_SS0PV) +#define SPI_PIN_SS1 (SPI_CFG1_SS1PV) +#define SPI_PIN_SS2 (SPI_CFG1_SS2PV) +#define SPI_PIN_SS3 (SPI_CFG1_SS3PV) +/** + * @} + */ + +/** + * @defgroup SPI_Read_Target_Buf_Define SPI Read Data Register Target Buffer Define + * @{ + */ +#define SPI_RD_TARGET_RD_BUF (0UL) /*!< Read RX buffer. */ +#define SPI_RD_TARGET_WR_BUF (SPI_CFG1_SPRDTD) /*!< Read TX buffer. */ +/** + * @} + */ + +/** + * @defgroup SPI_Frame_Level_Define SPI data frame level define, The Data in the SPI_DR register will be send to TX_BUFF + * after enough data frame write to the SPI_DR + * @{ + */ +#define SPI_1_FRAME (0UL) /*!< Data 1 frame */ +#define SPI_2_FRAME (SPI_CFG1_FTHLV_0) /*!< Data 2 frame.*/ +#define SPI_3_FRAME (SPI_CFG1_FTHLV_1) /*!< Data 3 frame.*/ +#define SPI_4_FRAME (SPI_CFG1_FTHLV_0 | SPI_CFG1_FTHLV_1) /*!< Data 4 frame.*/ +/** + * @} + */ + +/** + * @defgroup SPI_Interval_Delay_Time_define SPI Interval Time Delay (Next Access Delay Time) define + * @{ + */ +#define SPI_INTERVAL_TIME_1SCK (0UL << SPI_CFG1_MIDI_POS) /*!< 1 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_2SCK (1UL << SPI_CFG1_MIDI_POS) /*!< 2 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_3SCK (2UL << SPI_CFG1_MIDI_POS) /*!< 3 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_4SCK (3UL << SPI_CFG1_MIDI_POS) /*!< 4 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_5SCK (4UL << SPI_CFG1_MIDI_POS) /*!< 5 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_6SCK (5UL << SPI_CFG1_MIDI_POS) /*!< 6 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_7SCK (6UL << SPI_CFG1_MIDI_POS) /*!< 7 SCK + 2 PCLK1 */ +#define SPI_INTERVAL_TIME_8SCK (7UL << SPI_CFG1_MIDI_POS) /*!< 8 SCK + 2 PCLK1 */ +/** + * @} + */ + +/** + * @defgroup SPI_Release_Delay_Time_define SPI Release Time Delay (SCK Invalid Delay Time) Define + * @{ + */ +#define SPI_RELEASE_TIME_1SCK (0UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_2SCK (1UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_3SCK (2UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_4SCK (3UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_5SCK (4UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_6SCK (5UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_7SCK (6UL << SPI_CFG1_MSSDL_POS) +#define SPI_RELEASE_TIME_8SCK (7UL << SPI_CFG1_MSSDL_POS) +/** + * @} + */ + +/** + * @defgroup SPI_Setup_Delay_Time_define SPI Setup Time Delay (SCK Valid Delay Time) Define + * @{ + */ +#define SPI_SETUP_TIME_1SCK (0UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_2SCK (1UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_3SCK (2UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_4SCK (3UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_5SCK (4UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_6SCK (5UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_7SCK (6UL << SPI_CFG1_MSSI_POS) +#define SPI_SETUP_TIME_8SCK (7UL << SPI_CFG1_MSSI_POS) +/** + * @} + */ + +/** + * @defgroup SPI_Com_Suspend_Func_Define SPI Communication Suspend Function Define + * @{ + */ +#define SPI_COM_SUSP_FUNC_OFF (0UL) +#define SPI_COM_SUSP_FUNC_ON (SPI_CR1_CSUSPE) +/** + * @} + */ + +/** + * @defgroup SPI_Mode_Define SPI Mode Define + * @{ + */ +#define SPI_MD_0 (0UL) /*!< SCK pin output low in idle state; \ + MOSI/MISO pin data valid in odd edge, \ + MOSI/MISO pin data change in even edge */ +#define SPI_MD_1 (SPI_CFG2_CPHA) /*!< SCK pin output low in idle state; \ + MOSI/MISO pin data valid in even edge, \ + MOSI/MISO pin data change in odd edge */ +#define SPI_MD_2 (SPI_CFG2_CPOL) /*!< SCK pin output high in idle state; \ + MOSI/MISO pin data valid in odd edge, \ + MOSI/MISO pin data change in even edge */ +#define SPI_MD_3 (SPI_CFG2_CPOL | SPI_CFG2_CPHA) /*!< SCK pin output high in idle state; \ + MOSI/MISO pin data valid in even edge, \ + MOSI/MISO pin data change in odd edge */ + +/** + * @} + */ + +/** + * @defgroup SPI_Baud_Rate_Prescaler_Define SPI Baudrate Prescaler Define + * @{ + */ +#define SPI_BR_CLK_DIV2 (0UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 2. */ +#define SPI_BR_CLK_DIV4 (1UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 4. */ +#define SPI_BR_CLK_DIV8 (2UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 8. */ +#define SPI_BR_CLK_DIV16 (3UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 16. */ +#define SPI_BR_CLK_DIV32 (4UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 32. */ +#define SPI_BR_CLK_DIV64 (5UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 64. */ +#define SPI_BR_CLK_DIV128 (6UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 128. */ +#define SPI_BR_CLK_DIV256 (7UL << SPI_CFG2_MBR_POS) /*!< PCLK1 / 256. */ +/** + * @} + */ + +/** + * @defgroup SPI_Data_Size_Define SPI Data Size Define + * @{ + */ +#define SPI_DATA_SIZE_4BIT (0UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_5BIT (1UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_6BIT (2UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_7BIT (3UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_8BIT (4UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_9BIT (5UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_10BIT (6UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_11BIT (7UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_12BIT (8UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_13BIT (9UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_14BIT (10UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_15BIT (11UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_16BIT (12UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_20BIT (13UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_24BIT (14UL << SPI_CFG2_DSIZE_POS) +#define SPI_DATA_SIZE_32BIT (15UL << SPI_CFG2_DSIZE_POS) + +/** + * @} + */ + +/** + * @defgroup SPI_First_Bit_Define SPI First Bit Define + * @{ + */ +#define SPI_FIRST_MSB (0UL) +#define SPI_FIRST_LSB (SPI_CFG2_LSBF) +/** + * @} + */ + +/** + * @defgroup SPI_State_Flag_Define SPI State Flag Define + * @{ + */ +#define SPI_FLAG_OVERLOAD (SPI_SR_OVRERF) +#define SPI_FLAG_IDLE (SPI_SR_IDLNF) +#define SPI_FLAG_MD_FAULT (SPI_SR_MODFERF) +#define SPI_FLAG_PARITY_ERR (SPI_SR_PERF) +#define SPI_FLAG_UNDERLOAD (SPI_SR_UDRERF) +#define SPI_FLAG_TX_BUF_EMPTY (SPI_SR_TDEF) /*!< This flag is set when the data in the data register \ + is copied into the shift register, but the transmission \ + of the data bit may not have been completed. */ +#define SPI_FLAG_RX_BUF_FULL (SPI_SR_RDFF) /*!< Indicates that a data was received. */ +#define SPI_FLAG_CLR_ALL (SPI_FLAG_OVERLOAD | SPI_FLAG_MD_FAULT | SPI_FLAG_PARITY_ERR | SPI_FLAG_UNDERLOAD) +#define SPI_FLAG_ALL (SPI_FLAG_OVERLOAD | SPI_FLAG_IDLE | SPI_FLAG_MD_FAULT | SPI_FLAG_PARITY_ERR | \ + SPI_FLAG_UNDERLOAD | SPI_FLAG_TX_BUF_EMPTY | SPI_FLAG_RX_BUF_FULL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup SPI_Global_Functions + * @{ + */ +int32_t SPI_StructInit(stc_spi_init_t *pstcSpiInit); +int32_t SPI_Init(CM_SPI_TypeDef *SPIx, const stc_spi_init_t *pstcSpiInit); +void SPI_DeInit(CM_SPI_TypeDef *SPIx); + +void SPI_IntCmd(CM_SPI_TypeDef *SPIx, uint32_t u32IntType, en_functional_state_t enNewState); +void SPI_Cmd(CM_SPI_TypeDef *SPIx, en_functional_state_t enNewState); +void SPI_WriteData(CM_SPI_TypeDef *SPIx, uint32_t u32Data); +uint32_t SPI_ReadData(const CM_SPI_TypeDef *SPIx); + +en_flag_status_t SPI_GetStatus(const CM_SPI_TypeDef *SPIx, uint32_t u32Flag); +void SPI_ClearStatus(CM_SPI_TypeDef *SPIx, uint32_t u32Flag); +void SPI_LoopbackModeConfig(CM_SPI_TypeDef *SPIx, uint32_t u32Mode); +void SPI_ParityCheckCmd(CM_SPI_TypeDef *SPIx, en_functional_state_t enNewState); +void SPI_SSValidLevelConfig(CM_SPI_TypeDef *SPIx, uint32_t u32SSPin, en_functional_state_t enNewState); + +int32_t SPI_DelayTimeConfig(CM_SPI_TypeDef *SPIx, const stc_spi_delay_t *pstcDelayConfig); +void SPI_SSPinSelect(CM_SPI_TypeDef *SPIx, uint32_t u32SSPin); +void SPI_ReadBufConfig(CM_SPI_TypeDef *SPIx, uint32_t u32ReadBuf); +int32_t SPI_DelayStructInit(stc_spi_delay_t *pstcDelayConfig); + +int32_t SPI_Trans(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, uint32_t u32TxLen, uint32_t u32Timeout); +int32_t SPI_Receive(CM_SPI_TypeDef *SPIx, void *pvRxBuf, uint32_t u32RxLen, uint32_t u32Timeout); +int32_t SPI_TransReceive(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout); + +/** + * @} + */ + +#endif /* LL_SPI_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_SPI_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sram.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sram.h new file mode 100644 index 00000000..3f730564 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_sram.h @@ -0,0 +1,235 @@ +/** + ******************************************************************************* + * @file hc32_ll_sram.h + * @brief This file contains all the functions prototypes of the SRAM driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_SRAM_H__ +#define __HC32_LL_SRAM_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_SRAM + * @{ + */ + +#if (LL_SRAM_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SRAM_Global_Macros SRAM Global Macros + * @{ + */ + +/** + * @defgroup SRAM_Sel SRAM Selection + * @{ + */ +/* SRAM selection */ +#define SRAM_SRAMH (1UL << 2U) /*!< SRAMH: 0x1FFE0000~0x1FFFFFFF, 128KB */ +#define SRAM_SRAM123 (1UL << 0U) /*!< SRAM1: 0x20000000~0x2001FFFF, 128KB + SRAM2: 0x20020000~0x2003FFFF, 128KB + SRAM3: 0x20040000~0x20057FFF, 96KB */ +#define SRAM_SRAM4 (1UL << 1U) /*!< SRAM4: 0x20058000~0x2005FFFF, 32KB */ +#define SRAM_SRAMB (1UL << 3U) /*!< SRAMB: 0x200F0000~0x200F0FFF, 4KB */ +#define SRAM_SRAM_ALL (SRAM_SRAMH | SRAM_SRAM123 | SRAM_SRAM4 | SRAM_SRAMB) +#define SRAM_ECC_SRAM4 (SRAM_SRAM4) +#define SRAM_ECC_SRAMB (SRAM_SRAMB) + +/** + * @} + */ + +/** + * @defgroup SRAM_Access_Wait_Cycle SRAM Access Wait Cycle + * @{ + */ +#define SRAM_WAIT_CYCLE0 (0U) /*!< Wait 0 CPU cycle. */ +#define SRAM_WAIT_CYCLE1 (1U) /*!< Wait 1 CPU cycle. */ +#define SRAM_WAIT_CYCLE2 (2U) /*!< Wait 2 CPU cycles. */ +#define SRAM_WAIT_CYCLE3 (3U) /*!< Wait 3 CPU cycles. */ +#define SRAM_WAIT_CYCLE4 (4U) /*!< Wait 4 CPU cycles. */ +#define SRAM_WAIT_CYCLE5 (5U) /*!< Wait 5 CPU cycles. */ +#define SRAM_WAIT_CYCLE6 (6U) /*!< Wait 6 CPU cycles. */ +#define SRAM_WAIT_CYCLE7 (7U) /*!< Wait 7 CPU cycles. */ +/** + * @} + */ + +/** + * @defgroup SRAM_Err_Mode SRAM Error Mode + * @note Even-parity check error, ECC check error. + * @{ + */ +#define SRAM_ERR_MD_NMI (0UL) /*!< Non-maskable interrupt occurres while check error occurres. */ +#define SRAM_ERR_MD_RST (1UL) /*!< System reset occurres while check error occurres. */ +/** + * @} + */ + +/** + * @defgroup SRAM_ECC_Mode SRAM ECC Mode + * @{ + */ +#define SRAM_ECC_MD_INVD (0U) /*!< The ECC mode is invalid. */ +#define SRAM_ECC_MD1 (SRAMC_CKCR_ECCMOD_0) /*!< When 1-bit error occurres: + ECC error corrects. + No 1-bit-error status flag setting, no interrupt or reset. + When 2-bit error occurres: + ECC error detects. + 2-bit-error status flag sets and interrupt or reset occurres. */ +#define SRAM_ECC_MD2 (SRAMC_CKCR_ECCMOD_1) /*!< When 1-bit error occurres: + ECC error corrects. + 1-bit-error status flag sets, no interrupt or reset. + When 2-bit error occurres: + ECC error detects. + 2-bit-error status flag sets and interrupt or reset occurres. */ +#define SRAM_ECC_MD3 (SRAMC_CKCR_ECCMOD) /*!< When 1-bit error occurres: + ECC error corrects. + 1-bit-error status flag sets and interrupt or reset occurres. + When 2-bit error occurres: + ECC error detects. + 2-bit-error status flag sets and interrupt or reset occurres. */ +/** + * @} + */ + +/** + * @defgroup SRAM_Err_Status_Flag SRAM Error Status Flag + * @{ + */ +#define SRAM_FLAG_SRAM1_PYERR (SRAMC_CKSR_SRAM1_PYERR) /*!< SRAM1 parity error. */ +#define SRAM_FLAG_SRAM2_PYERR (SRAMC_CKSR_SRAM2_PYERR) /*!< SRAM2 parity error. */ +#define SRAM_FLAG_SRAM3_PYERR (SRAMC_CKSR_SRAM3_PYERR) /*!< SRAM3 parity error. */ +#define SRAM_FLAG_SRAMH_PYERR (SRAMC_CKSR_SRAMH_PYERR) /*!< SRAMH parity error. */ +#define SRAM_FLAG_SRAM4_1ERR (SRAMC_CKSR_SRAM4_1ERR) /*!< SRAM4 ECC 1-bit error. */ +#define SRAM_FLAG_SRAM4_2ERR (SRAMC_CKSR_SRAM4_2ERR) /*!< SRAM4 ECC 2-bit error. */ +#define SRAM_FLAG_SRAMB_1ERR (SRAMC_CKSR_SRAMB_1ERR) /*!< SRAMB ECC 1-bit error. */ +#define SRAM_FLAG_SRAMB_2ERR (SRAMC_CKSR_SRAMB_2ERR) /*!< SRAMB ECC 2-bit error. */ +#define SRAM_FLAG_CACHE_PYERR (SRAMC_CKSR_CACHE_PYERR) /*!< Cache RAM parity error. */ +#define SRAM_FLAG_ALL (0x1FFUL) +/** + * @} + */ + +/** + * @defgroup SRAM_Reg_Protect_Key SRAM Register Protect Key + * @{ + */ +#define SRAM_REG_LOCK_KEY (0x76U) +#define SRAM_REG_UNLOCK_KEY (0x77U) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup SRAM_Global_Functions + * @{ + */ + +/** + * @brief Lock SRAM registers, write protect. + * @param None + * @retval None + */ +__STATIC_INLINE void SRAM_REG_Lock(void) +{ + WRITE_REG32(CM_SRAMC->WTPR, SRAM_REG_LOCK_KEY); + WRITE_REG32(CM_SRAMC->CKPR, SRAM_REG_LOCK_KEY); +} + +/** + * @brief Unlock SRAM registers, write enable. + * @param None + * @retval None + */ +__STATIC_INLINE void SRAM_REG_Unlock(void) +{ + WRITE_REG32(CM_SRAMC->WTPR, SRAM_REG_UNLOCK_KEY); + WRITE_REG32(CM_SRAMC->CKPR, SRAM_REG_UNLOCK_KEY); +} + +void SRAM_Init(void); +void SRAM_DeInit(void); + +void SRAM_REG_Lock(void); +void SRAM_REG_Unlock(void); + +void SRAM_SetWaitCycle(uint32_t u32SramSel, uint32_t u32WriteCycle, uint32_t u32ReadCycle); +void SRAM_SetEccMode(uint32_t u32SramSel, uint32_t u32EccMode); +void SRAM_SetErrorMode(uint32_t u32SramSel, uint32_t u32ErrMode); + +en_flag_status_t SRAM_GetStatus(uint32_t u32Flag); +void SRAM_ClearStatus(uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_SRAM_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_SRAM_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_swdt.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_swdt.h new file mode 100644 index 00000000..2752bb1d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_swdt.h @@ -0,0 +1,226 @@ +/** + ******************************************************************************* + * @file hc32_ll_swdt.h + * @brief This file contains all the functions prototypes of the SWDT driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_SWDT_H__ +#define __HC32_LL_SWDT_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_SWDT + * @{ + */ + +#if (LL_SWDT_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup SWDT_Global_Types SWDT Global Types + * @{ + */ + +/** + * @brief SWDT Init structure definition + */ +typedef struct { + uint32_t u32CountPeriod; /*!< Specifies the counting period of SWDT. + This parameter can be a value of @ref SWDT_Count_Period */ + uint32_t u32ClockDiv; /*!< Specifies the clock division factor of SWDT. + This parameter can be a value of @ref SWDT_Clock_Division */ + uint32_t u32RefreshRange; /*!< Specifies the allow refresh range of SWDT. + This parameter can be a value of @ref SWDT_Refresh_Range */ + uint32_t u32LPMCount; /*!< Specifies the count state in Low Power Mode (Sleep/Stop Mode). + This parameter can be a value of @ref SWDT_LPM_Count */ + uint32_t u32ExceptionType; /*!< Specifies the type of exception response for SWDT. + This parameter can be a value of @ref SWDT_Exception_Type */ +} stc_swdt_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SWDT_Global_Macros SWDT Global Macros + * @{ + */ + +/** + * @defgroup SWDT_Count_Period SWDT Count Period + * @{ + */ +#define SWDT_CNT_PERIOD256 (0UL) /*!< 256 clock cycle */ +#define SWDT_CNT_PERIOD4096 (SWDT_CR_PERI_0) /*!< 4096 clock cycle */ +#define SWDT_CNT_PERIOD16384 (SWDT_CR_PERI_1) /*!< 16384 clock cycle */ +#define SWDT_CNT_PERIOD65536 (SWDT_CR_PERI) /*!< 65536 clock cycle */ +/** + * @} + */ + +/** + * @defgroup SWDT_Clock_Division SWDT Clock Division + * @{ + */ +#define SWDT_CLK_DIV1 (0UL) /*!< SWDTCLK/1 */ +#define SWDT_CLK_DIV16 (0x04UL << SWDT_CR_CKS_POS) /*!< SWDTCLK/16 */ +#define SWDT_CLK_DIV32 (0x05UL << SWDT_CR_CKS_POS) /*!< SWDTCLK/32 */ +#define SWDT_CLK_DIV64 (0x06UL << SWDT_CR_CKS_POS) /*!< SWDTCLK/64 */ +#define SWDT_CLK_DIV128 (0x07UL << SWDT_CR_CKS_POS) /*!< SWDTCLK/128 */ +#define SWDT_CLK_DIV256 (0x08UL << SWDT_CR_CKS_POS) /*!< SWDTCLK/256 */ +#define SWDT_CLK_DIV2048 (0x0BUL << SWDT_CR_CKS_POS) /*!< SWDTCLK/2048 */ +/** + * @} + */ + +/** + * @defgroup SWDT_Refresh_Range SWDT Refresh Range + * @{ + */ +#define SWDT_RANGE_0TO25PCT (0x01UL << SWDT_CR_WDPT_POS) /*!< 0%~25% */ +#define SWDT_RANGE_25TO50PCT (0x02UL << SWDT_CR_WDPT_POS) /*!< 25%~50% */ +#define SWDT_RANGE_0TO50PCT (0x03UL << SWDT_CR_WDPT_POS) /*!< 0%~50% */ +#define SWDT_RANGE_50TO75PCT (0x04UL << SWDT_CR_WDPT_POS) /*!< 50%~75% */ +#define SWDT_RANGE_0TO25PCT_50TO75PCT (0x05UL << SWDT_CR_WDPT_POS) /*!< 0%~25% & 50%~75% */ +#define SWDT_RANGE_25TO75PCT (0x06UL << SWDT_CR_WDPT_POS) /*!< 25%~75% */ +#define SWDT_RANGE_0TO75PCT (0x07UL << SWDT_CR_WDPT_POS) /*!< 0%~75% */ +#define SWDT_RANGE_75TO100PCT (0x08UL << SWDT_CR_WDPT_POS) /*!< 75%~100% */ +#define SWDT_RANGE_0TO25PCT_75TO100PCT (0x09UL << SWDT_CR_WDPT_POS) /*!< 0%~25% & 75%~100% */ +#define SWDT_RANGE_25TO50PCT_75TO100PCT (0x0AUL << SWDT_CR_WDPT_POS) /*!< 25%~50% & 75%~100% */ +#define SWDT_RANGE_0TO50PCT_75TO100PCT (0x0BUL << SWDT_CR_WDPT_POS) /*!< 0%~50% & 75%~100% */ +#define SWDT_RANGE_50TO100PCT (0x0CUL << SWDT_CR_WDPT_POS) /*!< 50%~100% */ +#define SWDT_RANGE_0TO25PCT_50TO100PCT (0x0DUL << SWDT_CR_WDPT_POS) /*!< 0%~25% & 50%~100% */ +#define SWDT_RANGE_25TO100PCT (0x0EUL << SWDT_CR_WDPT_POS) /*!< 25%~100% */ +#define SWDT_RANGE_0TO100PCT (0x0FUL << SWDT_CR_WDPT_POS) /*!< 0%~100% */ +/** + * @} + */ + +/** + * @defgroup SWDT_LPM_Count SWDT Low Power Mode Count + * @brief Counting control of SWDT in sleep/stop mode. + * @{ + */ +#define SWDT_LPM_CNT_CONTINUE (0UL) /*!< Continue counting in sleep/stop mode */ +#define SWDT_LPM_CNT_STOP (SWDT_CR_SLPOFF) /*!< Stop counting in sleep/stop mode */ +/** + * @} + */ + +/** + * @defgroup SWDT_Exception_Type SWDT Exception Type + * @brief Specifies the exception response when a refresh error or count overflow occurs. + * @{ + */ +#define SWDT_EXP_TYPE_INT (0UL) /*!< SWDT trigger interrupt */ +#define SWDT_EXP_TYPE_RST (SWDT_CR_ITS) /*!< SWDT trigger reset */ +/** + * @} + */ + +/** + * @defgroup SWDT_Flag SWDT Flag + * @{ + */ +#define SWDT_FLAG_UDF (SWDT_SR_UDF) /*!< Count underflow flag */ +#define SWDT_FLAG_REFRESH (SWDT_SR_REF) /*!< Refresh error flag */ +#define SWDT_FLAG_ALL (SWDT_SR_UDF | SWDT_SR_REF) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup SWDT_Global_Functions + * @{ + */ + +/** + * @brief Get SWDT count value. + * @param None + * @retval uint16_t Count value + */ +__STATIC_INLINE uint16_t SWDT_GetCountValue(void) +{ + return (uint16_t)(READ_REG32(CM_SWDT->SR) & SWDT_SR_CNT); +} + +/* Initialization and configuration functions */ +int32_t SWDT_Init(const stc_swdt_init_t *pstcSwdtInit); +void SWDT_FeedDog(void); +uint16_t SWDT_GetCountValue(void); + +/* Flags management functions */ +en_flag_status_t SWDT_GetStatus(uint32_t u32Flag); +int32_t SWDT_ClearStatus(uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_SWDT_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_SWDT_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr0.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr0.h new file mode 100644 index 00000000..b6ddbcbf --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr0.h @@ -0,0 +1,227 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr0.h + * @brief This file contains all the functions prototypes of the TMR0 driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TMR0_H__ +#define __HC32_LL_TMR0_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TMR0 + * @{ + */ + +#if (LL_TMR0_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup TMR0_Global_Types TMR0 Global Types + * @{ + */ + +/** + * @brief TMR0 initialization structure definition + * @note The 'u32ClockDiv' is invalid when the value of 'u32ClockSrc' is "TMR0_CLK_SRC_SPEC_EVT". + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Specifies the clock source of TMR0 channel. + This parameter can be a value of @ref TMR0_Clock_Source */ + uint32_t u32ClockDiv; /*!< Specifies the clock division of TMR0 channel. + This parameter can be a value of @ref TMR0_Clock_Division */ + uint32_t u32Func; /*!< Specifies the function of TMR0 channel. + This parameter can be a value of @ref TMR0_Function */ + uint16_t u16CompareValue; /*!< Specifies the compare value of TMR0 channel. + This parameter can be a value of half-word */ +} stc_tmr0_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR0_Global_Macros TMR0 Global Macros + * @{ + */ + +/** + * @defgroup TMR0_Channel TMR0 Channel + * @note TMR0 on the HC32F120,HC32F160 and HC32M120 chips is only "TMR0_CH_A". + * @{ + */ +#define TMR0_CH_A (0UL) +#define TMR0_CH_B (1UL) +/** + * @} + */ + +/** + * @defgroup TMR0_Clock_Source TMR0 Clock Source + * @note In asynchronous clock, continuous operation of the BCONR register requires waiting for 3 asynchronous clocks. + * @{ + */ +#define TMR0_CLK_SRC_INTERN_CLK (0UL) /*!< Internal clock (Synchronous clock) */ +#define TMR0_CLK_SRC_SPEC_EVT (TMR0_BCONR_SYNCLKA) /*!< Specified event (Synchronous clock) */ +#define TMR0_CLK_SRC_LRC (TMR0_BCONR_SYNSA) /*!< LRC (Asynchronous clock) */ +#define TMR0_CLK_SRC_XTAL32 (TMR0_BCONR_ASYNCLKA | TMR0_BCONR_SYNSA) /*!< XTAL32 (Asynchronous clock) */ +/** + * @} + */ + +/** + * @defgroup TMR0_Clock_Division TMR0 Clock Division + * @{ + */ +#define TMR0_CLK_DIV1 (0UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK */ +#define TMR0_CLK_DIV2 (1UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/2 */ +#define TMR0_CLK_DIV4 (2UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/4 */ +#define TMR0_CLK_DIV8 (3UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/8 */ +#define TMR0_CLK_DIV16 (4UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/16 */ +#define TMR0_CLK_DIV32 (5UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/32 */ +#define TMR0_CLK_DIV64 (6UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/64 */ +#define TMR0_CLK_DIV128 (7UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/128 */ +#define TMR0_CLK_DIV256 (8UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/256 */ +#define TMR0_CLK_DIV512 (9UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/512 */ +#define TMR0_CLK_DIV1024 (10UL << TMR0_BCONR_CKDIVA_POS) /*!< CLK/1024 */ +/** + * @} + */ + +/** + * @defgroup TMR0_Function TMR0 Function + * @{ + */ +#define TMR0_FUNC_CMP (0UL) /*!< Output comare function */ +#define TMR0_FUNC_CAPT (TMR0_BCONR_CAPMDA | TMR0_BCONR_HICPA) /*!< Input capture function */ +/** + * @} + */ + +/** + * @defgroup TMR0_Interrupt TMR0 Interrupt + * @{ + */ +#define TMR0_INT_CMP_A (TMR0_BCONR_INTENA) + +#define TMR0_INT_CMP_B (TMR0_BCONR_INTENB) +#define TMR0_INT_ALL (TMR0_INT_CMP_A | TMR0_INT_CMP_B) +/** + * @} + */ + +/** + * @defgroup TMR0_FLAG TMR0 Flag + * @{ + */ +#define TMR0_FLAG_CMP_A (TMR0_STFLR_CMFA) + +#define TMR0_FLAG_CMP_B (TMR0_STFLR_CMFB) +#define TMR0_FLAG_ALL (TMR0_FLAG_CMP_A | TMR0_FLAG_CMP_B) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TMR0_Global_Functions + * @{ + */ + +/* Initialization functions */ +void TMR0_DeInit(CM_TMR0_TypeDef *TMR0x); +int32_t TMR0_Init(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, const stc_tmr0_init_t *pstcTmr0Init); +int32_t TMR0_StructInit(stc_tmr0_init_t *pstcTmr0Init); +void TMR0_Start(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch); +void TMR0_Stop(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch); + +/* Control configuration functions */ +void TMR0_SetCountValue(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint16_t u16Value); +uint16_t TMR0_GetCountValue(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch); +void TMR0_SetCompareValue(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint16_t u16Value); +uint16_t TMR0_GetCompareValue(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch); +void TMR0_SetClockSrc(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Src); +void TMR0_SetClockDiv(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Div); +void TMR0_SetFunc(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Func); + +/* Hardware trigger Functions */ +void TMR0_HWCaptureCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR0_HWStartCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR0_HWStopCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR0_HWClearCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState); + +/* Interrupt and flag management functions */ +void TMR0_IntCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t TMR0_GetStatus(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Flag); +void TMR0_ClearStatus(CM_TMR0_TypeDef *TMR0x, uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_TMR0_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TMR0_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr2.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr2.h new file mode 100644 index 00000000..61ad07bd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr2.h @@ -0,0 +1,352 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr2.h + * @brief This file contains all the functions prototypes of the TMR2(Timer2) + * driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TMR2_H__ +#define __HC32_LL_TMR2_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TMR2 + * @{ + */ +#if (LL_TMR2_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup TMR2_Global_Types TMR2 Global Types + * @{ + */ + +/** + * @brief TMR2 PWM configuration structure. + */ +typedef struct { + uint32_t u32StartPolarity; /*!< Specifies the polarity of PWM output when TMR2 counting start. + This parameter can be a value of @ref TMR2_PWM_Polarity */ + uint32_t u32StopPolarity; /*!< Specifies the polarity of PWM output when TMR2 counting stop. + This parameter can be a value of @ref TMR2_PWM_Polarity */ + uint32_t u32CompareMatchPolarity; /*!< Specifies the polarity of PWM output when TMR2 counter matches the compare value. + This parameter can be a value of @ref TMR2_PWM_Polarity */ +} stc_tmr2_pwm_init_t; + +/** + * @brief TMR2 initialization structure. + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Specifies the clock source for TMR2 channel. + This parameter can be a value of @ref TMR2_Clock_Source */ + uint32_t u32ClockDiv; /*!< Specifies the division of the clock source. + This parameter can be a value of @ref TMR2_Clock_Divider */ + uint32_t u32Func; /*!< Specifies the function mode for TMR2 channel. + This parameter can be a value of @ref TMR2_Function */ + uint32_t u32CompareValue; /*!< Specifies the compare value. + This parameter can be a number between 0U and 0xFFFFU, inclusive. */ +} stc_tmr2_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR2_Global_Macros TMR2 Global Macros + * @{ + */ + +/** + * @defgroup TMR2_Channel TMR2 Channel + * @{ + */ +#define TMR2_CH_A (0U) /*!< Channel A of TMR2. */ +#define TMR2_CH_B (1U) /*!< Channel B of TMR2. */ +/** + * @} + */ + +/** + * @defgroup TMR2_Function TMR2 Function + * @{ + */ +#define TMR2_FUNC_CMP (0x0U) /*!< The function of TMR2 channel is ouput compare. */ +#define TMR2_FUNC_CAPT (TMR2_BCONR_CAPMDA) /*!< The function of TMR2 channel is input capture. */ +/** + * @} + */ + +/** + * @defgroup TMR2_Clock_Source TMR2 Clock Source + * @{ + */ +#define TMR2_CLK_PCLK1 (0x0U) /*!< Synchronous clock source, PCLK1. */ +#define TMR2_CLK_TRIG_RISING (TMR2_BCONR_SYNCLKA_0) /*!< Synchronous clock source, rising edge of TIM2__TRIGA/B. + One rising edge causes one count. */ +#define TMR2_CLK_TRIG_FALLING (TMR2_BCONR_SYNCLKA_1) /*!< Synchronous clock source, falling edge of TIM2__TRIGA/B. + One falling edge causes one count. */ +#define TMR2_CLK_EVT (TMR2_BCONR_SYNCLKA) /*!< Synchronous clock source, peripheral event. The event is specified by register TMR2_HTSSR. + One event causes one count. */ +#define TMR2_CLK_TMR6_OVF (TMR2_BCONR_SYNCLKAT_0) /*!< Synchronous clock source, the event of counting overflow of TIMER6. + It is NOT need to set register TMR2_HTSSR. */ +#define TMR2_CLK_TMR6_UDF (TMR2_BCONR_SYNCLKAT_1) /*!< Synchronous clock source, the event of counting underflow of TIMER6. + It is NOT need to set register TMR2_HTSSR. */ +#define TMR2_CLK_TMR6_OVF_UDF (TMR2_BCONR_SYNCLKAT_0 | \ + TMR2_BCONR_SYNCLKAT_1) /*!< Synchronous clock source, both overflow and underflow of TIMER6. */ +#define TMR2_CLK_LRC (TMR2_BCONR_SYNSA) /*!< Asynchronous clock source, LRC(32.768KHz). */ +#define TMR2_CLK_XTAL32 (TMR2_BCONR_ASYNCLKA_0 | \ + TMR2_BCONR_SYNSA) /*!< Asynchronous clock source, XTAL32(32.768KHz). */ +#define TMR2_CLK_PIN_CLK (TMR2_BCONR_ASYNCLKA_1 | \ + TMR2_BCONR_SYNSA) /*!< Asynchronous clock source, input from pin TIM2__CLKA/B. */ +/** + * @} + */ + +/** + * @defgroup TMR2_Clock_Divider TMR2 Clock Divider + * @{ + */ +#define TMR2_CLK_DIV1 (0x0U) /*!< Clock source. */ +#define TMR2_CLK_DIV2 (0x1UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 2. */ +#define TMR2_CLK_DIV4 (0x2UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 4. */ +#define TMR2_CLK_DIV8 (0x3UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 8. */ +#define TMR2_CLK_DIV16 (0x4UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 16. */ +#define TMR2_CLK_DIV32 (0x5UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 32. */ +#define TMR2_CLK_DIV64 (0x6UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 64. */ +#define TMR2_CLK_DIV128 (0x7UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 128. */ +#define TMR2_CLK_DIV256 (0x8UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 256. */ +#define TMR2_CLK_DIV512 (0x9UL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 512. */ +#define TMR2_CLK_DIV1024 (0xAUL << TMR2_BCONR_CKDIVA_POS) /*!< Clock source / 1024. */ +/** + * @} + */ + +/** + * @defgroup TMR2_Interrupt_Type TMR2 Interrupt Type + * @{ + */ +#define TMR2_INT_MATCH_CH_A (TMR2_ICONR_CMENA) /*!< TMR2 count match interrupt. */ +#define TMR2_INT_OVF_CH_A (TMR2_ICONR_OVENA) /*!< TMR2 count overflow interrupt. */ +#define TMR2_INT_MATCH_CH_B (TMR2_ICONR_CMENB) /*!< TMR2 count match interrupt. */ +#define TMR2_INT_OVF_CH_B (TMR2_ICONR_OVENB) /*!< TMR2 count overflow interrupt. */ +#define TMR2_INT_ALL (TMR2_INT_MATCH_CH_A | TMR2_INT_OVF_CH_A | \ + TMR2_INT_MATCH_CH_B | TMR2_INT_OVF_CH_B) +/** + * @} + */ + +/** + * @defgroup TMR2_Status_Flag TMR2 Status Flag + * @{ + */ +#define TMR2_FLAG_MATCH_CH_A (TMR2_STFLR_CMFA) /*!< Counter match flag of channel A. */ +#define TMR2_FLAG_OVF_CH_A (TMR2_STFLR_OVFA) /*!< Counter overflow flag channel A. */ +#define TMR2_FLAG_MATCH_CH_B (TMR2_STFLR_CMFB) /*!< Counter match flag channel B. */ +#define TMR2_FLAG_OVF_CH_B (TMR2_STFLR_OVFB) /*!< Counter overflow flag channel B. */ +#define TMR2_FLAG_ALL (TMR2_FLAG_MATCH_CH_A | TMR2_FLAG_OVF_CH_A | \ + TMR2_FLAG_MATCH_CH_B | TMR2_FLAG_OVF_CH_B) +/** + * @} + */ + +/** + * @defgroup TMR2_Counter_State TMR2 Counter State + * @{ + */ +#define TMR2_CNT_STAT_START (0U) /*!< Counter start counting. */ +#define TMR2_CNT_STAT_STOP (1U) /*!< Counter stop counting. */ +#define TMR2_CNT_STAT_MATCH_CMP (2U) /*!< Counter value matchs the compare value. */ +/** + * @} + */ + +/** + * @defgroup TMR2_PWM_Polarity TMR2 PWM Polarity + * @{ + */ +#define TMR2_PWM_LOW (0x0U) /*!< PWM output low. */ +#define TMR2_PWM_HIGH (0x1U) /*!< PWM output high. */ +#define TMR2_PWM_HOLD (0x2U) /*!< PWM output keeps the current polarity. */ +#define TMR2_PWM_INVT (0x3U) /*!< PWM output reverses the current polarity. */ +/** + * @} + */ + +/** + * @defgroup TMR2_Start_Condition TMR2 Start Condition + * @{ + */ +#define TMR2_START_COND_INVD (0x0U) /*!< The start condition of TMR2 is INVALID. */ +#define TMR2_START_COND_TRIG_RISING (TMR2_HCONR_HSTAA0) /*!< The start condition of TMR2 is the rising edge of TIM2_x_PWMA/B. */ +#define TMR2_START_COND_TRIG_FALLING (TMR2_HCONR_HSTAA1) /*!< The start condition of TMR2 is the falling edge of TIM2_x_PWMA/B. */ +#define TMR2_START_COND_EVT (TMR2_HCONR_HSTAA2) /*!< The start condition of TMR2 is the specified event occurred. */ +#define TMR2_START_COND_ALL (TMR2_START_COND_TRIG_RISING | TMR2_START_COND_TRIG_FALLING | \ + TMR2_START_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMR2_Stop_Condition TMR2 Stop Condition + * @{ + */ +#define TMR2_STOP_COND_INVD (0x0U) /*!< The stop condition of TMR2 is INVALID. */ +#define TMR2_STOP_COND_TRIG_RISING (TMR2_HCONR_HSTPA0) /*!< The stop condition of TMR2 is the rising edge of TIM2_x_PWMA/B. */ +#define TMR2_STOP_COND_TRIG_FALLING (TMR2_HCONR_HSTPA1) /*!< The stop condition of TMR2 is the falling edge of TIM2_x_PWMA/B. */ +#define TMR2_STOP_COND_EVT (TMR2_HCONR_HSTPA2) /*!< The stop condition of TMR2 is the specified event occurred. */ +#define TMR2_STOP_COND_ALL (TMR2_STOP_COND_TRIG_RISING | TMR2_STOP_COND_TRIG_FALLING | \ + TMR2_STOP_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMR2_Clear_Condition TMR2 Clear Condition + * @{ + */ +#define TMR2_CLR_COND_INVD (0x0U) /*!< The clear condition of TMR2 is INVALID. */ +#define TMR2_CLR_COND_TRIG_RISING (TMR2_HCONR_HCLEA0) /*!< The clear(clear CNTAR/CNTBR) condition of TMR2 is the rising edge of TIM2_x_PWMA/B. */ +#define TMR2_CLR_COND_TRIG_FALLING (TMR2_HCONR_HCLEA1) /*!< The clear(clear CNTAR/CNTBR) condition of TMR2 is the falling edge of TIM2_x_PWMA/B. */ +#define TMR2_CLR_COND_EVT (TMR2_HCONR_HCLEA2) /*!< The clear(clear CNTAR/CNTBR) condition of TMR2 is the specified event occurred. */ +#define TMR2_CLR_COND_ALL (TMR2_CLR_COND_TRIG_RISING | TMR2_CLR_COND_TRIG_FALLING | \ + TMR2_CLR_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMR2_Capture_Condition TMR2 Capture Condition + * @{ + */ +#define TMR2_CAPT_COND_INVD (0x0U) /*!< The capture condition of TMR2 is INVALID. */ +#define TMR2_CAPT_COND_TRIG_RISING (TMR2_HCONR_HICPA0) /*!< The capture condition of TMR2 is the rising edge of TIM2_x_PWMA/B. */ +#define TMR2_CAPT_COND_TRIG_FALLING (TMR2_HCONR_HICPA1) /*!< The capture condition of TMR2 is the falling edge of TIM2_x_PWMA/B. */ +#define TMR2_CAPT_COND_EVT (TMR2_HCONR_HICPA2) /*!< The capture condition of TMR2 is the specified event occurred. */ +#define TMR2_CAPT_COND_ALL (TMR2_CAPT_COND_TRIG_RISING | TMR2_CAPT_COND_TRIG_FALLING | \ + TMR2_CAPT_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMR2_Filter_Clock_Divider TMR2 Filter Clock Divider + * @{ + */ +#define TMR2_FILTER_CLK_DIV1 (0x0U) /*!< The filter clock is the clock of timer2 / 1 */ +#define TMR2_FILTER_CLK_DIV4 (TMR2_PCONR_NOFICKA_0) /*!< The filter clock is the clock of timer2 / 4 */ +#define TMR2_FILTER_CLK_DIV16 (TMR2_PCONR_NOFICKA_1) /*!< The filter clock is the clock of timer2 / 16 */ +#define TMR2_FILTER_CLK_DIV64 (TMR2_PCONR_NOFICKA) /*!< The filter clock is the clock of timer2 / 64 */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TMR2_Global_Functions + * @{ + */ +int32_t TMR2_Init(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, const stc_tmr2_init_t *pstcTmr2Init); +int32_t TMR2_StructInit(stc_tmr2_init_t *pstcTmr2Init); +void TMR2_DeInit(CM_TMR2_TypeDef *TMR2x); + +void TMR2_SetFunc(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Func); +void TMR2_SetClockSrc(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Src); +void TMR2_SetClockDiv(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Div); + +int32_t TMR2_PWM_StructInit(stc_tmr2_pwm_init_t *pstPwmInit); +int32_t TMR2_PWM_Init(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, const stc_tmr2_pwm_init_t *pstPwmInit); +void TMR2_PWM_OutputCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, en_functional_state_t enNewState); + +void TMR2_HWCaptureCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState); + +void TMR2_HWStartCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR2_HWStopCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR2_HWClearCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState); + +void TMR2_SetFilterClockDiv(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Div); +void TMR2_FilterCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, en_functional_state_t enNewState); + +void TMR2_IntCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32IntType, en_functional_state_t enNewState); + +void TMR2_Start(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch); +void TMR2_Stop(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch); + +en_flag_status_t TMR2_GetStatus(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Flag); +void TMR2_ClearStatus(CM_TMR2_TypeDef *TMR2x, uint32_t u32Flag); + +void TMR2_SetCompareValue(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Value); +uint32_t TMR2_GetCompareValue(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch); + +void TMR2_SetCountValue(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Value); +uint32_t TMR2_GetCountValue(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch); + +void TMR2_PWM_SetPolarity(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint8_t u8CountState, uint32_t u32Polarity); + +/** + * @} + */ + +#endif /* LL_TMR2_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TMR2_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr4.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr4.h new file mode 100644 index 00000000..1af85c18 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr4.h @@ -0,0 +1,801 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr4.h + * @brief This file contains all the functions prototypes of the TMR4 + * driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TMR4_H__ +#define __HC32_LL_TMR4_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TMR4 + * @{ + */ + +#if (LL_TMR4_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup TMR4_Global_Types TMR4 Global Types + * @{ + */ + +/** + * @brief TMR4 Counter function initialization configuration + * @note The TMR4 division(u16ClockDiv) is valid when clock source is the internal clock. + */ +typedef struct { + uint16_t u16ClockSrc; /*!< TMR4 counter clock source. + This parameter can be a value of @ref TMR4_Count_Clock_Source */ + uint16_t u16ClockDiv; /*!< TMR4 counter internal clock division. + This parameter can be a value of @ref TMR4_Count_Clock_Division. */ + uint16_t u16CountMode; /*!< TMR4 counter mode. + This parameter can be a value of @ref TMR4_Count_Mode */ + uint16_t u16PeriodValue; /*!< TMR4 counter period value. + This parameter can be a value of half-word */ +} stc_tmr4_init_t; + +/** + * @brief The configuration of Output-Compare high channel(OUH/OVH/OWH) + */ +typedef union { + uint16_t OCMRx; /*!< OCMRxH(x=U/V/W) register */ + + struct { /*!< OCMRxH(x=U/V/W) register struct field bit */ + uint16_t OCFDCH : 1; /*!< OCMRxh b0 High channel's OCF status when high channel match occurs at the condition that counter is counting down + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint16_t OCFPKH : 1; /*!< OCMRxh b1 High channel's OCF status when high channel match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint16_t OCFUCH : 1; /*!< OCMRxh b2 High channel's OCF status when high channel match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint16_t OCFZRH : 1; /*!< OCMRxh b3 High channel's OCF status when high channel match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint16_t OPDCH : 2; /*!< OCMRxh b5~b4 High channel's OP output status when high channel match occurs at the condition that counter is counting down + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint16_t OPPKH : 2; /*!< OCMRxh b7~b6 High channel's OP output status when high channel match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint16_t OPUCH : 2; /*!< OCMRxh b9~b8 High channel's OP output status when high channel match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint16_t OPZRH : 2; /*!< OCMRxh b11~b10 High channel's OP output status when high channel match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint16_t OPNPKH : 2; /*!< OCMRxh b13~b12 High channel's OP output status when high channel match doesn't occur at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint16_t OPNZRH : 2; /*!< OCMRxh b15~b14 High channel's OP output status when high channel match doesn't occur at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + } OCMRx_f; +} un_tmr4_oc_ocmrh_t; + +/** + * @brief The configuration of Output-Compare low channel(OUL/OVL/OWL) + */ +typedef union { + uint32_t OCMRx; /*!< OCMRxL(x=U/V/W) register */ + + struct { /*!< OCMRxL(x=U/V/W) register struct field bit*/ + uint32_t OCFDCL : 1; /*!< OCMRxl b0 Low channel's OCF status when low channel match occurs at the condition that counter is counting down + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint32_t OCFPKL : 1; /*!< OCMRxl b1 Low channel's OCF status when low channel match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint32_t OCFUCL : 1; /*!< OCMRxl b2 Low channel's OCF status when low channel match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint32_t OCFZRL : 1; /*!< OCMRxl b3 Low channel's OCF status when low channel match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_OCF_State */ + uint32_t OPDCL : 2; /*!< OCMRxl b5~b4 Low channel's OP output status when high channel not match and low channel match occurs at the condition that counter is counting down + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t OPPKL : 2; /*!< OCMRxl b7~b6 Low channel's OP output status when high channel not match and low channel match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t OPUCL : 2; /*!< OCMRxl b9~b8 Low channel's OP output status when high channel not match and low channel match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t OPZRL : 2; /*!< OCMRxl b11~b10 Low channel's OP output status when high channel not match and low channel match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t OPNPKL : 2; /*!< OCMRxl b13~b12 Low channel's OP output status when high channel not match and low channel not match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t OPNZRL : 2; /*!< OCMRxl b15~b14 Low channel's OP output status when high channel not match and low channel not match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPNDCL : 2; /*!< OCMRxl b17~b16 Low channel's OP output status when high channel match and low channel not match occurs at the condition that counter is coutning down + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPNUCL : 2; /*!< OCMRxl b19~b18 Low channel's OP output status when high channel match and low channel not match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPDCL : 2; /*!< OCMRxl b21~b20 Low channel's OP output status when high channel and low channel match occurs at the condition that counter is counting down + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPPKL : 2; /*!< OCMRxl b23~b22 Low channel's OP output status when high channel and low channel match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPUCL : 2; /*!< OCMRxl b25~b24 Low channel's OP output status when high channel and low channel match occurs at the condition that counter is counting up + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPZRL : 2; /*!< OCMRxl b27~b26 Low channel's OP output status when high channel and low channel match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPNPKL : 2; /*!< OCMRxl b29~b28 Low channel's OP output status when high channel match and low channel not match occurs at the condition that counter count=Peak + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + uint32_t EOPNZRL : 2; /*!< OCMRxl b31~b30 Low channel's OP output status when high channel match and low channel not match occurs at the condition that counter count=0x0000 + This parameter can be a value of @ref TMR4_OC_Count_Match_Output_Polarity */ + } OCMRx_f; +} un_tmr4_oc_ocmrl_t; + +/** + * @brief TMR4 Output-Compare(OC) initialization configuration + */ +typedef struct { + uint16_t u16CompareValue; /*!< TMR4 OC compare match value. + This parameter can be a value of half-word. */ + uint16_t u16OcInvalidPolarity; /*!< Port output polarity when OC is disabled. + This parameter can be a value of @ref TMR4_OC_Invalid_Output_Polarity. */ + uint16_t u16CompareModeBufCond; /*!< Register OCMR buffer transfer condition. + This parameter can be a value of @ref TMR4_OC_Buffer_Transfer_Condition. */ + uint16_t u16CompareValueBufCond; /*!< Register OCCR buffer transfer condition. + This parameter can be a value of @ref TMR4_OC_Buffer_Transfer_Condition. */ + uint16_t u16BufLinkTransObject; /*!< Enable the specified object(OCMR/OCCR) register buffer linked transfer with the counter interrupt mask. + This parameter can be a value of @ref TMR4_OC_Buffer_Object. */ +} stc_tmr4_oc_init_t; + +/** + * @brief TMR4 PWM initialization configuration + * @note The clock division(u16ClockDiv) is valid when TMR4 clock source is the internal clock. + */ +typedef struct { + uint16_t u16Mode; /*!< Select PWM mode + This parameter can be a value of @ref TMR4_PWM_Mode */ + uint16_t u16ClockDiv; /*!< The internal clock division of PWM timer. + This parameter can be a value of @ref TMR4_PWM_Clock_Division. */ + uint16_t u16Polarity; /*!< TMR4 PWM polarity + This parameter can be a value of @ref TMR4_PWM_Polarity */ +} stc_tmr4_pwm_init_t; + +/** + * @brief TMR4 Special-Event(EVT) initialization configuration + */ +typedef struct { + uint16_t u16Mode; /*!< TMR4 event mode + This parameter can be a value of @ref TMR4_Event_Mode */ + uint16_t u16CompareValue; /*!< TMR4 event compare match value. + This parameter can be a value of half-word */ + uint16_t u16OutputEvent; /*!< TMR4 event output event when match count compare condition. + This parameter can be a value of @ref TMR4_Event_Output_Event */ + uint16_t u16MatchCond; /*!< Enable the specified count compare type with counter count to generate event. + This parameter can be a value of @ref TMR4_Event_Match_Condition */ +} stc_tmr4_evt_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR4_Global_Macros TMR4 Global Macros + * @{ + */ + +/** + * @defgroup TMR4_Counter_Macros TMR4 Counter Macros + * @{ + */ + +/** + * @defgroup TMR4_Count_Clock_Source TMR4 Count Clock Source + * @{ + */ +#define TMR4_CLK_SRC_INTERNCLK (0U) +#define TMR4_CLK_SRC_EXTCLK (TMR4_CCSR_ECKEN) +/** + * @} + */ + +/** + * @defgroup TMR4_Count_Clock_Division TMR4 Count Clock Division + * @{ + */ +#define TMR4_CLK_DIV1 (0U << TMR4_CCSR_CKDIV_POS) /*!< CLK */ +#define TMR4_CLK_DIV2 (1U << TMR4_CCSR_CKDIV_POS) /*!< CLK/2 */ +#define TMR4_CLK_DIV4 (2U << TMR4_CCSR_CKDIV_POS) /*!< CLK/4 */ +#define TMR4_CLK_DIV8 (3U << TMR4_CCSR_CKDIV_POS) /*!< CLK/8 */ +#define TMR4_CLK_DIV16 (4U << TMR4_CCSR_CKDIV_POS) /*!< CLK/16 */ +#define TMR4_CLK_DIV32 (5U << TMR4_CCSR_CKDIV_POS) /*!< CLK/32 */ +#define TMR4_CLK_DIV64 (6U << TMR4_CCSR_CKDIV_POS) /*!< CLK/64 */ +#define TMR4_CLK_DIV128 (7U << TMR4_CCSR_CKDIV_POS) /*!< CLK/128 */ +#define TMR4_CLK_DIV256 (8U << TMR4_CCSR_CKDIV_POS) /*!< CLK/256 */ +#define TMR4_CLK_DIV512 (9U << TMR4_CCSR_CKDIV_POS) /*!< CLK/512 */ +#define TMR4_CLK_DIV1024 (10U << TMR4_CCSR_CKDIV_POS) /*!< CLK/1024 */ +/** + * @} + */ + +/** + * @defgroup TMR4_Count_Mode TMR4 Count Mode + * @{ + */ +#define TMR4_MD_SAWTOOTH (0U) +#define TMR4_MD_TRIANGLE (TMR4_CCSR_MODE) +/** + * @} + */ + +/** + * @defgroup TMR4_Flag TMR4 Flag + * @{ + */ +#define TMR4_FLAG_CNT_PEAK ((uint32_t)TMR4_CCSR_IRQPF) /*!< Count peak flag */ +#define TMR4_FLAG_CNT_VALLEY ((uint32_t)TMR4_CCSR_IRQZF) /*!< Count valley flag */ +#define TMR4_FLAG_RELOAD_TMR_U (1UL << 0U) /*!< TMR4 PWM reload-timer flag - channel U */ +#define TMR4_FLAG_RELOAD_TMR_V (1UL << 4U) /*!< TMR4 PWM reload-timer flag - channel V */ +#define TMR4_FLAG_RELOAD_TMR_W (1UL << 8U) /*!< TMR4 PWM reload-timer flag - channel W */ +#define TMR4_FLAG_OC_CMP_UH (1UL << 16U) /*!< TMR4 output-compare compare flag - channel UH */ +#define TMR4_FLAG_OC_CMP_UL (1UL << 17U) /*!< TMR4 output-compare compare flag - channel UL */ +#define TMR4_FLAG_OC_CMP_VH (1UL << 18U) /*!< TMR4 output-compare compare flag - channel VH */ +#define TMR4_FLAG_OC_CMP_VL (1UL << 19U) /*!< TMR4 output-compare compare flag - channel VL */ +#define TMR4_FLAG_OC_CMP_WH (1UL << 20U) /*!< TMR4 output-compare compare flag - channel WH */ +#define TMR4_FLAG_OC_CMP_WL (1UL << 21U) /*!< TMR4 output-compare compare flag - channel WL */ + +#define TMR4_FLAG_ALL (TMR4_FLAG_CNT_PEAK | TMR4_FLAG_CNT_VALLEY | TMR4_FLAG_RELOAD_TMR_U | \ + TMR4_FLAG_RELOAD_TMR_V | TMR4_FLAG_RELOAD_TMR_W | TMR4_FLAG_OC_CMP_UH | \ + TMR4_FLAG_OC_CMP_UL | TMR4_FLAG_OC_CMP_VH | TMR4_FLAG_OC_CMP_VL | \ + TMR4_FLAG_OC_CMP_WH | TMR4_FLAG_OC_CMP_WL) +/** + * @} + */ + +/** + * @defgroup TMR4_Interrupt TMR4 Interrupt + * @{ + */ +#define TMR4_INT_CNT_PEAK ((uint32_t)TMR4_CCSR_IRQPEN) /*!< Count peak interrupt */ +#define TMR4_INT_CNT_VALLEY ((uint32_t)TMR4_CCSR_IRQZEN) /*!< Count valley interrupt */ +#define TMR4_INT_RELOAD_TMR_U (1UL << 0U) /*!< TMR4 PWM reload-timer interrupt - channel U */ +#define TMR4_INT_RELOAD_TMR_V (1UL << 1U) /*!< TMR4 PWM reload-timer interrupt - channel W */ +#define TMR4_INT_RELOAD_TMR_W (1UL << 2U) /*!< TMR4 PWM reload-timer interrupt - channel V */ +#define TMR4_INT_OC_CMP_UH (1UL << 16U) /*!< TMR4 output-compare compare interrupt - channel UH */ +#define TMR4_INT_OC_CMP_UL (1UL << 17U) /*!< TMR4 output-compare compare interrupt - channel UL */ +#define TMR4_INT_OC_CMP_VH (1UL << 18U) /*!< TMR4 output-compare compare interrupt - channel VH */ +#define TMR4_INT_OC_CMP_VL (1UL << 19U) /*!< TMR4 output-compare compare interrupt - channel VL */ +#define TMR4_INT_OC_CMP_WH (1UL << 20U) /*!< TMR4 output-compare compare interrupt - channel WH */ +#define TMR4_INT_OC_CMP_WL (1UL << 21U) /*!< TMR4 output-compare compare interrupt - channel WL */ + +#define TMR4_INT_ALL (TMR4_INT_CNT_PEAK | TMR4_INT_CNT_VALLEY | TMR4_INT_RELOAD_TMR_U | \ + TMR4_INT_RELOAD_TMR_V | TMR4_INT_RELOAD_TMR_W | TMR4_INT_OC_CMP_UH | \ + TMR4_INT_OC_CMP_UL | TMR4_INT_OC_CMP_VH | TMR4_INT_OC_CMP_VL | \ + TMR4_INT_OC_CMP_WH | TMR4_INT_OC_CMP_WL) +/** + * @} + */ + +/** + * @defgroup TMR4_Count_Interrupt_Mask_Time TMR4 Count Interrupt Mask Time + * @{ + */ +#define TMR4_INT_CNT_MASK0 (0U) /*!< Counter interrupt flag is always set(not masked) for counter count every time at "0x0000" or peak */ +#define TMR4_INT_CNT_MASK1 (1U) /*!< Counter interrupt flag is set once when counter counts 2 times at "0x0000" or peak (skiping 1 count) */ +#define TMR4_INT_CNT_MASK2 (2U) /*!< Counter interrupt flag is set once when counter counts 3 times at "0x0000" or peak (skiping 2 count) */ +#define TMR4_INT_CNT_MASK3 (3U) /*!< Counter interrupt flag is set once when counter counts 4 times at "0x0000" or peak (skiping 3 count) */ +#define TMR4_INT_CNT_MASK4 (4U) /*!< Counter interrupt flag is set once when counter counts 5 times at "0x0000" or peak (skiping 4 count) */ +#define TMR4_INT_CNT_MASK5 (5U) /*!< Counter interrupt flag is set once when counter counts 6 times at "0x0000" or peak (skiping 5 count) */ +#define TMR4_INT_CNT_MASK6 (6U) /*!< Counter interrupt flag is set once when counter counts 7 times at "0x0000" or peak (skiping 6 count) */ +#define TMR4_INT_CNT_MASK7 (7U) /*!< Counter interrupt flag is set once when counter counts 8 times at "0x0000" or peak (skiping 7 count) */ +#define TMR4_INT_CNT_MASK8 (8U) /*!< Counter interrupt flag is set once when counter counts 9 times at "0x0000" or peak (skiping 8 count) */ +#define TMR4_INT_CNT_MASK9 (9U) /*!< Counter interrupt flag is set once when counter counts 10 times at "0x0000" or peak (skiping 9 count) */ +#define TMR4_INT_CNT_MASK10 (10U) /*!< Counter interrupt flag is set once when counter counts 11 times at "0x0000" or peak (skiping 10 count) */ +#define TMR4_INT_CNT_MASK11 (11U) /*!< Counter interrupt flag is set once when counter counts 12 times at "0x0000" or peak (skiping 11 count) */ +#define TMR4_INT_CNT_MASK12 (12U) /*!< Counter interrupt flag is set once when counter counts 13 times at "0x0000" or peak (skiping 12 count) */ +#define TMR4_INT_CNT_MASK13 (13U) /*!< Counter interrupt flag is set once when counter counts 14 times at "0x0000" or peak (skiping 13 count) */ +#define TMR4_INT_CNT_MASK14 (14U) /*!< Counter interrupt flag is set once when counter counts 15 times at "0x0000" or peak (skiping 14 count) */ +#define TMR4_INT_CNT_MASK15 (15U) /*!< Counter interrupt flag is set once when counter counts 16 times at "0x0000" or peak (skiping 15 count) */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup TMR4_Output_Compare_Macros TMR4 Output-Compare Macros + * @{ + */ + +/** + * @defgroup TMR4_OC_Channel TMR4 OC Channel + * @{ + */ +#define TMR4_OC_CH_UH (0UL) /*!< TMR4 OC channel:UH */ +#define TMR4_OC_CH_UL (1UL) /*!< TMR4 OC channel:UL */ +#define TMR4_OC_CH_VH (2UL) /*!< TMR4 OC channel:VH */ +#define TMR4_OC_CH_VL (3UL) /*!< TMR4 OC channel:VL */ +#define TMR4_OC_CH_WH (4UL) /*!< TMR4 OC channel:WH */ +#define TMR4_OC_CH_WL (5UL) /*!< TMR4 OC channel:WL */ +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Invalid_Output_Polarity TMR4 OC Invalid Output Polarity + * @{ + */ +#define TMR4_OC_INVD_LOW (0U) /*!< TMR4 OC Output low level when OC is invalid */ +#define TMR4_OC_INVD_HIGH (TMR4_OCSR_OCPH) /*!< TMR4 OC Output high level when OC is invalid */ +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Buffer_Object TMR4 OC Buffer Object + * @{ + */ +#define TMR4_OC_BUF_CMP_VALUE (0x01U) /*!< The register OCCR buffer function index */ +#define TMR4_OC_BUF_CMP_MD (0x02U) /*!< The register OCMR buffer function index */ +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Buffer_Transfer_Condition TMR4 OC OCCR Buffer Transfer Condition + * @{ + */ +#define TMR4_OC_BUF_COND_IMMED (0U) /*!< Buffer transfer is made when writing to the OCCR/OCMR register. */ +#define TMR4_OC_BUF_COND_VALLEY (1U) /*!< Buffer transfer is made when counter count valley */ +#define TMR4_OC_BUF_COND_PEAK (2U) /*!< Buffer transfer is made when counter count peak */ +#define TMR4_OC_BUF_COND_PEAK_VALLEY (3U) /*!< Buffer transfer is made when counter count peak or valley */ +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Count_Match_OCF_State TMR4 OC Count Match OCF State + * @{ + */ +#define TMR4_OC_OCF_HOLD (0U) /*!< Hold OCF when the TMR4 OC count match */ +#define TMR4_OC_OCF_SET (TMR4_OCMRH_OCFDCH) /*!< Set OCF when the TMR4 OC count match */ +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Count_Match_Output_Polarity TMR4 OC Count Match Output Polarity + * @{ + */ +#define TMR4_OC_HOLD (0U) /*!< Hold output when the TMR4 OC count match */ +#define TMR4_OC_HIGH (1U) /*!< Output high when the TMR4 OC count match */ +#define TMR4_OC_LOW (2U) /*!< Output low when the TMR4 OC count match */ +#define TMR4_OC_INVT (3U) /*!< Invert output when the TMR4 OC count match */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Macros TMR4 PWM Macros + * @{ + */ + +/** + * @defgroup TMR4_PWM_Channel TMR4 PWM Channel + * @{ + */ +#define TMR4_PWM_CH_U (0UL) /*!< TMR4 PWM couple channel: U */ +#define TMR4_PWM_CH_V (1UL) /*!< TMR4 PWM couple channel: V */ +#define TMR4_PWM_CH_W (2UL) /*!< TMR4 PWM couple channel: W */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Pin TMR4 PWM Pin + * @{ + */ +#define TMR4_PWM_PIN_OUH (0UL) /*!< TMR4 PWM port: TIM4__OUH */ +#define TMR4_PWM_PIN_OUL (1UL) /*!< TMR4 PWM port: TIM4__OUL */ +#define TMR4_PWM_PIN_OVH (2UL) /*!< TMR4 PWM port: TIM4__OVH */ +#define TMR4_PWM_PIN_OVL (3UL) /*!< TMR4 PWM port: TIM4__OVL */ +#define TMR4_PWM_PIN_OWH (4UL) /*!< TMR4 PWM port: TIM4__OWH */ +#define TMR4_PWM_PIN_OWL (5UL) /*!< TMR4 PWM port: TIM4__OWL */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Clock_Division TMR4 PWM Clock Division + * @{ + */ +#define TMR4_PWM_CLK_DIV1 (0U) /*!< CLK */ +#define TMR4_PWM_CLK_DIV2 (1U << TMR4_POCR_DIVCK_POS) /*!< CLK/2 */ +#define TMR4_PWM_CLK_DIV4 (2U << TMR4_POCR_DIVCK_POS) /*!< CLK/8 */ +#define TMR4_PWM_CLK_DIV8 (3U << TMR4_POCR_DIVCK_POS) /*!< CLK/8 */ +#define TMR4_PWM_CLK_DIV16 (4U << TMR4_POCR_DIVCK_POS) /*!< CLK/16 */ +#define TMR4_PWM_CLK_DIV32 (5U << TMR4_POCR_DIVCK_POS) /*!< CLK/32 */ +#define TMR4_PWM_CLK_DIV64 (6U << TMR4_POCR_DIVCK_POS) /*!< CLK/64 */ +#define TMR4_PWM_CLK_DIV128 (7U << TMR4_POCR_DIVCK_POS) /*!< CLK/128 */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Mode TMR4 PWM Mode + * @{ + */ +#define TMR4_PWM_MD_THROUGH (0U) /*!< Through mode */ +#define TMR4_PWM_MD_DEAD_TMR (TMR4_POCR_PWMMD_0) /*!< Dead timer mode */ +#define TMR4_PWM_MD_DEAD_TMR_FILTER (TMR4_POCR_PWMMD_1) /*!< Dead timer filter mode */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Polarity TMR4 PWM Polarity + * @{ + */ +#define TMR4_PWM_OXH_HOLD_OXL_HOLD (0U) /*!< Output PWML and PWMH signals without changing the level */ +#define TMR4_PWM_OXH_INVT_OXL_INVT (TMR4_POCR_LVLS_0) /*!< Output both PWML and PWMH signals reversed */ +#define TMR4_PWM_OXH_INVT_OXL_HOLD (TMR4_POCR_LVLS_1) /*!< Output the PWMH signal reversed, outputs the PWML signal without changing the level. */ +#define TMR4_PWM_OXH_HOLD_OXL_INVT (TMR4_POCR_LVLS) /*!< Output the PWMH signal without changing the level, Outputs the PWML signal reversed. */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Dead_Time_Register_Index TMR4 PWM Dead Time Register Index + * @{ + */ +#define TMR4_PWM_PDAR_IDX (0UL) /*!< TMR4_PDARn(n=U/V/W) */ +#define TMR4_PWM_PDBR_IDX (1UL) /*!< TMR4_PDBRn(n=U/V/W) */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Abnormal_Pin_Status TMR4 PWM Abnormal Pin Status + * @{ + */ +#define TMR4_PWM_ABNORMAL_PIN_NORMAL (0UL) /*!< TIM4__Oxy(x=U/V/W, y=H/L) output normal */ +#define TMR4_PWM_ABNORMAL_PIN_HIZ (1UL) /*!< TIM4__Oxy(x=U/V/W, y=H/L) to Hi-z */ +#define TMR4_PWM_ABNORMAL_PIN_LOW (2UL) /*!< TIM4__Oxy(x=U/V/W, y=H/L) output low level */ +#define TMR4_PWM_ABNORMAL_PIN_HIGH (3UL) /*!< TIM4__Oxy(x=U/V/W, y=H/L) output high level */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Pin_Output_Mode TMR4 PWM Pin Mode + * @{ + */ +#define TMR4_PWM_PIN_OUTPUT_OS (0UL) /*!< TIM4__Oxy(x=U/V/W, y=H/L) output polarity by specified register TMR4_PSCR.OSxy */ +#define TMR4_PWM_PIN_OUTPUT_NORMAL (TMR4_PSCR_OEUH) /*!< TIM4__Oxy(x=U/V/W, y=H/L) output normal PWM */ +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_OE_Bit_Effect_Time TMR4 PWM Register TMR4_PSCR.OE Bit Effect Time + * @{ + */ +#define TMR4_PWM_OE_EFFECT_IMMED (TMR4_PSCR_ODT_0) /*!< TMR4 PWM reister TMR4_PSCR.OE bit immediate effect. */ +#define TMR4_PWM_OE_EFFECT_COUNT_PEAK (TMR4_PSCR_ODT) /*!< TMR4 PWM reister TMR4_PSCR.OE bit effect when TMR4 counter count peak. */ +#define TMR4_PWM_OE_EFFECT_COUNT_VALLEY (TMR4_PSCR_ODT_1) /*!< TMR4 PWM reister TMR4_PSCR.OE bit effect when TMR4 counter count valley. */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Macros TMR4 Event Macros + * @{ + */ + +/** + * @defgroup TMR4_Event_Channel TMR4 Event Channel + * @{ + */ +#define TMR4_EVT_CH_UH (0UL) /*!< TMR4 EVT channel:UH */ +#define TMR4_EVT_CH_UL (1UL) /*!< TMR4 EVT channel:UL */ +#define TMR4_EVT_CH_VH (2UL) /*!< TMR4 EVT channel:VH */ +#define TMR4_EVT_CH_VL (3UL) /*!< TMR4 EVT channel:VL */ +#define TMR4_EVT_CH_WH (4UL) /*!< TMR4 EVT channel:WH */ +#define TMR4_EVT_CH_WL (5UL) /*!< TMR4 EVT channel:WL */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Match_Condition TMR4 Event Match Condition + * @{ + */ +#define TMR4_EVT_MATCH_CNT_UP (TMR4_SCSR_UEN) /*!< Start event operation when match with SCCR&SCMR and TMR4 counter count up */ +#define TMR4_EVT_MATCH_CNT_DOWN (TMR4_SCSR_DEN) /*!< Start event operation when match with SCCR&SCMR and TMR4 counter count down */ +#define TMR4_EVT_MATCH_CNT_PEAK (TMR4_SCSR_PEN) /*!< Start event operation when match with SCCR&SCMR and TMR4 counter count peak */ +#define TMR4_EVT_MATCH_CNT_VALLEY (TMR4_SCSR_ZEN) /*!< Start event operation when match with SCCR&SCMR and TMR4 counter count vallay */ +#define TMR4_EVT_MATCH_CNT_ALL (TMR4_EVT_MATCH_CNT_DOWN | TMR4_EVT_MATCH_CNT_UP | \ + TMR4_EVT_MATCH_CNT_PEAK | TMR4_EVT_MATCH_CNT_VALLEY) +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Mask TMR4 Event Mask + * @{ + */ +#define TMR4_EVT_MASK_PEAK (TMR4_SCMR_MPCE) /*!< Match with the count peak interrupt mask of the counter */ +#define TMR4_EVT_MASK_VALLEY (TMR4_SCMR_MZCE) /*!< Match with the count valley interrupt mask of the counter */ +#define TMR4_EVT_MASK_TYPE_ALL (TMR4_EVT_MASK_PEAK | TMR4_EVT_MASK_VALLEY) +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Buffer_Transfer_Condition TMR4 Event Buffer Transfer Condition + * @{ + */ +#define TMR4_EVT_BUF_COND_IMMED (0U) /*!< Register SCCR&SCMR buffer transfer when writing to the SCCR&SCMR register */ +#define TMR4_EVT_BUF_COND_VALLEY (TMR4_SCSR_BUFEN_0) /*!< Register SCCR&SCMR buffer transfer when counter count valley */ +#define TMR4_EVT_BUF_COND_PEAK (TMR4_SCSR_BUFEN_1) /*!< Register SCCR&SCMR buffer transfer when counter count peak */ +#define TMR4_EVT_BUF_COND_PEAK_VALLEY (TMR4_SCSR_BUFEN) /*!< Register SCCR&SCMR buffer transfer when counter count peak or valley */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Mode TMR4 Event Mode + * @{ + */ +#define TMR4_EVT_MD_CMP (0U) /*!< TMR4 EVT compare mode */ +#define TMR4_EVT_MD_DELAY (TMR4_SCSR_EVTMS) /*!< TMR4 EVT delay mode */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Delay_Object TMR4 Event Delay Object + * @{ + */ +#define TMR4_EVT_DELAY_OCCRXH (0U) /*!< TMR4 EVT delay object: OCCRxh(x=u/v/w) */ +#define TMR4_EVT_DELAY_OCCRXL (TMR4_SCSR_EVTDS) /*!< TMR4 EVT delay object: OCCRxl(x=u/v/w) */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Mask_Times TMR4 Event Mask Times + * @{ + */ +#define TMR4_EVT_MASK0 (0U << TMR4_SCMR_AMC_POS) /*!< Mask 0 time */ +#define TMR4_EVT_MASK1 (1U << TMR4_SCMR_AMC_POS) /*!< Mask 1 times */ +#define TMR4_EVT_MASK2 (2U << TMR4_SCMR_AMC_POS) /*!< Mask 2 times */ +#define TMR4_EVT_MASK3 (3U << TMR4_SCMR_AMC_POS) /*!< Mask 3 times */ +#define TMR4_EVT_MASK4 (4U << TMR4_SCMR_AMC_POS) /*!< Mask 4 times */ +#define TMR4_EVT_MASK5 (5U << TMR4_SCMR_AMC_POS) /*!< Mask 5 times */ +#define TMR4_EVT_MASK6 (6U << TMR4_SCMR_AMC_POS) /*!< Mask 6 times */ +#define TMR4_EVT_MASK7 (7U << TMR4_SCMR_AMC_POS) /*!< Mask 7 times */ +#define TMR4_EVT_MASK8 (8U << TMR4_SCMR_AMC_POS) /*!< Mask 8 times */ +#define TMR4_EVT_MASK9 (9U << TMR4_SCMR_AMC_POS) /*!< Mask 9 times */ +#define TMR4_EVT_MASK10 (10U << TMR4_SCMR_AMC_POS) /*!< Mask 10 times */ +#define TMR4_EVT_MASK11 (11U << TMR4_SCMR_AMC_POS) /*!< Mask 11 times */ +#define TMR4_EVT_MASK12 (12U << TMR4_SCMR_AMC_POS) /*!< Mask 12 times */ +#define TMR4_EVT_MASK13 (13U << TMR4_SCMR_AMC_POS) /*!< Mask 13 times */ +#define TMR4_EVT_MASK14 (14U << TMR4_SCMR_AMC_POS) /*!< Mask 14 times */ +#define TMR4_EVT_MASK15 (15U << TMR4_SCMR_AMC_POS) /*!< Mask 15 times */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Output_Event TMR4 Event Output Event + * @{ + */ +#define TMR4_EVT_OUTPUT_EVT0 (0U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 0 */ +#define TMR4_EVT_OUTPUT_EVT1 (1U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 1 */ +#define TMR4_EVT_OUTPUT_EVT2 (2U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 2 */ +#define TMR4_EVT_OUTPUT_EVT3 (3U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 3 */ +#define TMR4_EVT_OUTPUT_EVT4 (4U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 4 */ +#define TMR4_EVT_OUTPUT_EVT5 (5U << TMR4_SCSR_EVTOS_POS) /*!< TMR4 event output special event 5 */ +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Output_Signal TMR4 Event Output Signal + * @{ + */ +#define TMR4_EVT_OUTPUT_NONE (0U) /*!< Disable output event signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT0_SIGNAL (1U) /*!< Output the specified event 0 signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT1_SIGNAL (2U) /*!< Output the specified event 1 signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT2_SIGNAL (3U) /*!< Output the specified event 2 signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT3_SIGNAL (4U) /*!< Output the specified event 3 signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT4_SIGNAL (5U) /*!< Output the specified event 4 signal of TMR4 Special-EVT */ +#define TMR4_EVT_OUTPUT_EVT5_SIGNAL (6U) /*!< Output the specified event 5 signal of TMR4 Special-EVT */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TMR4_Global_Functions + * @{ + */ + +/** + * @addtogroup TMR4_Counter_Global_Functions + * @{ + */ + +/* Initialization and configuration TMR4 counter functions */ +int32_t TMR4_StructInit(stc_tmr4_init_t *pstcTmr4Init); +int32_t TMR4_Init(CM_TMR4_TypeDef *TMR4x, const stc_tmr4_init_t *pstcTmr4Init); +void TMR4_DeInit(CM_TMR4_TypeDef *TMR4x); +void TMR4_SetClockSrc(CM_TMR4_TypeDef *TMR4x, uint16_t u16Src); +void TMR4_SetClockDiv(CM_TMR4_TypeDef *TMR4x, uint16_t u16Div); +void TMR4_SetCountMode(CM_TMR4_TypeDef *TMR4x, uint16_t u16Mode); +uint16_t TMR4_GetPeriodValue(const CM_TMR4_TypeDef *TMR4x); +void TMR4_SetPeriodValue(CM_TMR4_TypeDef *TMR4x, uint16_t u16Value); +uint16_t TMR4_GetCountValue(const CM_TMR4_TypeDef *TMR4x); +void TMR4_SetCountValue(CM_TMR4_TypeDef *TMR4x, uint16_t u16Value); +void TMR4_ClearCountValue(CM_TMR4_TypeDef *TMR4x); +void TMR4_Start(CM_TMR4_TypeDef *TMR4x); +void TMR4_Stop(CM_TMR4_TypeDef *TMR4x); +void TMR4_ClearStatus(CM_TMR4_TypeDef *TMR4x, uint32_t u32Flag); +en_flag_status_t TMR4_GetStatus(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Flag); +void TMR4_IntCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32IntType, en_functional_state_t enNewState); +void TMR4_PeriodBufCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState); +uint16_t TMR4_GetCountIntMaskTime(const CM_TMR4_TypeDef *TMR4x, uint16_t u16IntType); +void TMR4_SetCountIntMaskTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32IntType, uint16_t u16MaskTime); +uint16_t TMR4_GetCurrentCountIntMaskTime(const CM_TMR4_TypeDef *TMR4x, uint16_t u16IntType); + +void TMR4_PortOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState); + +/** + * @} + */ + +/** + * @addtogroup TMR4_Output_Compare_Global_Functions + * @{ + */ + +/* Initialization and configuration TMR4 Output-Compare functions */ +int32_t TMR4_OC_StructInit(stc_tmr4_oc_init_t *pstcTmr4OcInit); +int32_t TMR4_OC_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_oc_init_t *pstcTmr4OcInit); +void TMR4_OC_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +uint16_t TMR4_OC_GetCompareValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_OC_SetCompareValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value); +void TMR4_OC_Cmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR4_OC_ExtendControlCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR4_OC_BufIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, + uint16_t u16Object, en_functional_state_t enNewState); +uint16_t TMR4_OC_GetPolarity(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_OC_SetOcInvalidPolarity(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Polarity); +void TMR4_OC_SetCompareBufCond(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Object, uint16_t u16BufCond); +uint16_t TMR4_OC_GetHighChCompareMode(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_OC_SetHighChCompareMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, un_tmr4_oc_ocmrh_t unTmr4Ocmrh); +uint32_t TMR4_OC_GetLowChCompareMode(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_OC_SetLowChCompareMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, un_tmr4_oc_ocmrl_t unTmr4Ocmrl); +/** + * @} + */ + +/** + * @addtogroup TMR4_PWM_Global_Functions + * @{ + */ + +/* Initialization and configuration TMR4 PWM functions */ +int32_t TMR4_PWM_StructInit(stc_tmr4_pwm_init_t *pstcTmr4PwmInit); +int32_t TMR4_PWM_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_pwm_init_t *pstcTmr4PwmInit); +void TMR4_PWM_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_PWM_SetClockDiv(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Div); +void TMR4_PWM_SetPolarity(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Polarity); +void TMR4_PWM_StartReloadTimer(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_PWM_StopReloadTimer(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_PWM_SetFilterCountValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value); +void TMR4_PWM_SetDeadTimeValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint32_t u32DeadTimeIndex, uint16_t u16Value); +uint16_t TMR4_PWM_GetDeadTimeValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint32_t u32DeadTimeIndex); + +void TMR4_PWM_SetAbnormalPinStatus(CM_TMR4_TypeDef *TMR4x, uint32_t u32PwmPin, uint32_t u32PinStatus); + +void TMR4_PWM_SetOEEffectTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32Time); +void TMR4_PWM_EmbHWMainOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState); +void TMR4_PWM_MainOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState); +void TMR4_PWM_SetPortOutputMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32PwmPin, uint32_t u32Mode); + +/** + * @} + */ + +/** + * @addtogroup TMR4_Event_Global_Functions + * @{ + */ + +/* Initialization and configuration TMR4 event functions */ +int32_t TMR4_EVT_StructInit(stc_tmr4_evt_init_t *pstcTmr4EventInit); +int32_t TMR4_EVT_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_evt_init_t *pstcTmr4EventInit); +void TMR4_EVT_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_EVT_SetDelayObject(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Object); +void TMR4_EVT_SetMaskTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16MaskTime); +uint16_t TMR4_EVT_GetMaskTime(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_EVT_SetCompareValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value); +uint16_t TMR4_EVT_GetCompareValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch); +void TMR4_EVT_SetOutputEvent(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Event); +void TMR4_EVT_SetCompareBufCond(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16BufCond); +void TMR4_EVT_BufIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR4_EVT_EventIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, + uint16_t u16MaskType, en_functional_state_t enNewState); +void TMR4_EVT_MatchCondCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Cond, en_functional_state_t enNewState); + +void TMR4_EVT_SetOutputEventSignal(CM_TMR4_TypeDef *TMR4x, uint16_t u16Signal); +/** + * @} + */ + +/** + * @} + */ + +#endif /* LL_TMR4_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TMR4_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr6.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr6.h new file mode 100644 index 00000000..fa9ac149 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmr6.h @@ -0,0 +1,917 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr6.h + * @brief Head file for TMR6 module. + * + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TMR6_H__ +#define __HC32_LL_TMR6_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TMR6 + * @{ + */ + +#if (LL_TMR6_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup TMR6_Global_Types TMR6 Global Types + * @{ + */ + +/** + * @brief Timer6 count function structure definition + */ +typedef struct { + uint8_t u8CountSrc; /*!< Specifies the count source @ref TMR6_Count_Src_Define */ + union { + struct { + uint32_t u32ClockDiv; /*!< Count clock division select, @ref TMR6_Count_Clock_Define */ + uint32_t u32CountMode; /*!< Count mode, @ref TMR6_Count_Mode_Define */ + uint32_t u32CountDir; /*!< Count direction, @ref TMR6_Count_Dir_Define */ + } sw_count; + struct { + uint32_t u32CountUpCond; /*!< Hardware count up condition. @ref TMR6_HW_Count_Up_Cond_Define */ + uint32_t u32CountDownCond; /*!< Hardware count down condition. @ref TMR6_HW_Count_Down_Cond_Define */ + uint32_t u32Reserved; /*!< Reserved */ + } hw_count; + }; + uint32_t u32PeriodValue; /*!< The period reference value. (0x00 ~ 0xFFFF) or (0x00 ~ 0xFFFFFFFF) */ + uint32_t u32CountReload; /*!< Count reload after overflow @ref TMR6_Count_Reload_Define */ +} stc_timer6_init_t; + +/** + * @brief Timer6 pwm output function structure definition + */ +typedef struct { + uint32_t u32CompareValue; /*!< Range (0 ~ 0xFFFF) or (0 ~ 0xFFFFFFFF) */ + uint32_t u32StartPolarity; /*!< Pin polarity when count start @ref TMR6_Pin_Polarity_Define */ + uint32_t u32StopPolarity; /*!< Pin polarity when count stop @ref TMR6_Pin_Polarity_Define */ + uint32_t u32CountUpMatchAPolarity; /*!< Port state when match compare register A(GCMAR) at count-up mode \ + @ref TMR6_Pin_Polarity_Define */ + uint32_t u32CountDownMatchAPolarity; /*!< Port state when match compare register A(GCMAR) at count-down mode \ + @ref TMR6_Pin_Polarity_Define */ + uint32_t u32CountUpMatchBPolarity; /*!< Port state when match compare register B(GCMBR) at count-up mode \ + @ref TMR6_Pin_Polarity_Define*/ + uint32_t u32CountDownMatchBPolarity; /*!< Port state when match compare register B(GCMBR) at count-down mode\ + @ref TMR6_Pin_Polarity_Define */ + uint32_t u32UdfPolarity; /*!< Pin polarity when underflow @ref TMR6_Pin_Polarity_Define */ + uint32_t u32OvfPolarity; /*!< Pin polarity when overflow @ref TMR6_Pin_Polarity_Define */ +} stc_tmr6_pwm_init_t; + +/** + * @brief Timer6 buffer function configuration structure definition + */ +typedef struct { + uint32_t u32BufNum; /*!< The buffer number, and this parameter can be a value of \ + @ref TMR6_Buf_Num_Define */ + uint32_t u32BufTransCond; /*!< The buffer send time, and this parameter can be a value of \ + @ref TMR6_Buf_Trans_Cond_Define */ +} stc_tmr6_buf_config_t; + +/** + * @brief Timer6 Valid period function configuration structure definition + */ +typedef struct { + uint32_t u32CountCond; /*!< The count condition, and this parameter can be a value of \ + @ref TMR6_Valid_Period_Count_Cond_Define */ + uint32_t u32PeriodInterval; /*!< The interval of the valid period @ref TMR6_Valid_Period_Count_Define */ +} stc_tmr6_valid_period_config_t; + +/** + * @brief Timer6 EMB configuration structure definition + */ +typedef struct { + uint32_t u32ValidCh; /*!< Valid EMB event channel @ref TMR6_Emb_Ch_Define */ + uint32_t u32ReleaseMode; /*!< Pin release mode when EMB event invalid @ref TMR6_Emb_Release_Mode_Define */ + uint32_t u32PinStatus; /*!< Pin output status when EMB event valid @ref TMR6_Emb_Pin_Status_Define */ +} stc_tmr6_emb_config_t; + +/** + * @brief Timer6 Dead time function configuration structure definition + */ +typedef struct { + uint32_t u32EqualUpDown; /*!< Enable down count dead time register equal to up count DT register \ + @ref TMR6_Deadtime_Reg_Equal_Func_Define */ + uint32_t u32BufUp; /*!< Enable buffer transfer for up count dead time register (DTUBR-->DTUAR) \ + @ref TMR6_Deadtime_CountUp_Buf_Func_Define*/ + uint32_t u32BufDown; /*!< Enable buffer transfer for down count dead time register (DTDBR-->DTDAR) \ + @ref TMR6_Deadtime_CountDown_Buf_Func_Define*/ + uint32_t u32UpdateCond; /*!< Buffer transfer condition for triangular wave mode \ + @ref TMR6_Deadtime_Buf_Trans_Cond_Define */ +} stc_tmr6_deadtime_config_t; + +/** + * @brief Timer6 Dead time function configuration structure definition + */ +typedef struct { + uint32_t u32ZMaskCycle; /*!< Z phase input mask periods selection @ref TMR6_Zmask_Cycle_Define */ + uint32_t u32PosCountMaskFunc; /*!< As position count timer, clear function enable(TRUE) or disable(FALSE) during \ + the time of Z phase input mask @ref TMR6_Zmask_Pos_Unit_Clear_Func_Define */ + uint32_t u32RevoCountMaskFunc; /*!< As revolution count timer, the counter function enable(TRUE) or disable(FALSE) \ + during the time of Z phase input mask \ + @ref TMR6_Zmask_Revo_Unit_Count_Func_Define*/ +} stc_tmr6_zmask_config_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR6_Global_Macros TMR6 Global Macros + * @{ + */ + +/** + * @defgroup TMR6_Count_Src_Define TMR6 Count Source Define + * @{ + */ +#define TMR6_CNT_SRC_SW (0U) /*!< Timer6 normal count function */ +#define TMR6_CNT_SRC_HW (1U) /*!< Timer6 hardware count function */ +/** + * @} + */ + +/** + * @defgroup TMR6_Stat_Flag_Define TMR6 Status Flag Define + * @{ + */ +#define TMR6_FLAG_MATCH_A (TMR6_STFLR_CMAF) /*!< GCMAR match counter */ +#define TMR6_FLAG_MATCH_B (TMR6_STFLR_CMBF) /*!< GCMBR match counter */ +#define TMR6_FLAG_MATCH_C (TMR6_STFLR_CMCF) /*!< GCMCR match counter */ +#define TMR6_FLAG_MATCH_D (TMR6_STFLR_CMDF) /*!< GCMDR match counter */ +#define TMR6_FLAG_MATCH_E (TMR6_STFLR_CMEF) /*!< GCMER match counter */ +#define TMR6_FLAG_MATCH_F (TMR6_STFLR_CMFF) /*!< GCMFR match counter */ +#define TMR6_FLAG_OVF (TMR6_STFLR_OVFF) /*!< Sawtooth wave counter overflow, \ + Triangular wave peak point */ +#define TMR6_FLAG_UDF (TMR6_STFLR_UDFF) /*!< Sawtooth wave counter underflow, \ + Triangular wave valley point */ +#define TMR6_FLAG_DEAD_TIME_ERR (TMR6_STFLR_DTEF) /*!< Dead time error */ +#define TMR6_FLAG_UP_CNT_SPECIAL_MATCH_A (TMR6_STFLR_CMSAUF) /*!< SCMAR match counter when count-up */ +#define TMR6_FLAG_DOWN_CNT_SPECIAL_MATCH_A (TMR6_STFLR_CMSADF) /*!< SCMAR match counter when count-down */ +#define TMR6_FLAG_UP_CNT_SPECIAL_MATCH_B (TMR6_STFLR_CMSBUF) /*!< SCMBR match counter when count-up */ +#define TMR6_FLAG_DOWN_CNT_SPECIAL_MATCH_B (TMR6_STFLR_CMSBDF) /*!< SCMBR match counter when count-down */ +#define TMR6_FLAG_CNT_DIR (TMR6_STFLR_DIRF) /*!< Count direction flag */ +#define TMR6_FLAG_CLR_ALL (0x00001EFFUL) /*!< Clear all flag */ +#define TMR6_FLAG_ALL (TMR6_FLAG_MATCH_A | TMR6_FLAG_MATCH_B | TMR6_FLAG_MATCH_C | \ + TMR6_FLAG_MATCH_D | TMR6_FLAG_MATCH_E | TMR6_FLAG_MATCH_F | \ + TMR6_FLAG_OVF | TMR6_FLAG_UDF | TMR6_FLAG_DEAD_TIME_ERR | \ + TMR6_FLAG_UP_CNT_SPECIAL_MATCH_A | TMR6_FLAG_DOWN_CNT_SPECIAL_MATCH_A | \ + TMR6_FLAG_UP_CNT_SPECIAL_MATCH_B | TMR6_FLAG_DOWN_CNT_SPECIAL_MATCH_B | \ + TMR6_FLAG_CNT_DIR) +/** + * @} + */ + +/** + * @defgroup TMR6_Int_Flag_Define TMR6 Interrupt Flag Define + * @{ + */ +#define TMR6_INT_MATCH_A (TMR6_ICONR_INTENA) /*!< GCMAR register matched */ +#define TMR6_INT_MATCH_B (TMR6_ICONR_INTENB) /*!< GCMBR register matched */ +#define TMR6_INT_MATCH_C (TMR6_ICONR_INTENC) /*!< GCMCR register matched */ +#define TMR6_INT_MATCH_D (TMR6_ICONR_INTEND) /*!< GCMDR register matched */ +#define TMR6_INT_MATCH_E (TMR6_ICONR_INTENE) /*!< GCMER register matched */ +#define TMR6_INT_MATCH_F (TMR6_ICONR_INTENF) /*!< GCMFR register matched */ +#define TMR6_INT_OVF (TMR6_ICONR_INTENOVF) /*!< Counter register overflow */ +#define TMR6_INT_UDF (TMR6_ICONR_INTENUDF) /*!< Counter register underflow */ +#define TMR6_INT_DEAD_TIME_ERR (TMR6_ICONR_INTENDTE) /*!< Dead time error */ +#define TMR6_INT_UP_CNT_SPECIAL_MATCH_A (TMR6_ICONR_INTENSAU) /*!< SCMAR register matched when count-up */ +#define TMR6_INT_DOWN_CNT_SPECIAL_MATCH_A (TMR6_ICONR_INTENSAD) /*!< SCMAR register matched when count-down */ +#define TMR6_INT_UP_CNT_SPECIAL_MATCH_B (TMR6_ICONR_INTENSBU) /*!< SCMBR register matched when count-up */ +#define TMR6_INT_DOWN_CNT_SPECIAL_MATCH_B (TMR6_ICONR_INTENSBD) /*!< SCMBR register matched when count-down */ +#define TMR6_INT_ALL (TMR6_INT_MATCH_A | TMR6_INT_MATCH_B | TMR6_INT_MATCH_C | TMR6_INT_MATCH_D |\ + TMR6_INT_MATCH_E | TMR6_INT_MATCH_F | TMR6_INT_OVF | TMR6_INT_UDF | \ + TMR6_INT_DEAD_TIME_ERR | TMR6_INT_UP_CNT_SPECIAL_MATCH_A | \ + TMR6_INT_DOWN_CNT_SPECIAL_MATCH_A | TMR6_INT_UP_CNT_SPECIAL_MATCH_B | \ + TMR6_INT_DOWN_CNT_SPECIAL_MATCH_B) +/** + * @} + */ + +/** + * @defgroup TMR6_Period_Reg_Index_Define TMR6 Period Register Index Define + * @{ + */ +#define TMR6_PERIOD_REG_A (0x00UL) +#define TMR6_PERIOD_REG_B (0x01UL) +#define TMR6_PERIOD_REG_C (0x02UL) +/** + * @} + */ + +/** + * @defgroup TMR6_Compare_Reg_Index_Define TMR6 Compare Register Index Define + * @{ + */ +#define TMR6_CMP_REG_A (0x00UL) +#define TMR6_CMP_REG_B (0x01UL) +#define TMR6_CMP_REG_C (0x02UL) +#define TMR6_CMP_REG_D (0x03UL) +#define TMR6_CMP_REG_E (0x04UL) +#define TMR6_CMP_REG_F (0x05UL) +/** + * @} + */ + +/** + * @defgroup TMR6_Count_Ch_Define TMR6 General/Special Compare Channel Define + * @{ + */ +#define TMR6_CH_A (0x00UL) +#define TMR6_CH_B (0x01UL) +/** + * @} + */ + +/** + * @defgroup TMR6_Buf_Num_Define TMR6 Buffer Number Define + * @{ + */ +#define TMR6_BUF_SINGLE (0x00000000UL) +#define TMR6_BUF_DUAL (TMR6_BCONR_BSEA) +/** + * @} + */ + +/** + * @defgroup TMR6_Buf_Trans_Cond_Define TMR6 Buffer Transfer Time Configuration Define + * @{ + */ +#define TMR6_BUF_TRANS_INVD (0x00000000UL) +#define TMR6_BUF_TRANS_OVF (0x00000004UL) +#define TMR6_BUF_TRANS_UDF (0x00000008UL) +#define TMR6_BUF_TRANS_OVF_UDF (0x0000000CUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_Valid_Period_Count_Cond_Define TMR6 Valid Period Function Count Condition Define + * @{ + */ +#define TMR6_VALID_PERIOD_INVD (0x00000000UL) /*!< Valid period function off */ +#define TMR6_VALID_PERIOD_CNT_COND_UDF (TMR6_VPERR_PCNTE_0) /*!< Count when Sawtooth waveform overflow and underflow, \ + triangular wave underflow */ +#define TMR6_VALID_PERIOD_CNT_COND_OVF (TMR6_VPERR_PCNTE_1) /*!< Count when Sawtooth waveform overflow and underflow, \ + triangular wave overflow */ +#define TMR6_VALID_PERIOD_CNT_COND_OVF_UDF (TMR6_VPERR_PCNTE) /*!< Count when Sawtooth waveform overflow and underflow, \ + triangular wave overflow and underflow */ +/** + * @} + */ + +/** + * @defgroup TMR6_Valid_Period_Count_Define TMR6 Valid Period Function Count Define + * @{ + */ +#define TMR6_VALID_PERIOD_CNT_INVD (0x00000000UL) +#define TMR6_VALID_PERIOD_CNT1 (1UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT2 (2UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT3 (3UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT4 (4UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT5 (5UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT6 (6UL << TMR6_VPERR_PCNTS_POS) +#define TMR6_VALID_PERIOD_CNT7 (7UL << TMR6_VPERR_PCNTS_POS) +/** + * @} + */ + +/** + * @defgroup TMR6_DeadTime_Reg_Define TMR6 Dead Time Register Define + * @{ + */ +#define TMR6_DEADTIME_REG_UP_A (0x00U) /*!< Register DTUAR */ +#define TMR6_DEADTIME_REG_DOWN_A (0x01U) /*!< Register DTDAR */ +#define TMR6_DEADTIME_REG_UP_B (0x02U) /*!< Register DTUBR */ +#define TMR6_DEADTIME_REG_DOWN_B (0x03U) /*!< Register DTDBR */ + +/** + * @} + */ + +/** + * @defgroup TMR6_Pin_Define TMR6 Input And Output Pin Define + * @{ + */ +#define TMR6_IO_PWMA (0x00U) /*!< Pin TIM6__PWMA */ +#define TMR6_IO_PWMB (0x01U) /*!< Pin TIM6__PWMB */ +#define TMR6_INPUT_TRIGA (0x02U) /*!< Input pin TIM6_TRIGA */ +#define TMR6_INPUT_TRIGB (0x03U) /*!< Input pin TIM6_TRIGB */ +#define TMR6_INPUT_TRIGC (0x04U) /*!< Input pin TIM6_TRIGC */ +#define TMR6_INPUT_TRIGD (0x05U) /*!< Input pin TIM6_TRIGD */ +/** + * @} + */ + +/** + * @defgroup TMR6_Input_Filter_Clock TMR6 Input Pin Filter Clock Divider Define + * @{ + */ +#define TMR6_FILTER_CLK_DIV1 (0x00U) +#define TMR6_FILTER_CLK_DIV4 (0x01U) +#define TMR6_FILTER_CLK_DIV16 (0x02U) +#define TMR6_FILTER_CLK_DIV64 (0x03U) +/** + * @} + */ + +/** + * @defgroup TMR6_Pin_Mode_Define TMR6 Pin Function Mode Selection + * @{ + */ +#define TMR6_PIN_CMP_OUTPUT (0x00U) +#define TMR6_PIN_CAPT_INPUT (TMR6_PCNAR_CAPMDA) +/** + * @} + */ + +/** + * @defgroup TMR6_Count_State_Define TMR6 Count State + * @{ + */ +#define TMR6_STAT_START (0U) /*!< Count start */ +#define TMR6_STAT_STOP (1U) /*!< Count stop */ +#define TMR6_STAT_OVF (2U) /*!< Count overflow */ +#define TMR6_STAT_UDF (3U) /*!< Count underflow */ +#define TMR6_STAT_UP_CNT_MATCH_A (4U) /*!< Count up match compare register A */ +#define TMR6_STAT_DOWN_CNT_MATCH_A (5U) /*!< Count down match compare register A */ +#define TMR6_STAT_UP_CNT_MATCH_B (6U) /*!< Count up match compare register B */ +#define TMR6_STAT_DOWN_CNT_MATCH_B (7U) /*!< Count down match compare register B */ + +/** + * @} + */ + +/** + * @defgroup TMR6_Pin_Polarity_Define TMR6 Pin Output Polarity + * @{ + */ + +#define TMR6_PWM_LOW (0x00U) +#define TMR6_PWM_HIGH (0x01U) +#define TMR6_PWM_HOLD (0x02U) +#define TMR6_PWM_INVT (0x03U) +/** + * @} + */ + +/** + * @defgroup TMR6_Force_Output_Polarity_Define TMR6 Force Output Polarity Next Period + * @{ + */ +#define TMR6_PWM_FORCE_INVD (0x00U) +#define TMR6_PWM_FORCE_LOW (0x02U) +#define TMR6_PWM_FORCE_HIGH (0x03U) +/** + * @} + */ + +/** + * @defgroup TMR6_Emb_Ch_Define TMR6 EMB Event Channel + * @{ + */ +#define TMR6_EMB_EVT_CH0 (0x00U) +#define TMR6_EMB_EVT_CH1 (TMR6_PCNAR_EMBSA_0) +#define TMR6_EMB_EVT_CH2 (TMR6_PCNAR_EMBSA_1) +#define TMR6_EMB_EVT_CH3 (TMR6_PCNAR_EMBSA) +/** + * @} + */ + +/** + * @defgroup TMR6_Emb_Release_Mode_Define TMR6 EMB Function Release Mode When EMB Event Invalid + * @{ + */ +#define TMR6_EMB_RELEASE_IMMED (0x00U) +#define TMR6_EMB_RELEASE_OVF (TMR6_PCNAR_EMBRA_0) +#define TMR6_EMB_RELEASE_UDF (TMR6_PCNAR_EMBRA_1) +#define TMR6_EMB_RELEASE_OVF_UDF (TMR6_PCNAR_EMBRA) +/** + * @} + */ + +/** + * @defgroup TMR6_Emb_Pin_Status_Define TMR6 Pin Output Status When EMB Event Valid + * @{ + */ +#define TMR6_EMB_PIN_NORMAL (0x00U) +#define TMR6_EMB_PIN_HIZ (TMR6_PCNAR_EMBCA_0) +#define TMR6_EMB_PIN_LOW (TMR6_PCNAR_EMBCA_1) +#define TMR6_EMB_PIN_HIGH (TMR6_PCNAR_EMBCA) + +/** + * @} + */ + +/** + * @defgroup TMR6_Deadtime_CountUp_Buf_Func_Define TMR6 Dead Time Buffer Function For Count Up Stage + * @{ + */ +#define TMR6_DEADTIME_CNT_UP_BUF_OFF (0x00U) +#define TMR6_DEADTIME_CNT_UP_BUF_ON (TMR6_DCONR_DTBENU) +/** + * @} + */ + +/** + * @defgroup TMR6_Deadtime_CountDown_Buf_Func_Define TMR6 Dead Time Buffer Function For Count Down Stage + * @{ + */ +#define TMR6_DEADTIME_CNT_DOWN_BUF_OFF (0x00U) +#define TMR6_DEADTIME_CNT_DOWN_BUF_ON (TMR6_DCONR_DTBEND) +/** + * @} + */ + +/** + * @defgroup TMR6_Deadtime_Buf_Trans_Cond_Define TMR6 Dead Time Buffer Transfer Condition Define For Triangular Count Mode + * @{ + */ +#define TMR6_DEADTIME_BUF_COND_INVD (0x00U) +#define TMR6_DEADTIME_BUF_COND_OVF (TMR6_DCONR_DTBTRU) +#define TMR6_DEADTIME_BUF_COND_UDF (TMR6_DCONR_DTBTRD) +#define TMR6_DEADTIME_BUF_COND_OVF_UDF (TMR6_DCONR_DTBTRU | TMR6_DCONR_DTBTRD) +/** + * @} + */ + +/** + * @defgroup TMR6_Deadtime_Reg_Equal_Func_Define TMR6 Dead Time Function DTDAR Equal DTUAR + * @{ + */ +#define TMR6_DEADTIME_EQUAL_OFF (0x00U) +#define TMR6_DEADTIME_EQUAL_ON (TMR6_DCONR_SEPA) +/** + * @} + */ + +/** + * @defgroup TMR6_SW_Sync_Unit_define TMR6 Software Synchronization Start/Stop/Clear/Update Unit Number Define + * @{ + */ +#define TMR6_SW_SYNC_U1 (TMR6CR_SSTAR_SSTA1) +#define TMR6_SW_SYNC_U2 (TMR6CR_SSTAR_SSTA2) +#define TMR6_SW_SYNC_U3 (TMR6CR_SSTAR_SSTA3) +#define TMR6_SW_SYNC_U4 (TMR6CR_SSTAR_SSTA4) +#define TMR6_SW_SYNC_U5 (TMR6CR_SSTAR_SSTA5) +#define TMR6_SW_SYNC_U6 (TMR6CR_SSTAR_SSTA6) +#define TMR6_SW_SYNC_U7 (TMR6CR_SSTAR_SSTA7) +#define TMR6_SW_SYNC_U8 (TMR6CR_SSTAR_SSTA8) +#define TMR6_SW_SYNC_ALL (0xFFU) + +/** + * @} + */ + +/** + * @defgroup TMR6_hardware_start_condition_Define TMR6 Hardware Start Condition Define + * @{ + */ +#define TMR6_START_COND_PWMA_RISING (TMR6_HSTAR_HSTA0) +#define TMR6_START_COND_PWMA_FAILLING (TMR6_HSTAR_HSTA1) +#define TMR6_START_COND_PWMB_RISING (TMR6_HSTAR_HSTA2) +#define TMR6_START_COND_PWMB_FAILLING (TMR6_HSTAR_HSTA3) +#define TMR6_START_COND_EVT0 (TMR6_HSTAR_HSTA8) +#define TMR6_START_COND_EVT1 (TMR6_HSTAR_HSTA9) +#define TMR6_START_COND_EVT2 (TMR6_HSTAR_HSTA10) +#define TMR6_START_COND_EVT3 (TMR6_HSTAR_HSTA11) +#define TMR6_START_COND_TRIGEA_RISING (TMR6_HSTAR_HSTA16) +#define TMR6_START_COND_TRIGEA_FAILLING (TMR6_HSTAR_HSTA17) +#define TMR6_START_COND_TRIGEB_RISING (TMR6_HSTAR_HSTA18) +#define TMR6_START_COND_TRIGEB_FAILLING (TMR6_HSTAR_HSTA19) +#define TMR6_START_COND_TRIGEC_RISING (TMR6_HSTAR_HSTA20) +#define TMR6_START_COND_TRIGEC_FAILLING (TMR6_HSTAR_HSTA21) +#define TMR6_START_COND_TRIGED_RISING (TMR6_HSTAR_HSTA22) +#define TMR6_START_COND_TRIGED_FAILLING (TMR6_HSTAR_HSTA23) +#define TMR6_START_COND_ALL (0x00FF0F0FUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_hardware_stop_condition_Define TMR6 Hardware Stop Condition Define + * @{ + */ +#define TMR6_STOP_COND_PWMA_RISING (TMR6_HSTPR_HSTP0) +#define TMR6_STOP_COND_PWMA_FAILLING (TMR6_HSTPR_HSTP1) +#define TMR6_STOP_COND_PWMB_RISING (TMR6_HSTPR_HSTP2) +#define TMR6_STOP_COND_PWMB_FAILLING (TMR6_HSTPR_HSTP3) +#define TMR6_STOP_COND_EVT0 (TMR6_HSTPR_HSTP8) +#define TMR6_STOP_COND_EVT1 (TMR6_HSTPR_HSTP9) +#define TMR6_STOP_COND_EVT2 (TMR6_HSTPR_HSTP10) +#define TMR6_STOP_COND_EVT3 (TMR6_HSTPR_HSTP11) +#define TMR6_STOP_COND_TRIGEA_RISING (TMR6_HSTPR_HSTP16) +#define TMR6_STOP_COND_TRIGEA_FAILLING (TMR6_HSTPR_HSTP17) +#define TMR6_STOP_COND_TRIGEB_RISING (TMR6_HSTPR_HSTP18) +#define TMR6_STOP_COND_TRIGEB_FAILLING (TMR6_HSTPR_HSTP19) +#define TMR6_STOP_COND_TRIGEC_RISING (TMR6_HSTPR_HSTP20) +#define TMR6_STOP_COND_TRIGEC_FAILLING (TMR6_HSTPR_HSTP21) +#define TMR6_STOP_COND_TRIGED_RISING (TMR6_HSTPR_HSTP22) +#define TMR6_STOP_COND_TRIGED_FAILLING (TMR6_HSTPR_HSTP23) +#define TMR6_STOP_COND_ALL (0x00FF0F0FUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_hardware_clear_condition_Define TMR6 Hardware Clear Condition Define + * @{ + */ +#define TMR6_CLR_COND_PWMA_RISING (TMR6_HCLRR_HCLE0) +#define TMR6_CLR_COND_PWMA_FAILLING (TMR6_HCLRR_HCLE1) +#define TMR6_CLR_COND_PWMB_RISING (TMR6_HCLRR_HCLE2) +#define TMR6_CLR_COND_PWMB_FAILLING (TMR6_HCLRR_HCLE3) +#define TMR6_CLR_COND_EVT0 (TMR6_HCLRR_HCLE8) +#define TMR6_CLR_COND_EVT1 (TMR6_HCLRR_HCLE9) +#define TMR6_CLR_COND_EVT2 (TMR6_HCLRR_HCLE10) +#define TMR6_CLR_COND_EVT3 (TMR6_HCLRR_HCLE11) +#define TMR6_CLR_COND_TRIGEA_RISING (TMR6_HCLRR_HCLE16) +#define TMR6_CLR_COND_TRIGEA_FAILLING (TMR6_HCLRR_HCLE17) +#define TMR6_CLR_COND_TRIGEB_RISING (TMR6_HCLRR_HCLE18) +#define TMR6_CLR_COND_TRIGEB_FAILLING (TMR6_HCLRR_HCLE19) +#define TMR6_CLR_COND_TRIGEC_RISING (TMR6_HCLRR_HCLE20) +#define TMR6_CLR_COND_TRIGEC_FAILLING (TMR6_HCLRR_HCLE21) +#define TMR6_CLR_COND_TRIGED_RISING (TMR6_HCLRR_HCLE22) +#define TMR6_CLR_COND_TRIGED_FAILLING (TMR6_HCLRR_HCLE23) +#define TMR6_CLR_COND_ALL (0x00FF0F0FUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_hardware_update_condition_Define TMR6 Hardware Update Condition Define + * @{ + */ +#define TMR6_UPD_COND_PWMA_RISING (TMR6_HUPDR_HUPD0) +#define TMR6_UPD_COND_PWMA_FAILLING (TMR6_HUPDR_HUPD1) +#define TMR6_UPD_COND_PWMB_RISING (TMR6_HUPDR_HUPD2) +#define TMR6_UPD_COND_PWMB_FAILLING (TMR6_HUPDR_HUPD3) +#define TMR6_UPD_COND_EVT0 (TMR6_HUPDR_HUPD8) +#define TMR6_UPD_COND_EVT1 (TMR6_HUPDR_HUPD9) +#define TMR6_UPD_COND_EVT2 (TMR6_HUPDR_HUPD10) +#define TMR6_UPD_COND_EVT3 (TMR6_HUPDR_HUPD11) +#define TMR6_UPD_COND_TRIGEA_RISING (TMR6_HUPDR_HUPD16) +#define TMR6_UPD_COND_TRIGEA_FAILLING (TMR6_HUPDR_HUPD17) +#define TMR6_UPD_COND_TRIGEB_RISING (TMR6_HUPDR_HUPD18) +#define TMR6_UPD_COND_TRIGEB_FAILLING (TMR6_HUPDR_HUPD19) +#define TMR6_UPD_COND_TRIGEC_RISING (TMR6_HUPDR_HUPD20) +#define TMR6_UPD_COND_TRIGEC_FAILLING (TMR6_HUPDR_HUPD21) +#define TMR6_UPD_COND_TRIGED_RISING (TMR6_HUPDR_HUPD22) +#define TMR6_UPD_COND_TRIGED_FAILLING (TMR6_HUPDR_HUPD23) +#define TMR6_UPD_COND_ALL (0x00FF0F0FUL) +/** + * @} + */ + +/** + * @defgroup TMR6_hardware_capture_condition_Define TMR6 Hardware Capture Condition Define + * @{ + */ +#define TMR6_CAPT_COND_PWMA_RISING (TMR6_HCPAR_HCPA0) +#define TMR6_CAPT_COND_PWMA_FAILLING (TMR6_HCPAR_HCPA1) +#define TMR6_CAPT_COND_PWMB_RISING (TMR6_HCPAR_HCPA2) +#define TMR6_CAPT_COND_PWMB_FAILLING (TMR6_HCPAR_HCPA3) +#define TMR6_CAPT_COND_EVT0 (TMR6_HCPAR_HCPA8) +#define TMR6_CAPT_COND_EVT1 (TMR6_HCPAR_HCPA9) +#define TMR6_CAPT_COND_EVT2 (TMR6_HCPAR_HCPA10) +#define TMR6_CAPT_COND_EVT3 (TMR6_HCPAR_HCPA11) +#define TMR6_CAPT_COND_TRIGEA_RISING (TMR6_HCPAR_HCPA16) +#define TMR6_CAPT_COND_TRIGEA_FAILLING (TMR6_HCPAR_HCPA17) +#define TMR6_CAPT_COND_TRIGEB_RISING (TMR6_HCPAR_HCPA18) +#define TMR6_CAPT_COND_TRIGEB_FAILLING (TMR6_HCPAR_HCPA19) +#define TMR6_CAPT_COND_TRIGEC_RISING (TMR6_HCPAR_HCPA20) +#define TMR6_CAPT_COND_TRIGEC_FAILLING (TMR6_HCPAR_HCPA21) +#define TMR6_CAPT_COND_TRIGED_RISING (TMR6_HCPAR_HCPA22) +#define TMR6_CAPT_COND_TRIGED_FAILLING (TMR6_HCPAR_HCPA23) +#define TMR6_CAPT_COND_ALL (0x00FF0F0FUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_HW_Count_Up_Cond_Define TMR6 Hardware Count Up Condition Define + * @{ + */ +#define TMR6_CNT_UP_COND_PWMA_LOW_PWMB_RISING (TMR6_HCUPR_HCUP0) +#define TMR6_CNT_UP_COND_PWMA_LOW_PWMB_FAILLING (TMR6_HCUPR_HCUP1) +#define TMR6_CNT_UP_COND_PWMA_HIGH_PWMB_RISING (TMR6_HCUPR_HCUP2) +#define TMR6_CNT_UP_COND_PWMA_HIGH_PWMB_FAILLING (TMR6_HCUPR_HCUP3) +#define TMR6_CNT_UP_COND_PWMB_LOW_PWMA_RISING (TMR6_HCUPR_HCUP4) +#define TMR6_CNT_UP_COND_PWMB_LOW_PWMA_FAILLING (TMR6_HCUPR_HCUP5) +#define TMR6_CNT_UP_COND_PWMB_HIGH_PWMA_RISING (TMR6_HCUPR_HCUP6) +#define TMR6_CNT_UP_COND_PWMB_HIGH_PWMA_FAILLING (TMR6_HCUPR_HCUP7) +#define TMR6_CNT_UP_COND_EVT0 (TMR6_HCUPR_HCUP8) +#define TMR6_CNT_UP_COND_EVT1 (TMR6_HCUPR_HCUP9) +#define TMR6_CNT_UP_COND_EVT2 (TMR6_HCUPR_HCUP10) +#define TMR6_CNT_UP_COND_EVT3 (TMR6_HCUPR_HCUP11) +#define TMR6_CNT_UP_COND_TRIGEA_RISING (TMR6_HCUPR_HCUP16) +#define TMR6_CNT_UP_COND_TRIGEA_FAILLING (TMR6_HCUPR_HCUP17) +#define TMR6_CNT_UP_COND_TRIGEB_RISING (TMR6_HCUPR_HCUP18) +#define TMR6_CNT_UP_COND_TRIGEB_FAILLING (TMR6_HCUPR_HCUP19) +#define TMR6_CNT_UP_COND_TRIGEC_RISING (TMR6_HCUPR_HCUP20) +#define TMR6_CNT_UP_COND_TRIGEC_FAILLING (TMR6_HCUPR_HCUP21) +#define TMR6_CNT_UP_COND_TRIGED_RISING (TMR6_HCUPR_HCUP22) +#define TMR6_CNT_UP_COND_TRIGED_FAILLING (TMR6_HCUPR_HCUP23) +#define TMR6_CNT_UP_COND_ALL (0x00FF0FFFUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_HW_Count_Down_Cond_Define TMR6 Hardware Count Down Condition Define + * @{ + */ +#define TMR6_CNT_DOWN_COND_PWMA_LOW_PWMB_RISING (TMR6_HCDOR_HCDO0) +#define TMR6_CNT_DOWN_COND_PWMA_LOW_PWMB_FAILLING (TMR6_HCDOR_HCDO1) +#define TMR6_CNT_DOWN_COND_PWMA_HIGH_PWMB_RISING (TMR6_HCDOR_HCDO2) +#define TMR6_CNT_DOWN_COND_PWMA_HIGH_PWMB_FAILLING (TMR6_HCDOR_HCDO3) +#define TMR6_CNT_DOWN_COND_PWMB_LOW_PWMA_RISING (TMR6_HCDOR_HCDO4) +#define TMR6_CNT_DOWN_COND_PWMB_LOW_PWMA_FAILLING (TMR6_HCDOR_HCDO5) +#define TMR6_CNT_DOWN_COND_PWMB_HIGH_PWMA_RISING (TMR6_HCDOR_HCDO6) +#define TMR6_CNT_DOWN_COND_PWMB_HIGH_PWMA_FAILLING (TMR6_HCDOR_HCDO7) +#define TMR6_CNT_DOWN_COND_EVT0 (TMR6_HCDOR_HCDO8) +#define TMR6_CNT_DOWN_COND_EVT1 (TMR6_HCDOR_HCDO9) +#define TMR6_CNT_DOWN_COND_EVT2 (TMR6_HCDOR_HCDO10) +#define TMR6_CNT_DOWN_COND_EVT3 (TMR6_HCDOR_HCDO11) +#define TMR6_CNT_DOWN_COND_TRIGEA_RISING (TMR6_HCDOR_HCDO16) +#define TMR6_CNT_DOWN_COND_TRIGEA_FAILLING (TMR6_HCDOR_HCDO17) +#define TMR6_CNT_DOWN_COND_TRIGEB_RISING (TMR6_HCDOR_HCDO18) +#define TMR6_CNT_DOWN_COND_TRIGEB_FAILLING (TMR6_HCDOR_HCDO19) +#define TMR6_CNT_DOWN_COND_TRIGEC_RISING (TMR6_HCDOR_HCDO20) +#define TMR6_CNT_DOWN_COND_TRIGEC_FAILLING (TMR6_HCDOR_HCDO21) +#define TMR6_CNT_DOWN_COND_TRIGED_RISING (TMR6_HCDOR_HCDO22) +#define TMR6_CNT_DOWN_COND_TRIGED_FAILLING (TMR6_HCDOR_HCDO23) +#define TMR6_CNT_DOWN_COND_ALL (0x00FF0FFFUL) + +/** + * @} + */ + +/** + * @defgroup TMR6_Count_Dir_Define TMR6 Base Counter Function Direction Define + * @{ + */ +#define TMR6_CNT_UP (TMR6_GCONR_DIR) +#define TMR6_CNT_DOWN (0x00U) +/** + * @} + */ + +/** + * @defgroup TMR6_Count_Mode_Define TMR6 Base Counter Function Mode Define + * @{ + */ +#define TMR6_MD_SAWTOOTH (0x00U) +#define TMR6_MD_TRIANGLE (TMR6_GCONR_MODE) + +/** + * @} + */ + +/** + * @defgroup TMR6_Count_Clock_Define TMR6 Base Counter Clock Source Define + * @{ + */ +#define TMR6_CLK_DIV1 (0x00UL) +#define TMR6_CLK_DIV2 (0x01UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV4 (0x02UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV8 (0x03UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV16 (0x04UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV32 (0x05UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV64 (0x06UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV128 (0x07UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV256 (0x08UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV512 (0x09UL << TMR6_GCONR_CKDIV_POS) +#define TMR6_CLK_DIV1024 (0x0AUL << TMR6_GCONR_CKDIV_POS) + +/** + * @} + */ + +/** + * @defgroup TMR6_Count_Reload_Define TMR6 Count Stop After Overflow Function Define + * @{ + */ +#define TMR6_CNT_RELOAD_ON (0x00U) +#define TMR6_CNT_RELOAD_OFF (TMR6_GCONR_OVSTP) +/** + * @} + */ + +/** + * @defgroup TMR6_Zmask_Cycle_Define TMR6 Z Mask Input Function Mask Cycles Number Define + * @{ + */ +#define TMR6_ZMASK_FUNC_INVD (0x00U) +#define TMR6_ZMASK_CYCLE_4 (TMR6_GCONR_ZMSKVAL_0) +#define TMR6_ZMASK_CYCLE_8 (TMR6_GCONR_ZMSKVAL_1) +#define TMR6_ZMASK_CYCLE_16 (TMR6_GCONR_ZMSKVAL) +/** + * @} + */ + +/** + * @defgroup TMR6_Zmask_Pos_Unit_Clear_Func_Define TMR6 Unit As Position Timer, Z Phase Input Mask Function Define For Clear Action + * @{ + */ +#define TMR6_POS_CLR_ZMASK_FUNC_OFF (0x00U) +#define TMR6_POS_CLR_ZMASK_FUNC_ON (TMR6_GCONR_ZMSKPOS) +/** + * @} + */ + +/** + * @defgroup TMR6_Zmask_Revo_Unit_Count_Func_Define TMR6 Unit As Revolution Timer, Z Phase Input Mask Function Define For Count Action + * @{ + */ +#define TMR6_REVO_CNT_ZMASK_FUNC_OFF (0x00U) +#define TMR6_REVO_CNT_ZMASK_FUNC_ON (TMR6_GCONR_ZMSKREV) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TMR6_Global_Functions + * @{ + */ +/** + * @brief Get Software Sync start status + * @param None + * @retval uint32_t Data indicate the read status. + */ +__STATIC_INLINE uint32_t TMR6_GetSWSyncStartStatus(void) +{ + return READ_REG32(CM_TMR6CR->SSTAR); +} + +/* Base count */ +int32_t TMR6_StructInit(stc_timer6_init_t *pstcTmr6Init); +int32_t TMR6_Init(CM_TMR6_TypeDef *TMR6x, const stc_timer6_init_t *pstcTmr6Init); + +void TMR6_SetCountMode(CM_TMR6_TypeDef *TMR6x, uint32_t u32Mode); +void TMR6_SetCountDir(CM_TMR6_TypeDef *TMR6x, uint32_t u32Dir); +uint32_t TMR6_GetCountDir(CM_TMR6_TypeDef *TMR6x); +void TMR6_SetClockDiv(CM_TMR6_TypeDef *TMR6x, uint32_t u32Div); +void TMR6_CountReloadCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); + +/* Hardware count */ +void TMR6_HWCountUpCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR6_HWCountDownCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); + +/* PWM output */ +int32_t TMR6_PWM_StructInit(stc_tmr6_pwm_init_t *pstcPwmInit); +int32_t TMR6_PWM_Init(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_pwm_init_t *pstcPwmInit); +void TMR6_PWM_OutputCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR6_PWM_SetPolarity(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32CountState, uint32_t u32Polarity); +void TMR6_PWM_SetForcePolarity(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Polarity); + +/* Input capture */ +void TMR6_HWCaptureCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState); + +/* Pin config */ +int32_t TMR6_SetFilterClockDiv(CM_TMR6_TypeDef *TMR6x, uint32_t u32Pin, uint32_t u32Div); +void TMR6_FilterCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Pin, en_functional_state_t enNewState); +void TMR6_SetFunc(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Func); + +/* Universal */ +void TMR6_IntCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32IntType, en_functional_state_t enNewState); +en_flag_status_t TMR6_GetStatus(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Flag); +void TMR6_ClearStatus(CM_TMR6_TypeDef *TMR6x, uint32_t u32Flag); +uint32_t TMR6_GetPeriodNum(const CM_TMR6_TypeDef *TMR6x); +void TMR6_DeInit(CM_TMR6_TypeDef *TMR6x); +void TMR6_Start(CM_TMR6_TypeDef *TMR6x); +void TMR6_Stop(CM_TMR6_TypeDef *TMR6x); + +/* Register write */ +void TMR6_SetCountValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Value); +void TMR6_SetUpdateValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Value); +void TMR6_SetPeriodValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value); +void TMR6_SetCompareValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value); +void TMR6_SetSpecialCompareValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value); +void TMR6_SetDeadTimeValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value); + +/* Register read */ +uint32_t TMR6_GetCountValue(const CM_TMR6_TypeDef *TMR6x); +uint32_t TMR6_GetUpdateValue(const CM_TMR6_TypeDef *TMR6x); +uint32_t TMR6_GetPeriodValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index); +uint32_t TMR6_GetCompareValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index); +uint32_t TMR6_GetSpecialCompareValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index); +uint32_t TMR6_GetDeadTimeValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index); + +/* Buffer function */ +int32_t TMR6_GeneralBufConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_buf_config_t *pstcBufConfig); +int32_t TMR6_PeriodBufConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_buf_config_t *pstcBufConfig); + +int32_t TMR6_SpecialBufConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_buf_config_t *pstcBufConfig); +void TMR6_GeneralBufCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR6_SpecialBufCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR6_PeriodBufCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); + +/* Extend function */ +int32_t TMR6_ValidPeriodConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_valid_period_config_t *pstcValidperiodConfig); +void TMR6_ValidPeriodCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState); +void TMR6_DeadTimeFuncCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); +int32_t TMR6_DeadTimeConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_deadtime_config_t *pstcDeadTimeConfig); +int32_t TMR6_ZMaskConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_zmask_config_t *pstcZMaskConfig); +int32_t TMR6_EMBConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_emb_config_t *pstcEmbConfig); +int32_t TMR6_BufFuncStructInit(stc_tmr6_buf_config_t *pstcBufConfig); +int32_t TMR6_ValidPeriodStructInit(stc_tmr6_valid_period_config_t *pstcValidperiodConfig); +int32_t TMR6_EMBConfigStructInit(stc_tmr6_emb_config_t *pstcEmbConfig); +int32_t TMR6_DeadTimeStructInit(stc_tmr6_deadtime_config_t *pstcDeadTimeConfig); +int32_t TMR6_ZMaskConfigStructInit(stc_tmr6_zmask_config_t *pstcZMaskConfig); + +/* Software synchronous control */ +void TMR6_SWSyncStart(uint32_t u32Unit); +void TMR6_SWSyncStop(uint32_t u32Unit); +void TMR6_SWSyncClear(uint32_t u32Unit); +void TMR6_SWSyncUpdate(uint32_t u32Unit); + +/* Hardware control */ +void TMR6_HWStartCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR6_HWStartCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); +void TMR6_HWStopCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR6_HWStopCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); +void TMR6_HWClearCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR6_HWClearCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); +void TMR6_HWUpdateCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState); +void TMR6_HWUpdateCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState); +/** + * @} + */ + +#endif /* LL_TMR6_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TMR6_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmra.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmra.h new file mode 100644 index 00000000..c3bd06d3 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_tmra.h @@ -0,0 +1,556 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmra.h + * @brief This file contains all the functions prototypes of the TMRA(TimerA) + * driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TMRA_H__ +#define __HC32_LL_TMRA_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TMRA + * @{ + */ + +#if (LL_TMRA_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup TMRA_Global_Types TMRA Global Types + * @{ + */ +/** + * @brief TMRA initialization structure. + */ +typedef struct { + uint8_t u8CountSrc; /*!< Specifies the count source of TMRA. + This parameter can be a value of @ref TMRA_Count_Src */ + union { + struct { + uint16_t u16ClockDiv; /*!< Specifies the divider of software clock source. + This parameter can be a value of @ref TMRA_Clock_Divider */ + uint16_t u16CountMode; /*!< Specifies count mode. + This parameter can be a value of @ref TMRA_Count_Mode */ + uint16_t u16CountDir; /*!< Specifies count direction. + This parameter can be a value of @ref TMRA_Count_Dir */ + } sw_count; + struct { + + uint16_t u16CountUpCond; /*!< Hardware count up condition. + This parameter can be a value of @ref TMRA_Hard_Count_Up_Condition */ + uint16_t u16CountDownCond; /*!< Hardware count down condition. + This parameter can be a value of @ref TMRA_Hard_Count_Down_Condition */ + uint16_t u16Reserved; /*!< Reserved, for future use. */ + } hw_count; + }; + uint32_t u32PeriodValue; /*!< Specifies the period reference value. + This parameter can be a number between 0U and 0xFFFFU, inclusive. */ + uint16_t u16CountReload; /*!< Continue counting or stop when counter overflow/underflow. + This parameter can be a value of @ref TMRA_Count_Reload_En */ +} stc_tmra_init_t; + +/** + * @brief TMRA PWM configuration structure. + */ +typedef struct { + uint32_t u32CompareValue; /*!< Specifies compare value of the TMRA channel. + This parameter can be a number between: + 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. */ + uint16_t u16StartPolarity; /*!< Specifies the polarity when the counter start counting. + This parameter can be a value of @ref TMRA_PWM_Polarity + NOTE: CAN NOT be specified as TMRA_PWM_LOW or TMRA_PWM_HIGH when + sw_count.u16ClockDiv of @ref stc_tmra_init_t is NOT specified + as @ref TMRA_CLK_DIV1 */ + uint16_t u16StopPolarity; /*!< Specifies the polarity when the counter stop counting. + This parameter can be a value of @ref TMRA_PWM_Polarity */ + uint16_t u16CompareMatchPolarity; /*!< Specifies the polarity when the counter matches the compare register. + This parameter can be a value of @ref TMRA_PWM_Polarity */ + uint16_t u16PeriodMatchPolarity; /*!< Specifies the polarity when the counter matches the period register. + This parameter can be a value of @ref TMRA_PWM_Polarity */ +} stc_tmra_pwm_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMRA_Global_Macros TMRA Global Macros + * @{ + */ + +/** + * @defgroup TMRA_Count_Src TMRA Count Source + * @{ + */ +#define TMRA_CNT_SRC_SW (0U) +#define TMRA_CNT_SRC_HW (1U) +/** + * @} + */ + +/** + * @defgroup TMRA_Channel TMRA Channel + * @note TMRA_1 and TMRA_2 of HC32M423 contain only one channel TMRA_CH1. + * @{ + */ +#define TMRA_CH1 (0U) /*!< Channel 1 of TMRA. */ +#define TMRA_CH2 (1U) /*!< Channel 2 of TMRA. */ +#define TMRA_CH3 (2U) /*!< Channel 3 of TMRA. */ +#define TMRA_CH4 (3U) /*!< Channel 4 of TMRA. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Count_Dir TMRA Count Direction + * @{ + */ +#define TMRA_DIR_DOWN (0x0U) /*!< TMRA count down. */ +#define TMRA_DIR_UP (TMRA_BCSTR_DIR) /*!< TMRA count up. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Count_Mode TMRA Count Mode + * @{ + */ +#define TMRA_MD_SAWTOOTH (0x0U) /*!< Count mode is sawtooth wave. */ +#define TMRA_MD_TRIANGLE (TMRA_BCSTR_MODE) /*!< Count mode is triangle wave. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Function_Mode TMRA TMRA Function Mode + * @{ + */ +#define TMRA_FUNC_CMP (0x0U) /*!< Function mode of TMRA channel is ouput compare. */ +#define TMRA_FUNC_CAPT (TMRA_CCONR_CAPMD) /*!< Function mode of TMRA channel is input capture. */ +/** + * @} + */ + +/* Counter reload */ +/** + * @defgroup TMRA_Count_Reload_En TMRA Count Reload + * @{ + */ +#define TMRA_CNT_RELOAD_DISABLE (TMRA_BCSTR_OVSTP) /*!< Stop when counter overflow/underflow. */ +#define TMRA_CNT_RELOAD_ENABLE (0U) /*!< When counter overflow/underflow, counter reload to continue counting. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Clock_Divider TMRA Clock Divider + * @{ + */ +#define TMRA_CLK_DIV1 (0x0U) /*!< The clock source of TMRA is PCLK. */ +#define TMRA_CLK_DIV2 (0x1U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 2. */ +#define TMRA_CLK_DIV4 (0x2U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 4. */ +#define TMRA_CLK_DIV8 (0x3U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 8. */ +#define TMRA_CLK_DIV16 (0x4U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 16. */ +#define TMRA_CLK_DIV32 (0x5U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 32. */ +#define TMRA_CLK_DIV64 (0x6U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 64. */ +#define TMRA_CLK_DIV128 (0x7U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 128. */ +#define TMRA_CLK_DIV256 (0x8U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 256. */ +#define TMRA_CLK_DIV512 (0x9U << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 512. */ +#define TMRA_CLK_DIV1024 (0xAU << TMRA_BCSTR_CKDIV_POS) /*!< The clock source of TMRA is PCLK / 1024. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Filter_Pin TMRA Pin With Filter + * @note TMRA_1 and TMRA_2 of HC32M423 do NOT contain pin TMRA_PIN_PWM2. + * @{ + */ +#define TMRA_PIN_TRIG (0U) /*!< Pin TIMA__TRIG. */ +#define TMRA_PIN_CLKA (1U) /*!< Pin TIMA__CLKA. */ +#define TMRA_PIN_CLKB (2U) /*!< Pin TIMA__CLKB. */ +#define TMRA_PIN_PWM1 (3U) /*!< Pin TIMA__PWM1. */ +#define TMRA_PIN_PWM2 (4U) /*!< Pin TIMA__PWM2. */ +#define TMRA_PIN_PWM3 (5U) /*!< Pin TIMA__PWM3. */ +#define TMRA_PIN_PWM4 (6U) /*!< Pin TIMA__PWM4. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Hard_Count_Up_Condition TMRA Hardware Count Up Condition + * @note Symmetric units: unit 1 and 2; unit 3 and 4; ...; unit 11 and 12. + * @{ + */ +#define TMRA_CNT_UP_COND_INVD (0U) /*!< TMRA hardware count up condition is INVALID. */ +#define TMRA_CNT_UP_COND_CLKA_LOW_CLKB_RISING (TMRA_HCUPR_HCUP0) /*!< When CLKA is low, a rising edge is sampled on CLKB, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKA_LOW_CLKB_FALLING (TMRA_HCUPR_HCUP1) /*!< When CLKA is low, a falling edge is sampled on CLKB, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKA_HIGH_CLKB_RISING (TMRA_HCUPR_HCUP2) /*!< When CLKA is high, a rising edge is sampled on CLKB, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKA_HIGH_CLKB_FALLING (TMRA_HCUPR_HCUP3) /*!< When CLKA is high, a falling edge is sampled on CLKB, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKB_LOW_CLKA_RISING (TMRA_HCUPR_HCUP4) /*!< When CLKB is low, a rising edge is sampled on CLKA, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKB_LOW_CLKA_FALLING (TMRA_HCUPR_HCUP5) /*!< When CLKB is low, a falling edge is sampled on CLKA, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKB_HIGH_CLKA_RISING (TMRA_HCUPR_HCUP6) /*!< When CLKB is high, a rising edge is sampled on CLKA, the counter register counts up. */ +#define TMRA_CNT_UP_COND_CLKB_HIGH_CLKA_FALLING (TMRA_HCUPR_HCUP7) /*!< When CLKB is high, a falling edge is sampled on CLKA, the counter register counts up. */ +#define TMRA_CNT_UP_COND_TRIG_RISING (TMRA_HCUPR_HCUP8) /*!< When a rising edge occurred on TRIG, the counter register counts up. */ +#define TMRA_CNT_UP_COND_TRIG_FALLING (TMRA_HCUPR_HCUP9) /*!< When a falling edge occurred on TRIG, the counter register counts up. */ +#define TMRA_CNT_UP_COND_EVT (TMRA_HCUPR_HCUP10) /*!< When the event specified by TMRA_HTSSR occurred, the counter register counts up. */ +/* More conditions for HC32F460, HC32F4A0, HC32M423, HC32F451, HC32F452 */ +#define TMRA_CNT_UP_COND_SYM_OVF (TMRA_HCUPR_HCUP11) /*!< When the symmetric unit overflow, the counter register counts up. */ +#define TMRA_CNT_UP_COND_SYM_UDF (TMRA_HCUPR_HCUP12) /*!< When the symmetric unit underflow, the counter register counts up. */ +#define TMRA_CNT_UP_COND_ALL (0x1FFFU) +/** + * @} + */ + +/** + * @defgroup TMRA_Hard_Count_Down_Condition TMRA Hardware Count Down Condition + * @note Symmetric units: unit 1 and 2; unit 3 and 4; ...; unit 11 and 12. + * @{ + */ +#define TMRA_CNT_DOWN_COND_INVD (0U) /*!< TMRA hardware count down condition is INVALID. */ +#define TMRA_CNT_DOWN_COND_CLKA_LOW_CLKB_RISING (TMRA_HCDOR_HCDO0) /*!< When CLKA is low, a rising edge is sampled on CLKB, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKA_LOW_CLKB_FALLING (TMRA_HCDOR_HCDO1) /*!< When CLKA is low, a falling edge is sampled on CLKB, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKA_HIGH_CLKB_RISING (TMRA_HCDOR_HCDO2) /*!< When CLKA is high, a rising edge is sampled on CLKB, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKA_HIGH_CLKB_FALLING (TMRA_HCDOR_HCDO3) /*!< When CLKA is high, a falling edge is sampled on CLKB, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKB_LOW_CLKA_RISING (TMRA_HCDOR_HCDO4) /*!< When CLKB is low, a rising edge is sampled on CLKA, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKB_LOW_CLKA_FALLING (TMRA_HCDOR_HCDO5) /*!< When CLKB is low, a falling edge is sampled on CLKA, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKB_HIGH_CLKA_RISING (TMRA_HCDOR_HCDO6) /*!< When CLKB is high, a rising edge is sampled on CLKA, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_CLKB_HIGH_CLKA_FALLING (TMRA_HCDOR_HCDO7) /*!< When CLKB is high, a falling edge is sampled on CLKA, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_TRIG_RISING (TMRA_HCDOR_HCDO8) /*!< When a rising edge occurred on TRIG, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_TRIG_FALLING (TMRA_HCDOR_HCDO9) /*!< When a falling edge occurred on TRIG, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_EVT (TMRA_HCDOR_HCDO10) /*!< When the event specified by TMRA_HTSSR occurred, the counter register counts down. */ +/* More conditions for HC32F460, HC32F4A0, HC32M423, HC32F451, HC32F452 */ +#define TMRA_CNT_DOWN_COND_SYM_OVF (TMRA_HCDOR_HCDO11) /*!< When the symmetric unit overflow, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_SYM_UDF (TMRA_HCDOR_HCDO12) /*!< When the symmetric unit underflow, the counter register counts down. */ +#define TMRA_CNT_DOWN_COND_ALL (0x1FFFU) +/** + * @} + */ + +/** + * @defgroup TMRA_Interrupt_Type TMRA Interrupt Type + * @note TMRA_1 and TMRA_2 of HC32M423 do NOT contain interrupt TMRA_INT_CMP_CH2. + * @{ + */ +#define TMRA_INT_OVF (1UL << 12U) /*!< The interrupt of counting overflow. */ +#define TMRA_INT_UDF (1UL << 13U) /*!< The interrupt of counting underflow. */ +#define TMRA_INT_CMP_CH1 (1UL << 16U) /*!< The interrupt of compare-match of channel 1. */ +#define TMRA_INT_CMP_CH2 (1UL << 17U) /*!< The interrupt of compare-match of channel 2. */ +#define TMRA_INT_CMP_CH3 (1UL << 18U) /*!< The interrupt of compare-match of channel 3. */ +#define TMRA_INT_CMP_CH4 (1UL << 19U) /*!< The interrupt of compare-match of channel 4. */ +#define TMRA_INT_ALL (0xF3000UL) +/** + * @} + */ + +/** + * @defgroup TMRA_Event_Type TMRA Event Type + * @note TMRA_1 and TMRA_2 of HC32M423 do NOT contain event TMRA_EVT_CMP_CH2. + * @{ + */ +#define TMRA_EVT_CMP_CH1 (TMRA_ECONR_ETEN1) /*!< The event of compare-match of channel 1. */ +#define TMRA_EVT_CMP_CH2 (TMRA_ECONR_ETEN2) /*!< The event of compare-match of channel 2. */ +#define TMRA_EVT_CMP_CH3 (TMRA_ECONR_ETEN3) /*!< The event of compare-match of channel 3. */ +#define TMRA_EVT_CMP_CH4 (TMRA_ECONR_ETEN4) /*!< The event of compare-match of channel 4. */ +#define TMRA_EVT_ALL (TMRA_EVT_CMP_CH1 | TMRA_EVT_CMP_CH2 | \ + TMRA_EVT_CMP_CH3 | TMRA_EVT_CMP_CH4) +/** + * @} + */ + +/** + * @defgroup TMRA_Status_Flag TMRA Status Flag + * @note TMRA_1 and TMRA_2 of HC32M423 do NOT contain flag TMRA_FLAG_CMP_CH2. + * @{ + */ +#define TMRA_FLAG_OVF (1UL << 14U) /*!< The flag of counting overflow. */ +#define TMRA_FLAG_UDF (1UL << 15U) /*!< The flag of counting underflow. */ +#define TMRA_FLAG_CMP_CH1 (1UL << 16U) /*!< The flag of compare-match of channel 1. */ +#define TMRA_FLAG_CMP_CH2 (1UL << 17U) /*!< The flag of compare-match of channel 2. */ +#define TMRA_FLAG_CMP_CH3 (1UL << 18U) /*!< The flag of compare-match of channel 3. */ +#define TMRA_FLAG_CMP_CH4 (1UL << 19U) /*!< The flag of compare-match of channel 4. */ +#define TMRA_FLAG_ALL (0xFC000UL) + +/** + * @} + */ + +/** + * @defgroup TMRA_Capture_Cond TMRA Capture Condition + * @note 'TMRA_CAPT_COND_TRIG_RISING' and 'TMRA_CAPT_COND_TRIG_FALLING' are only valid for channel 4. + * @{ + */ +#define TMRA_CAPT_COND_INVD (0x0U) /*!< The condition of capture is INVALID. */ +#define TMRA_CAPT_COND_PWM_RISING (TMRA_CCONR_HICP0) /*!< The condition of capture is a rising edge is sampled on pin TIMA__PWMn. */ +#define TMRA_CAPT_COND_PWM_FALLING (TMRA_CCONR_HICP1) /*!< The condition of capture is a falling edge is sampled on pin TIMA__PWMn. */ +#define TMRA_CAPT_COND_EVT (TMRA_CCONR_HICP2) /*!< The condition of capture is the specified event occurred. */ +#define TMRA_CAPT_COND_TRIG_RISING (TMRA_CCONR_HICP3) /*!< The condition of capture is a rising edge is sampled on pin TIMA__TRIG. + This condition is only valid for channel 4. */ +#define TMRA_CAPT_COND_TRIG_FALLING (TMRA_CCONR_HICP4) /*!< The condition of capture is a falling edge is sampled on pin TIMA__TRIG. + This condition is only valid for channel 4. */ +#define TMRA_CAPT_COND_ALL (TMRA_CAPT_COND_PWM_RISING | TMRA_CAPT_COND_PWM_FALLING | \ + TMRA_CAPT_COND_EVT | TMRA_CAPT_COND_TRIG_RISING | \ + TMRA_CAPT_COND_TRIG_FALLING) + +/** + * @} + */ + +/** + * @defgroup TMRA_Cmp_Value_Buf_Trans_Cond TMRA Compare Value Buffer Transmission Condition + * @{ + */ +#define TMRA_BUF_TRANS_COND_OVF_UDF_CLR (0x0U) /*!< This configuration value applies to non-triangular wave counting mode. + When counting overflow or underflow or counting register was cleared, + transfer CMPARm(m=2,4,6,8,...) to CMPARn(n=1,3,5,7,...). */ +#define TMRA_BUF_TRANS_COND_PEAK (TMRA_BCONR_BSE0) /*!< In triangle wave count mode, when count reached peak, + transfer CMPARm(m=2,4,6,8,...) to CMPARn(n=1,3,5,7,...). */ +#define TMRA_BUF_TRANS_COND_VALLEY (TMRA_BCONR_BSE1) /*!< In triangle wave count mode, when count reached valley, + transfer CMPARm(m=2,4,6,8,...) to CMPARn(n=1,3,5,7,.... */ +#define TMRA_BUF_TRANS_COND_PEAK_VALLEY (TMRA_BCONR_BSE1 | \ + TMRA_BCONR_BSE0) /*!< In triangle wave count mode, when count reached peak or valley, + transfer CMPARm(m=2,4,6,8,...) to CMPARn(n=1,3,5,7,...). */ +/** + * @} + */ + +/** + * @defgroup TMRA_Filter_Clock_Divider TMRA Filter Clock Divider + * @{ + */ +#define TMRA_FILTER_CLK_DIV1 (0x0U) /*!< The filter clock is the clock of timerA / 1 */ +#define TMRA_FILTER_CLK_DIV4 (0x1U) /*!< The filter clock is the clock of timerA / 4 */ +#define TMRA_FILTER_CLK_DIV16 (0x2U) /*!< The filter clock is the clock of timerA / 16 */ +#define TMRA_FILTER_CLK_DIV64 (0x3U) /*!< The filter clock is the clock of timerA / 64 */ +/** + * @} + */ + +/** + * @defgroup TMRA_Counter_State TMRA Counter State + * @{ + */ +#define TMRA_CNT_STAT_START (0U) /*!< Counter start counting. */ +#define TMRA_CNT_STAT_STOP (1U) /*!< Counter stop counting. */ +#define TMRA_CNT_STAT_MATCH_CMP (2U) /*!< Counter value matchs the compare value. */ +#define TMRA_CNT_STAT_MATCH_PERIOD (3U) /*!< Counter value matchs the period value. */ +/** + * @} + */ + +/** + * @defgroup TMRA_PWM_Polarity TMRA PWM Polarity + * @{ + */ +#define TMRA_PWM_LOW (0x0U) /*!< PWM output low. */ +#define TMRA_PWM_HIGH (0x1U) /*!< PWM output high. */ +#define TMRA_PWM_HOLD (0x2U) /*!< PWM output holds the current polarity. */ +#define TMRA_PWM_INVT (0x3U) /*!< PWM output reverses the current polarity. */ +/** + * @} + */ + +/** + * @defgroup TMRA_PWM_Force_Polarity TMRA PWM Force Polarity + * @{ + */ +#define TMRA_PWM_FORCE_INVD (0x0U) /*!< Force polarity is invalid. */ +#define TMRA_PWM_FORCE_LOW (TMRA_PCONR_FORC_1) /*!< Force the PWM output low at the beginning of the next cycle. + The beginning of the next cycle: overflow position or underflow position + of sawtooth wave; valley position of triangle wave. */ +#define TMRA_PWM_FORCE_HIGH (TMRA_PCONR_FORC) /*!< Force the PWM output high at the beginning of the next cycle. + The beginning of the next cycle: overflow position or underflow position + of sawtooth wave; valley position of triangle wave. */ +/** + * @} + */ + +/** + * @defgroup TMRA_Hardware_Start_Condition TMRA Hardware Start Condition + * @{ + */ +#define TMRA_START_COND_INVD (0x0U) /*!< The condition of start is INVALID. */ +#define TMRA_START_COND_TRIG_RISING (TMRA_HCONR_HSTA0) /*!< 1. Sync start is invalid: The condition is that a rising edge is sampled on TRIG of the current TMRA unit. + 2. Sync start is valid: The condition is that a rising edge is sampled on TRIG of the symmetric TMRA unit. */ +#define TMRA_START_COND_TRIG_FALLING (TMRA_HCONR_HSTA1) /*!< 1. Sync start is invalid: The condition is that a falling edge is sampled on TRIG of the current TMRA unit. + 2. Sync start is valid: The condition is that a falling edge is sampled on TRIG of the symmetric TMRA unit. */ +#define TMRA_START_COND_EVT (TMRA_HCONR_HSTA2) /*!< The condition is that the event which is set in register TMRA_HTSSR0 has occurred. */ +#define TMRA_START_COND_ALL (TMRA_START_COND_TRIG_RISING | TMRA_START_COND_TRIG_FALLING | \ + TMRA_START_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMRA_Hardware_Stop_Condition TMRA Hardware Stop Condition + * @{ + */ +#define TMRA_STOP_COND_INVD (0x0U) /*!< The condition of stop is INVALID. */ +#define TMRA_STOP_COND_TRIG_RISING (TMRA_HCONR_HSTP0) /*!< The condition is that a rising edge is sampled on pin TRIG of the current TMRA unit. */ +#define TMRA_STOP_COND_TRIG_FALLING (TMRA_HCONR_HSTP1) /*!< The condition is that a falling edge is sampled on pin TRIG of the current TMRA unit. */ +#define TMRA_STOP_COND_EVT (TMRA_HCONR_HSTP2) /*!< The condition is that the event which is set in register TMRA_HTSSR0 has occurred. */ +#define TMRA_STOP_COND_ALL (TMRA_STOP_COND_TRIG_RISING | TMRA_STOP_COND_TRIG_FALLING | \ + TMRA_STOP_COND_EVT) +/** + * @} + */ + +/** + * @defgroup TMRA_Hardware_Clear_Condition TMRA Hardware Clear Condition + * @note Symmetric units: unit 1 and 2; unit 3 and 4; ... ; unit 11 and 12. + * @{ + */ +#define TMRA_CLR_COND_INVD (0x0U) /*!< The condition of clear is INVALID. */ +#define TMRA_CLR_COND_TRIG_RISING (TMRA_HCONR_HCLE0) /*!< The condition is that a rising edge is sampled on TRIG of the current TMRA unit. */ +#define TMRA_CLR_COND_TRIG_FALLING (TMRA_HCONR_HCLE1) /*!< The condition is that a falling edge is sampled on TRIG of the current TMRA unit. */ +#define TMRA_CLR_COND_EVT (TMRA_HCONR_HCLE2) /*!< The condition is that the event which is set in register TMRA_HTSSR0 has occurred. */ +#define TMRA_CLR_COND_SYM_TRIG_RISING (TMRA_HCONR_HCLE3) /*!< The condition is that a rising edge is sampled on TRIG of the symmetric unit. */ +#define TMRA_CLR_COND_SYM_TRIG_FALLING (TMRA_HCONR_HCLE4) /*!< The condition is that a falling edge is sampled on TRIG of the symmetric unit. */ +#define TMRA_CLR_COND_PWM3_RISING (TMRA_HCONR_HCLE5) /*!< The condition is that a rising edge is sampled on PWM3 of the current TMRA unit. */ +#define TMRA_CLR_COND_PWM3_FALLING (TMRA_HCONR_HCLE6) /*!< The condition is that a falling edge is sampled on PWM3 of the current TMRA unit. */ +#define TMRA_CLR_COND_ALL (TMRA_CLR_COND_TRIG_RISING | TMRA_CLR_COND_TRIG_FALLING | \ + TMRA_CLR_COND_EVT| TMRA_CLR_COND_SYM_TRIG_RISING | \ + TMRA_CLR_COND_SYM_TRIG_FALLING | TMRA_CLR_COND_PWM3_RISING| \ + TMRA_CLR_COND_PWM3_FALLING) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TMRA_Global_Functions + * @{ + */ +/* Base count(use software clock PCLK/HCLK) */ +int32_t TMRA_Init(CM_TMRA_TypeDef *TMRAx, const stc_tmra_init_t *pstcTmraInit); +int32_t TMRA_StructInit(stc_tmra_init_t *pstcTmraInit); +void TMRA_SetCountMode(CM_TMRA_TypeDef *TMRAx, uint16_t u16Mode); +void TMRA_SetCountDir(CM_TMRA_TypeDef *TMRAx, uint16_t u16Dir); +void TMRA_SetClockDiv(CM_TMRA_TypeDef *TMRAx, uint16_t u16Div); + +/* Hardware count */ +void TMRA_HWCountUpCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState); +void TMRA_HWCountDownCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState); +/* Set function mode */ +void TMRA_SetFunc(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Func); + +/* Ouput compare */ +int32_t TMRA_PWM_Init(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, const stc_tmra_pwm_init_t *pstcPwmInit); +int32_t TMRA_PWM_StructInit(stc_tmra_pwm_init_t *pstcPwmInit); +void TMRA_PWM_OutputCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, en_functional_state_t enNewState); +void TMRA_PWM_SetPolarity(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint8_t u8CountState, uint16_t u16Polarity); +void TMRA_PWM_SetForcePolarity(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Polarity); + +/* Input capture */ +void TMRA_HWCaptureCondCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Cond, en_functional_state_t enNewState); + +/* Trigger: hardware trigger to start/stop/clear the counter */ +void TMRA_HWStartCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState); +void TMRA_HWStopCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState); +void TMRA_HWClearCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState); + +/* Filter */ +void TMRA_SetFilterClockDiv(CM_TMRA_TypeDef *TMRAx, uint32_t u32Pin, uint16_t u16Div); +void TMRA_FilterCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Pin, en_functional_state_t enNewState); + +/* Global */ +void TMRA_DeInit(CM_TMRA_TypeDef *TMRAx); +/* Counting direction, period value, counter value, compare value */ +uint16_t TMRA_GetCountDir(const CM_TMRA_TypeDef *TMRAx); + +void TMRA_SetPeriodValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Value); +uint32_t TMRA_GetPeriodValue(const CM_TMRA_TypeDef *TMRAx); +void TMRA_SetCountValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Value); +uint32_t TMRA_GetCountValue(const CM_TMRA_TypeDef *TMRAx); +void TMRA_SetCompareValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint32_t u32Value); +uint32_t TMRA_GetCompareValue(const CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch); + +/* Sync start. */ +void TMRA_SyncStartCmd(CM_TMRA_TypeDef *TMRAx, en_functional_state_t enNewState); + +/* Reload and continue counting when overflow/underflow? */ +void TMRA_CountReloadCmd(CM_TMRA_TypeDef *TMRAx, en_functional_state_t enNewState); + +void TMRA_SetCompareBufCond(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Cond); +void TMRA_CompareBufCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, en_functional_state_t enNewState); + +en_flag_status_t TMRA_GetStatus(const CM_TMRA_TypeDef *TMRAx, uint32_t u32Flag); +void TMRA_ClearStatus(CM_TMRA_TypeDef *TMRAx, uint32_t u32Flag); + +void TMRA_IntCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32IntType, en_functional_state_t enNewState); +void TMRA_EventCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32EventType, en_functional_state_t enNewState); + +void TMRA_Start(CM_TMRA_TypeDef *TMRAx); +void TMRA_Stop(CM_TMRA_TypeDef *TMRAx); + +/** + * @} + */ + +#endif /* LL_TMRA_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TMRA_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_trng.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_trng.h new file mode 100644 index 00000000..9bff88f2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_trng.h @@ -0,0 +1,130 @@ +/** + ******************************************************************************* + * @file hc32_ll_trng.h + * @brief This file contains all the functions prototypes of the TRNG driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_TRNG_H__ +#define __HC32_LL_TRNG_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_TRNG + * @{ + */ + +#if (LL_TRNG_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @defgroup TRNG_Global_Macros TRNG Global Macros + * @{ + */ + +/** + * @defgroup TRNG_Reload_Init_Value TRNG Reload Initial Value + * @{ + */ +#define TRNG_RELOAD_INIT_VAL_ENABLE (TRNG_MR_LOAD) /* Enable reload new initial value. */ +#define TRNG_RELOAD_INIT_VAL_DISABLE (0x0U) /* Disable reload new initial value. */ +/** + * @} + */ + +/** + * @defgroup TRNG_Shift_Ctrl TRNG Shift Control + * @{ + */ +#define TRNG_SHIFT_CNT32 (0x3UL << TRNG_MR_CNT_POS) /* Shift 32 times when capturing random noise. */ +#define TRNG_SHIFT_CNT64 (0x4UL << TRNG_MR_CNT_POS) /* Shift 64 times when capturing random noise. */ +#define TRNG_SHIFT_CNT128 (0x5UL << TRNG_MR_CNT_POS) /* Shift 128 times when capturing random noise. */ +#define TRNG_SHIFT_CNT256 (0x6UL << TRNG_MR_CNT_POS) /* Shift 256 times when capturing random noise. */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup TRNG_Global_Functions + * @{ + */ +void TRNG_Init(uint32_t u32ShiftCount, uint32_t u32ReloadInitValueEn); + +/* For polling mode. */ +int32_t TRNG_GenerateRandom(uint32_t *pu32Random, uint8_t u8RandomLen); + +/* For interrupt mode. */ +void TRNG_Start(void); +int32_t TRNG_GetRandom(uint32_t *pu32Random, uint8_t u8RandomLen); + +/** + * @} + */ + +#endif /* LL_TRNG_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_TRNG_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usart.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usart.h new file mode 100644 index 00000000..c47cf631 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usart.h @@ -0,0 +1,540 @@ +/** + ******************************************************************************* + * @file hc32_ll_usart.h + * @brief This file contains all the functions prototypes of the USART(Universal + * Synchronous/Asynchronous Receiver Transmitter) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_USART_H__ +#define __HC32_LL_USART_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_USART + * @{ + */ + +#if (LL_USART_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup USART_Global_Types USART Global Types + * @{ + */ + +/** + * @brief clock synchronization mode initialization structure definition + * @note The parameter(u32ClockDiv/u32CKOutput/u32Baudrate) is valid when clock source is the internal clock. + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Clock Source. + This parameter can be a value of @ref USART_Clock_Source */ + uint32_t u32ClockDiv; /*!< Clock division. + This parameter can be a value of @ref USART_Clock_Division. */ + uint32_t u32Baudrate; /*!< USART baudrate. + This parameter is valid when clock source is the internal clock. */ + uint32_t u32FirstBit; /*!< Significant bit. + This parameter can be a value of @ref USART_First_Bit */ + uint32_t u32HWFlowControl; /*!< Hardware flow control. + This parameter can be a value of @ref USART_Hardware_Flow_Control */ +} stc_usart_clocksync_init_t; + +/** + * @brief UART multiple-processor initialization structure definition + * @note The parameter(u32ClockDiv/u32CKOutput/u32Baudrate) is valid when clock source is the internal clock. + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Clock Source. + This parameter can be a value of @ref USART_Clock_Source */ + uint32_t u32ClockDiv; /*!< Clock division. + This parameter can be a value of @ref USART_Clock_Division. */ + uint32_t u32CKOutput; /*!< USART_CK output selection. + This parameter can be a value of @ref USART_CK_Output_Selection. */ + uint32_t u32Baudrate; /*!< USART baudrate. + This parameter is valid when clock source is the internal clock. */ + uint32_t u32DataWidth; /*!< Data width. + This parameter can be a value of @ref USART_Data_Width_Bit */ + uint32_t u32StopBit; /*!< Stop Bits. + This parameter can be a value of @ref USART_Stop_Bit */ + uint32_t u32OverSampleBit; /*!< Oversampling Bits. + This parameter can be a value of @ref USART_Over_Sample_Bit */ + uint32_t u32FirstBit; /*!< Significant bit. + This parameter can be a value of @ref USART_First_Bit */ + uint32_t u32StartBitPolarity; /*!< Start Bit Detect Polarity. + This parameter can be a value of @ref USART_Start_Bit_Polarity */ + uint32_t u32HWFlowControl; /*!< Hardware flow control. + This parameter can be a value of @ref USART_Hardware_Flow_Control */ +} stc_usart_multiprocessor_init_t; + +/** + * @brief UART mode initialization structure definition + * @note The parameter(u32ClockDiv/u32CKOutput/u32Baudrate) is valid when clock source is the internal clock. + */ +typedef struct { + uint32_t u32ClockSrc; /*!< Clock Source. + This parameter can be a value of @ref USART_Clock_Source */ + uint32_t u32ClockDiv; /*!< Clock division. + This parameter can be a value of @ref USART_Clock_Division. */ + uint32_t u32CKOutput; /*!< USART_CK output selection. + This parameter can be a value of @ref USART_CK_Output_Selection. */ + uint32_t u32Baudrate; /*!< USART baudrate. + This parameter is valid when clock source is the internal clock. */ + uint32_t u32DataWidth; /*!< Data width. + This parameter can be a value of @ref USART_Data_Width_Bit */ + uint32_t u32StopBit; /*!< Stop Bits. + This parameter can be a value of @ref USART_Stop_Bit */ + uint32_t u32Parity; /*!< Parity format. + This parameter can be a value of @ref USART_Parity_Control */ + uint32_t u32OverSampleBit; /*!< Oversampling Bits. + This parameter can be a value of @ref USART_Over_Sample_Bit */ + uint32_t u32FirstBit; /*!< Significant bit. + This parameter can be a value of @ref USART_First_Bit */ + uint32_t u32StartBitPolarity; /*!< Start Bit Detect Polarity. + This parameter can be a value of @ref USART_Start_Bit_Polarity */ + uint32_t u32HWFlowControl; /*!< Hardware flow control. + This parameter can be a value of @ref USART_Hardware_Flow_Control */ +} stc_usart_uart_init_t; + +/** + * @brief LIN mode initialization structure definition + * @note The parameter(u32ClockDiv/u32CKOutput/u32Baudrate) is valid when clock source is the internal clock. + */ + +typedef struct { + uint32_t u32ClockSrc; /*!< Clock Source. + This parameter can be a value of @ref USART_Clock_Source */ + uint32_t u32ClockDiv; /*!< Clock division. + This parameter can be a value of @ref USART_Clock_Division. */ + uint32_t u32CKOutput; /*!< USART_CK output selection. + This parameter can be a value of @ref USART_CK_Output_Selection. */ + uint32_t u32Baudrate; /*!< USART baudrate. + This parameter is valid when clock source is the internal clock. */ + uint32_t u32OverSampleBit; /*!< Oversampling Bits. + This parameter can be a value of @ref USART_Over_Sample_Bit */ + uint32_t u32BmcClockDiv; /*!< BMC clock division. + This parameter can be a value of @ref USART_LIN_BMC_Clock_Division. + @note The clock division is valid when clock source is the internal clock. */ + uint32_t u32DetectBreakLen; /*!< Detect break length. + This parameter can be a value of @ref USART_LIN_Detect_Break_Length */ + uint32_t u32SendBreakLen; /*!< Send break length. + This parameter can be a value of @ref USART_LIN_Send_Break_Length */ + uint32_t u32SendBreakMode; /*!< Send break mode. + This parameter can be a value of @ref USART_LIN_Send_Break_Mode */ +} stc_usart_lin_init_t; + +/** + * @brief Smartcard mode initialization structure definition + */ +typedef struct { + uint32_t u32ClockDiv; /*!< Clock division. This parameter can be a value of @ref USART_Clock_Division. + @note This parameter is valid when clock source is the internal clock. */ + uint32_t u32CKOutput; /*!< USART_CK output selection. This parameter can be a value of @ref USART_CK_Output_Selection. + @note This parameter is valid when clock source is the internal clock. */ + uint32_t u32Baudrate; /*!< USART baudrate. + This parameter is calculated according with smartcard default ETU and clock. */ + uint32_t u32StopBit; /*!< Stop Bits. + This parameter can be a value of @ref USART_Stop_Bit */ + uint32_t u32FirstBit; /*!< Significant bit. + This parameter can be a value of @ref USART_First_Bit */ +} stc_usart_smartcard_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup USART_Global_Macros USART Global Macros + * @{ + */ + +/** + * @defgroup USART_Flag USART Flag + * @{ + */ +#define USART_FLAG_RX_FULL (USART_SR_RXNE) /*!< Receive data register not empty flag */ +#define USART_FLAG_OVERRUN (USART_SR_ORE) /*!< Overrun error flag */ +#define USART_FLAG_TX_CPLT (USART_SR_TC) /*!< Transmission complete flag */ +#define USART_FLAG_TX_EMPTY (USART_SR_TXE) /*!< Transmit data register empty flag */ +#define USART_FLAG_FRAME_ERR (USART_SR_FE) /*!< Framing error flag */ +#define USART_FLAG_PARITY_ERR (USART_SR_PE) /*!< Parity error flag */ +#define USART_FLAG_MX_PROCESSOR (USART_SR_MPB) /*!< Receive processor ID flag */ +#define USART_FLAG_RX_TIMEOUT (USART_SR_RTOF) /*!< Receive timeout flag */ +#define USART_FLAG_LIN_ERR (USART_SR_BE) /*!< LIN bus error flag */ +#define USART_FLAG_LIN_WKUP (USART_SR_WKUP) /*!< LIN wakeup signal detection flag */ +#define USART_FLAG_LIN_BREAK (USART_SR_LBD) /*!< LIN break signal detection flag */ + +#define USART_FLAG_ALL (USART_FLAG_RX_FULL | USART_FLAG_FRAME_ERR | USART_FLAG_TX_EMPTY | \ + USART_FLAG_OVERRUN | USART_FLAG_PARITY_ERR | USART_FLAG_RX_TIMEOUT | \ + USART_FLAG_TX_CPLT | USART_FLAG_LIN_BREAK | USART_FLAG_LIN_WKUP | \ + USART_FLAG_LIN_ERR | USART_FLAG_MX_PROCESSOR) + +/** + * @} + */ + +/** + * @defgroup USART_Transmission_Type USART Transmission Type + * @{ + */ +#define USART_TRANS_DATA (0UL) +#define USART_TRANS_ID (USART_DR_MPID) +/** + * @} + */ + +/** + * @defgroup USART_Function USART Function + * @{ + */ +#define USART_TX (USART_CR1_TE) /*!< USART TX function */ +#define USART_RX (USART_CR1_RE) /*!< USART RX function */ +#define USART_INT_RX (USART_CR1_RIE) /*!< USART receive data register not empty && receive error interrupt */ +#define USART_INT_TX_CPLT (USART_CR1_TCIE) /*!< USART transmission complete interrupt */ +#define USART_INT_TX_EMPTY (USART_CR1_TXEIE) /*!< USART transmit data register empty interrupt */ + +#define USART_RX_TIMEOUT (USART_CR1_RTOE) /*!< USART RX timerout function */ +#define USART_INT_RX_TIMEOUT (USART_CR1_RTOIE) /*!< USART RX timerout interrupt */ + +#define USART_LIN (USART_CR2_LINEN << 16UL) /*!< USART LIN function */ +#define USART_LIN_WKUP (USART_CR2_WKUPE << 16UL) /*!< USART LIN wakeup signal detect function */ +#define USART_LIN_ERR (USART_CR2_BEE << 16UL) /*!< USART LIN bus error detect function */ +#define USART_LIN_BREAK (USART_CR2_LBDL << 16UL) /*!< USART LIN bus break field detect function */ +#define USART_LIN_INT_ERR (USART_CR2_BEIE << 16UL) /*!< USART LIN bus error detect interrupt function */ +#define USART_LIN_INT_BREAK (USART_CR2_LBDIE << 16UL) /*!< USART LIN bus break field detect interrupt function */ +#define USART_LIN_INT_WKUP (USART_CR2_WKUPIE << 16UL) /*!< USART LIN bus wakeup signal detect interrupt function */ + +#define USART_FUNC_ALL (USART_TX | USART_RX | USART_INT_RX | USART_INT_TX_CPLT | USART_RX_TIMEOUT | \ + USART_INT_RX_TIMEOUT | USART_INT_TX_EMPTY | USART_LIN | USART_LIN_WKUP | \ + USART_LIN_ERR | USART_LIN_BREAK | USART_LIN_INT_ERR | USART_LIN_INT_BREAK | \ + USART_LIN_INT_WKUP) + +/** + * @} + */ + +/** + * @defgroup USART_Parity_Control USART Parity Control + * @{ + */ +#define USART_PARITY_NONE (0UL) /*!< Parity control disabled */ +#define USART_PARITY_EVEN (USART_CR1_PCE) /*!< Parity control enabled and Even Parity is selected */ +#define USART_PARITY_ODD (USART_CR1_PCE | \ + USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected */ +/** + * @} + */ + +/** + * @defgroup USART_Data_Width_Bit USART Data Width Bit + * @{ + */ +#define USART_DATA_WIDTH_8BIT (0UL) /*!< 8 bits */ +#define USART_DATA_WIDTH_9BIT (USART_CR1_M) /*!< 9 bits */ +/** + * @} + */ + +/** + * @defgroup USART_Over_Sample_Bit USART Over Sample Bit + * @{ + */ +#define USART_OVER_SAMPLE_16BIT (0UL) /*!< Oversampling by 16 bits */ +#define USART_OVER_SAMPLE_8BIT (USART_CR1_OVER8) /*!< Oversampling by 8 bits */ +/** + * @} + */ + +/** + * @defgroup USART_First_Bit USART First Bit + * @{ + */ +#define USART_FIRST_BIT_LSB (0UL) /*!< LSB(Least Significant Bit) */ +#define USART_FIRST_BIT_MSB (USART_CR1_ML) /*!< MSB(Most Significant Bit) */ +/** + * @} + */ + +/** + * @defgroup USART_Start_Bit_Polarity USART Start Bit Polarity + * @{ + */ +#define USART_START_BIT_LOW (0UL) /*!< Detect RX pin low level */ +#define USART_START_BIT_FALLING (USART_CR1_SBS) /*!< Detect RX pin falling edge */ +/** + * @} + */ + +/** + * @defgroup USART_Clock_Source USART Clock Source + * @{ + */ +#define USART_CLK_SRC_INTERNCLK (0UL) /*!< Select internal clock source and don't output clock */ +#define USART_CLK_SRC_EXTCLK (USART_CR2_CLKC_1) /*!< Select external clock source. */ +/** + * @} + */ + +/** + * @defgroup USART_CK_Output_Selection USART_CK Output Selection + * @{ + */ +#define USART_CK_OUTPUT_DISABLE (0UL) /*!< Disable USART_CK output */ +#define USART_CK_OUTPUT_ENABLE (USART_CR2_CLKC_0) /*!< Enable USART_CK output. */ +/** + * @} + */ + +/** + * @defgroup USART_Stop_Bit USART Stop Bit + * @{ + */ +#define USART_STOPBIT_1BIT (0UL) /*!< 1 stop bit */ +#define USART_STOPBIT_2BIT (USART_CR2_STOP) /*!< 2 stop bit */ +/** + * @} + */ + +/** + * @defgroup USART_Hardware_Flow_Control USART Hardware Flow Control + * @{ + */ +#define USART_HW_FLOWCTRL_CTS (USART_CR3_CTSE) /*!< USART hardware flow control CTS mode */ +#define USART_HW_FLOWCTRL_RTS (USART_CR3_CTSE >> 1U) /*!< USART hardware flow control RTS mode */ +#define USART_HW_FLOWCTRL_NONE (0UL) /*!< Disable USART hardware flow controle */ +#define USART_HW_FLOWCTRL_RTS_CTS (USART_HW_FLOWCTRL_CTS | \ + USART_HW_FLOWCTRL_RTS) /*!< USART hardware flow control RTS and CTS mode */ +/** + * @} + */ + +/** + * @defgroup USART_Clock_Division USART Clock Division + * @{ + */ +#define USART_CLK_DIV1 (0UL) /*!< CLK */ +#define USART_CLK_DIV4 (1UL) /*!< CLK/4 */ +#define USART_CLK_DIV16 (2UL) /*!< CLK/16 */ +#define USART_CLK_DIV64 (3UL) /*!< CLK/64 */ +/** + * @} + */ + +/** + * @defgroup USART_Max_Timeout USART Max Timeout + * @{ + */ +#define USART_MAX_TIMEOUT (0xFFFFFFFFUL) +/** + * @} + */ + +/** + * @defgroup USART_Smartcard_ETU_Clock USART Smartcard ETU Clock + * @{ + */ +#define USART_SC_ETU_CLK32 (0UL << USART_CR3_BCN_POS) /*!< 1 etu = 32/f */ +#define USART_SC_ETU_CLK64 (1UL << USART_CR3_BCN_POS) /*!< 1 etu = 64/f */ +#define USART_SC_ETU_CLK128 (2UL << USART_CR3_BCN_POS) /*!< 1 etu = 128/f */ +#define USART_SC_ETU_CLK256 (3UL << USART_CR3_BCN_POS) /*!< 1 etu = 256/f */ +#define USART_SC_ETU_CLK372 (6UL << USART_CR3_BCN_POS) /*!< 1 etu = 372/f */ +/** + * @} + */ + +/** + * @defgroup USART_Stop_Mode_Noise_Filter_Width_Level USART Stop Mode Noise Filter Width Level + * @{ + */ +#define USART_STOP_MD_FILTER_LVL1 (0UL) /*!< Filter width level 1 */ +#define USART_STOP_MD_FILTER_LVL2 (PERIC_USART1_NFC_USASRT1_NFS_0) /*!< Filter width level 2 */ +#define USART_STOP_MD_FILTER_LVL3 (PERIC_USART1_NFC_USASRT1_NFS_1) /*!< Filter width level 3 */ +#define USART_STOP_MD_FILTER_LVL4 (PERIC_USART1_NFC_USASRT1_NFS) /*!< Filter width level 4 */ +/** + * @} + */ + +/** + * @defgroup USART_LIN_BMC_Clock_Division USART LIN Baudrate Measure Counter Clock Division + * @{ + */ +#define USART_LIN_BMC_CLK_DIV1 (0UL) /*!< CLK */ +#define USART_LIN_BMC_CLK_DIV2 (USART_PR_LBMPSC_0) /*!< CLK/2 */ +#define USART_LIN_BMC_CLK_DIV4 (USART_PR_LBMPSC_1) /*!< CLK/4 */ +#define USART_LIN_BMC_CLK_DIV8 (USART_PR_LBMPSC) /*!< CLK/8 */ +/** + * @} + */ + +/** + * @defgroup USART_LIN_Send_Break_Mode USART LIN Send Break Mode + * @{ + */ +#define USART_LIN_SEND_BREAK_MD_SBK (0UL) /*!< Start send break after USART_CR2 SBK bit set 1 value */ +#define USART_LIN_SEND_BREAK_MD_TDR (USART_CR2_SBKM) /*!< Start send break after USART_DR TDR write 0x00 value */ +/** + * @} + */ + +/** + * @defgroup USART_LIN_Detect_Break_Length USART LIN Detect Break Length + * @{ + */ +#define USART_LIN_DETECT_BREAK_10BIT (0UL) /*!< Detect break 10-bit */ +#define USART_LIN_DETECT_BREAK_11BIT (USART_CR2_LBDL) /*!< Detect break 11-bit */ +/** + * @} + */ + +/** + * @defgroup USART_LIN_Send_Break_Length USART LIN Send Break Length + * @{ + */ +#define USART_LIN_SEND_BREAK_10BIT (0UL) /*!< Send break 10-bit */ +#define USART_LIN_SEND_BREAK_11BIT (USART_CR2_SBKL_0) /*!< Send break 11-bit */ +#define USART_LIN_SEND_BREAK_13BIT (USART_CR2_SBKL_1) /*!< Send break 13-bit */ +#define USART_LIN_SEND_BREAK_14BIT (USART_CR2_SBKL) /*!< Send break 14-bit */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup USART_Global_Functions + * @{ + */ +int32_t USART_ClockSync_StructInit(stc_usart_clocksync_init_t *pstcClockSyncInit); +int32_t USART_ClockSync_Init(CM_USART_TypeDef *USARTx, + const stc_usart_clocksync_init_t *pstcClockSyncInit, float32_t *pf32Error); +int32_t USART_MultiProcessor_StructInit(stc_usart_multiprocessor_init_t *pstcMultiProcessorInit); +int32_t USART_MultiProcessor_Init(CM_USART_TypeDef *USARTx, + const stc_usart_multiprocessor_init_t *pstcMultiProcessorInit, float32_t *pf32Error); +int32_t USART_UART_StructInit(stc_usart_uart_init_t *pstcUartInit); +int32_t USART_UART_Init(CM_USART_TypeDef *USARTx, const stc_usart_uart_init_t *pstcUartInit, float32_t *pf32Error); + +int32_t USART_HalfDuplex_Init(CM_USART_TypeDef *USARTx, + const stc_usart_uart_init_t *pstcUartInit, float32_t *pf32Error); + +int32_t USART_LIN_StructInit(stc_usart_lin_init_t *pstcLinInit); +int32_t USART_LIN_Init(CM_USART_TypeDef *USARTx, const stc_usart_lin_init_t *pstcLinInit, float32_t *pf32Error); + +int32_t USART_SmartCard_StructInit(stc_usart_smartcard_init_t *pstcSmartCardInit); +int32_t USART_SmartCard_Init(CM_USART_TypeDef *USARTx, + const stc_usart_smartcard_init_t *pstcSmartCardInit, float32_t *pf32Error); + +void USART_DeInit(CM_USART_TypeDef *USARTx); +void USART_FuncCmd(CM_USART_TypeDef *USARTx, uint32_t u32Func, en_functional_state_t enNewState); +en_flag_status_t USART_GetStatus(const CM_USART_TypeDef *USARTx, uint32_t u32Flag); +void USART_ClearStatus(CM_USART_TypeDef *USARTx, uint32_t u32Flag); +void USART_SetParity(CM_USART_TypeDef *USARTx, uint32_t u32Parity); +void USART_SetFirstBit(CM_USART_TypeDef *USARTx, uint32_t u32FirstBit); +void USART_SetStopBit(CM_USART_TypeDef *USARTx, uint32_t u32StopBit); +void USART_SetDataWidth(CM_USART_TypeDef *USARTx, uint32_t u32DataWidth); +void USART_SetOverSampleBit(CM_USART_TypeDef *USARTx, uint32_t u32OverSampleBit); +void USART_SetStartBitPolarity(CM_USART_TypeDef *USARTx, uint32_t u32Polarity); +void USART_SetTransType(CM_USART_TypeDef *USARTx, uint32_t u32Type); +void USART_SetClockDiv(CM_USART_TypeDef *USARTx, uint32_t u32ClockDiv); +uint32_t USART_GetClockDiv(const CM_USART_TypeDef *USARTx); +void USART_SetClockSrc(CM_USART_TypeDef *USARTx, uint32_t u32ClockSrc); +uint32_t USART_GetClockSrc(const CM_USART_TypeDef *USARTx); +void USART_FilterCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState); +void USART_SilenceCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState); +void USART_SetHWFlowControl(CM_USART_TypeDef *USARTx, uint32_t u32HWFlowControl); +uint16_t USART_ReadData(const CM_USART_TypeDef *USARTx); +void USART_WriteData(CM_USART_TypeDef *USARTx, uint16_t u16Data); +void USART_WriteID(CM_USART_TypeDef *USARTx, uint16_t u16ID); + +int32_t USART_SetBaudrate(CM_USART_TypeDef *USARTx, uint32_t u32Baudrate, float32_t *pf32Error); + +/* Smartcard function */ +void USART_SmartCard_SetEtuClock(CM_USART_TypeDef *USARTx, uint32_t u32EtuClock); + +void USART_StopModeNoiseFilterCmd(const CM_USART_TypeDef *USARTx, en_functional_state_t enNewState); +void USART_SetStopModeNoiseFilter(const CM_USART_TypeDef *USARTx, uint32_t u32Level); + +void USART_LIN_LoopbackCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState); +void USART_LIN_SetBmcClockDiv(CM_USART_TypeDef *USARTx, uint32_t u32ClockDiv); +void USART_LIN_RequestBreakSending(CM_USART_TypeDef *USARTx); +en_flag_status_t USART_LIN_GetRequestBreakStatus(const CM_USART_TypeDef *USARTx); +void USART_LIN_SetBreakMode(CM_USART_TypeDef *USARTx, uint32_t u32Mode); +uint32_t USART_LIN_GetBreakMode(const CM_USART_TypeDef *USARTx); +uint32_t USART_LIN_GetMeasureCount(const CM_USART_TypeDef *USARTx); +uint32_t USART_LIN_GetMeasureBaudrate(const CM_USART_TypeDef *USARTx); +void USART_LIN_SetDetectBreakLen(CM_USART_TypeDef *USARTx, uint32_t u32Len); +void USART_LIN_SetSendBreakLen(CM_USART_TypeDef *USARTx, uint32_t u32Len); + +int32_t USART_UART_Trans(CM_USART_TypeDef *USARTx, const void *pvBuf, uint32_t u32Len, uint32_t u32Timeout); +int32_t USART_UART_Receive(const CM_USART_TypeDef *USARTx, void *pvBuf, uint32_t u32Len, uint32_t u32Timeout); +int32_t USART_ClockSync_Trans(CM_USART_TypeDef *USARTx, const uint8_t au8Buf[], uint32_t u32Len, uint32_t u32Timeout); +int32_t USART_ClockSync_Receive(CM_USART_TypeDef *USARTx, uint8_t au8Buf[], uint32_t u32Len, uint32_t u32Timeout); +int32_t USART_ClockSync_TransReceive(CM_USART_TypeDef *USARTx, const uint8_t au8TxBuf[], uint8_t au8RxBuf[], + uint32_t u32Len, uint32_t u32Timeout); + +/** + * @} + */ + +#endif /* LL_USART_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_USART_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usb.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usb.h new file mode 100644 index 00000000..1cc920b0 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_usb.h @@ -0,0 +1,671 @@ +/** + ******************************************************************************* + * @file hc32_ll_usb.h + * @brief A detailed description is available at hardware registers + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_USB_H__ +#define __HC32_LL_USB_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +#include "usb_app_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_USB + * @{ + */ + +#if (LL_USB_ENABLE == DDL_ON) + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define USB_MAX_TX_FIFOS (16U) +#define USB_MAX_CH_NUM (USB_MAX_TX_FIFOS) +#define USB_MAX_EP_NUM (16U) + +#define USB_MAX_EP0_SIZE (64U) +/* working mode of the USB core */ +#define DEVICE_MODE (0U) +#define HOST_MODE (1U) + +/* Macro definations for device mode*/ +#define DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ (0U << USBFS_DSTS_ENUMSPD_POS) +#define DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ (1U << USBFS_DSTS_ENUMSPD_POS) +#define DSTS_ENUMSPD_LS_PHY_6MHZ (2U << USBFS_DSTS_ENUMSPD_POS) +#define DSTS_ENUMSPD_FS_PHY_48MHZ (3U << USBFS_DSTS_ENUMSPD_POS) + +/* EP type */ +#define EP_TYPE_CTRL (0U) +#define EP_TYPE_ISOC (1U) +#define EP_TYPE_BULK (2U) +#define EP_TYPE_INTR (3U) +#define EP_TYPE_MSK (3U) + +/* USB port speed */ +#define PRTSPD_FULL_SPEED (1U) +#define PRTSPD_LOW_SPEED (2U) + +/* PHY clock */ +#define HCFG_30_60_MHZ (0U) +#define HCFG_48_MHZ (1U) +#define HCFG_6_MHZ (2U) + +#define USB_EP_TX_DIS (0x0000U) +#define USB_EP_TX_STALL (0x0010U) +#define USB_EP_TX_NAK (0x0020U) +#define USB_EP_TX_VALID (0x0030U) + +#define USB_EP_RX_DIS (0x0000U) +#define USB_EP_RX_STALL (0x1000U) +#define USB_EP_RX_NAK (0x2000U) +#define USB_EP_RX_VALID (0x3000U) + +#define USB_OK (0U) +#define USB_ERROR (1U) + +#define USB_FRAME_INTERVAL_80 (0UL << USBFS_DCFG_PFIVL_POS) +#define USB_FRAME_INTERVAL_85 (1UL << USBFS_DCFG_PFIVL_POS) +#define USB_FRAME_INTERVAL_90 (2UL << USBFS_DCFG_PFIVL_POS) +#define USB_FRAME_INTERVAL_95 (3UL << USBFS_DCFG_PFIVL_POS) + +#define SWAPBYTE(addr) (((uint16_t)(*((uint8_t *)(addr)))) + \ + (uint16_t)(((uint16_t)(*(((uint8_t *)(addr)) + 1U))) << 8U)) +#define LOBYTE(x) ((uint8_t)((uint16_t)(x) & 0x00FFU)) +#define HIBYTE(x) ((uint8_t)(((uint16_t)(x) & 0xFF00U) >>8U)) + +#ifdef USB_INTERNAL_DMA_ENABLED +#define __USB_ALIGN_END +#if defined (__GNUC__) /* GNU Compiler */ +#define __USB_ALIGN_BEGIN __attribute__ ((aligned (4))) +#elif defined (__CC_ARM) /* ARM Compiler */ +#define __USB_ALIGN_BEGIN __align(4) +#elif defined (__ICCARM__) /* IAR Compiler */ +#define __USB_ALIGN_BEGIN +#elif defined (__TASKING__) /* TASKING Compiler */ +#define __USB_ALIGN_BEGIN __align(4) +#endif +#else +#define __USB_ALIGN_BEGIN +#define __USB_ALIGN_END +#endif + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +typedef struct { + __IO uint32_t GVBUSCFG; /* VBUS Configuration Register 000h */ + uint32_t Reserved04; /* Reserved 004h */ + __IO uint32_t GAHBCFG; /* AHB Configuration Register 008h */ + __IO uint32_t GUSBCFG; /* USB Configuration Register 00Ch */ + __IO uint32_t GRSTCTL; /* Reset Register 010h */ + __IO uint32_t GINTSTS; /* Interrupt Register 014h */ + __IO uint32_t GINTMSK; /* Interrupt Mask Register 018h */ + __IO uint32_t GRXSTSR; /* Receive Sts Q Read Register 01Ch */ + __IO uint32_t GRXSTSP; /* Receive Sts Q Read & POP Register 020h */ + __IO uint32_t GRXFSIZ; /* Receive FIFO Size Register 024h */ + __IO uint32_t HNPTXFSIZ; /* HNPTXFSIZ: Host Non-Periodic Transmit FIFO Size Register 028h */ + /* DIEPTXF0: Device IN EP0 Transmit FIFO size register 028h */ + __IO uint32_t HNPTXSTS; /* Host Non Periodic Transmit FIFO/Queue Status Register 02Ch */ + uint32_t Reserved30[3]; /* Reserved 030h-038h */ + __IO uint32_t CID; /* User ID Register 03Ch */ + uint32_t Reserved40[5]; /* Reserved 040h-050h */ + __IO uint32_t GLPMCFG; /* Low Power Mode Configuration Register 054h */ + uint32_t Reserved58[42]; /* Reserved 058h-0FCh */ + __IO uint32_t HPTXFSIZ; /* Host Periodic Transmit FIFO Size Register 100h */ + __IO uint32_t DIEPTXF[USB_MAX_TX_FIFOS]; /* Device Periodic Transmit FIFO Size Register */ +} USB_CORE_GREGS; + +typedef struct { + __IO uint32_t DCFG; /* Device Configuration Register 800h */ + __IO uint32_t DCTL; /* Device Control Register 804h */ + __IO uint32_t DSTS; /* Device Status Register (RO) 808h */ + uint32_t Reserved0C; /* Reserved 80Ch */ + __IO uint32_t DIEPMSK; /* Device IN EP Common Interrupt Mask Register 810h */ + __IO uint32_t DOEPMSK; /* Device OUT EP Common Interrupt Mask Register 814h */ + __IO uint32_t DAINT; /* Device All EP Interrupt Register 818h */ + __IO uint32_t DAINTMSK; /* Device All EP Interrupt Mask Register 81Ch */ + uint32_t Reserved20[4]; /* Reserved 820h-82Ch */ + __IO uint32_t DTHRCTL; /* Device Threshold Control Register 830h */ + __IO uint32_t DIEPEMPMSK; /* Device IN EP FIFO Empty Interrupt Mask Register 834h */ + __IO uint32_t DEACHINT; /* Deivce Each EP Interrupt Register 838h */ + __IO uint32_t DEACHINTMSK; /* Device Each EP Interrupt Mask Register 83Ch */ + uint32_t Reserved40; /* Reserved 840h */ + __IO uint32_t DIEPEACHMSK1; /* Deveice IN EP1 Interrupt Mask Register 844h */ + uint32_t Reserved48[15]; /* Reserved 848-880h */ + __IO uint32_t DOEPEACHMSK1; /* Deveice OUT EP1 Interrupt Mask Register 884h */ +} USB_CORE_DREGS; + +typedef struct { + __IO uint32_t DIEPCTL; /* dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */ + uint32_t Reserved04; /* Reserved 900h + (ep_num * 20h) + 04h */ + __IO uint32_t DIEPINT; /* dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */ + uint32_t Reserved0C; /* Reserved 900h + (ep_num * 20h) + 0Ch */ + __IO uint32_t DIEPTSIZ; /* IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */ + __IO uint32_t DIEPDMA; /* IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */ + __IO uint32_t DTXFSTS; /* IN Endpoint Tx FIFO Status 900h + (ep_num * 20h) + 18h */ + uint32_t Reserved18; /* Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch*/ +} USB_CORE_INEPREGS; + +typedef struct { + __IO uint32_t DOEPCTL; /* dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */ + uint32_t Reserved04; /* Reserved B00h + (ep_num * 20h) + 04h */ + __IO uint32_t DOEPINT; /* dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */ + uint32_t Reserved0C; /* Reserved B00h + (ep_num * 20h) + 0Ch */ + __IO uint32_t DOEPTSIZ; /* dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */ + __IO uint32_t DOEPDMA; /* dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */ + uint32_t Reserved18[2]; /* Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */ +} USB_CORE_OUTEPREGS; + +typedef struct { + __IO uint32_t HCFG; /* Host Configuration Register 400h*/ + __IO uint32_t HFIR; /* Host Frame Interval Register 404h*/ + __IO uint32_t HFNUM; /* Host Frame Nbr/Frame Remaining 408h*/ + uint32_t Reserved40C; /* Reserved 40Ch*/ + __IO uint32_t HPTXSTS; /* Host Periodic Tx FIFO/ Queue Status 410h*/ + __IO uint32_t HAINT; /* Host All Channels Interrupt Register 414h*/ + __IO uint32_t HAINTMSK; /* Host All Channels Interrupt Mask 418h*/ +} USB_CORE_HREGS; + +typedef struct { + __IO uint32_t HCCHAR; + __IO uint32_t HCSPLT; + __IO uint32_t HCINT; + __IO uint32_t HCINTMSK; + __IO uint32_t HCTSIZ; + __IO uint32_t HCDMA; + uint32_t Reserved[2]; +} USB_CORE_HC_REGS; + +typedef struct { /* 000h */ + USB_CORE_GREGS *GREGS; + USB_CORE_DREGS *DREGS; + USB_CORE_HREGS *HREGS; + USB_CORE_INEPREGS *INEP_REGS[USB_MAX_TX_FIFOS]; + USB_CORE_OUTEPREGS *OUTEP_REGS[USB_MAX_TX_FIFOS]; + USB_CORE_HC_REGS *HC_REGS[USB_MAX_TX_FIFOS]; + __IO uint32_t *HPRT; + __IO uint32_t *DFIFO[USB_MAX_TX_FIFOS]; + __IO uint32_t *GCCTL; +} LL_USB_TypeDef; + +typedef struct { + uint8_t host_chnum; + uint8_t dev_epnum; + uint8_t dmaen; + uint8_t low_power; + uint8_t phy_type; + uint8_t core_type; +} USB_CORE_BASIC_CFGS; + +typedef struct { + uint8_t dev_addr; + uint8_t ep_idx; + uint8_t is_epin; + uint8_t ch_speed; + uint8_t do_ping; + uint8_t ep_type; + uint16_t max_packet; + uint8_t pid_type; + uint8_t in_toggle; + uint8_t out_toggle; + /* transaction level variables*/ + uint32_t dma_addr; + uint32_t xfer_len; + uint32_t xfer_count; + uint8_t *xfer_buff; +} USB_HOST_CH; + +typedef struct { + uint8_t epidx; + uint8_t ep_dir; + uint8_t trans_type; + uint8_t ep_stall; + uint8_t data_pid_start; + uint8_t datax_pid; + uint16_t tx_fifo_num; + uint32_t maxpacket; + /* Transfer level variables */ + uint32_t rem_data_len; + uint32_t total_data_len; + uint32_t ctl_data_len; + /* transaction level variables*/ + uint32_t dma_addr; + uint32_t xfer_len; + uint32_t xfer_count; + uint8_t *xfer_buff; +} USB_DEV_EP; + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @addtogroup USB_Global_Functions + * @{ + */ + +/** + * @brief get the current mode of the usb core from the corresponding register + * @param [in] USBx usb instance + * @retval current mode 1: host mode 0: device mode + */ +__STATIC_INLINE uint8_t usb_getcurmod(LL_USB_TypeDef *USBx) +{ + if (0UL != READ_REG32_BIT(USBx->GREGS->GINTSTS, USBFS_GINTSTS_CMOD)) { + return 1U; + } else { + return 0U; + } +} + +/** + * @brief Initializes the normal interrupts + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_normalinten(LL_USB_TypeDef *USBx) +{ + WRITE_REG32(USBx->GREGS->GINTSTS, 0xBFFFFFFFUL); + WRITE_REG32(USBx->GREGS->GINTMSK, USBFS_GINTMSK_WKUIM | USBFS_GINTMSK_USBSUSPM); +} + +/** + * @brief clear all the pending device interrupt bits and mask the IN and OUT + * endpoint interrupts. + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_clrandmskepint(LL_USB_TypeDef *USBx) +{ + WRITE_REG32(USBx->DREGS->DIEPMSK, 0UL); + WRITE_REG32(USBx->DREGS->DOEPMSK, 0UL); + WRITE_REG32(USBx->DREGS->DAINT, 0xFFFFFFFFUL); + WRITE_REG32(USBx->DREGS->DAINTMSK, 0UL); +} + +/** + * @brief generate a device connect signal to the USB host + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_coreconn(LL_USB_TypeDef *USBx) +{ + CLR_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_SDIS); +} + +/** + * @brief test of mode processing + * @param [in] USBx usb instance + * @param [in] reg Register write + * @retval None + */ +__STATIC_INLINE void usb_runtestmode(LL_USB_TypeDef *USBx, uint32_t reg) +{ + WRITE_REG32(USBx->DREGS->DCTL, reg); +} + +/** + * @brief Enables the controller's Global interrupts in the AHB Configuration + * registers. + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_ginten(LL_USB_TypeDef *USBx) +{ + SET_REG32_BIT(USBx->GREGS->GAHBCFG, USBFS_GAHBCFG_GINTMSK); +} + +/** + * @brief Disable the controller's Global interrupt in the AHB Configuration + * register. + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_gintdis(LL_USB_TypeDef *USBx) +{ + CLR_REG32_BIT(USBx->GREGS->GAHBCFG, USBFS_GAHBCFG_GINTMSK); +} + +/** + * @brief Get the Core Interrupt bits from the interrupt register not including + * the bits that are masked. + * @param [in] USBx usb instance + * @retval status[32bits] + */ +__STATIC_INLINE uint32_t usb_getcoreintr(LL_USB_TypeDef *USBx) +{ + uint32_t v; + v = READ_REG32(USBx->GREGS->GINTSTS); + v &= READ_REG32(USBx->GREGS->GINTMSK); + return v; +} + +/** + * @brief Get the out endpoint interrupt bits from the all endpoint interrupt + * register not including the bits masked. + * @param [in] USBx usb instance + * @retval The status that shows which OUT EP have interrupted. + */ +__STATIC_INLINE uint32_t usb_getalloepintr(LL_USB_TypeDef *USBx) +{ + uint32_t v; + v = READ_REG32(USBx->DREGS->DAINT); + v &= READ_REG32(USBx->DREGS->DAINTMSK); + return ((v & 0xFFFF0000UL) >> 16U); +} + +/** + * @brief Get the Device OUT EP Interrupt register(DOEPINT) not including the + * interrupt bits that are masked. + * @param [in] USBx usb instance + * @param [in] epnum end point index + * @retval all the interrupt bits on DOEPINTn while n = epnum + */ +__STATIC_INLINE uint32_t usb_getoepintbit(LL_USB_TypeDef *USBx, uint8_t epnum) +{ + uint32_t v; + v = READ_REG32(USBx->OUTEP_REGS[epnum]->DOEPINT); + v &= READ_REG32(USBx->DREGS->DOEPMSK); + return v; +} + +/** + * @brief Get the IN endpoint interrupt bits from the all endpoint interrupt + * register not including the bits masked. + * @param [in] USBx usb instance + * @retval The status that shows which IN EP have interrupted. + */ +__STATIC_INLINE uint32_t usb_getalliepintr(LL_USB_TypeDef *USBx) +{ + uint32_t v; + v = READ_REG32(USBx->DREGS->DAINT); + v &= READ_REG32(USBx->DREGS->DAINTMSK); + return (v & 0xFFFFUL); +} + +/** + * @brief Set the device a new address. + * @param [in] USBx usb instance + * @param [in] address device address which will be set to the corresponding register. + * @retval None + */ +__STATIC_INLINE void usb_devaddrset(LL_USB_TypeDef *USBx, uint8_t address) +{ + MODIFY_REG32(USBx->DREGS->DCFG, USBFS_DCFG_DAD, (uint32_t)address << USBFS_DCFG_DAD_POS); +} + +/** + * @brief Select the USB PHY. + * @param [in] USBx usb instance + * @param [in] PhyType USB phy, 1 select external ULPI PHY, 0 select internal FS PHY + * @retval None + */ +__STATIC_INLINE void usb_PhySelect(LL_USB_TypeDef *USBx, uint8_t PhyType) +{ + if (1U == PhyType) { + CLR_REG32_BIT(USBx->GREGS->GUSBCFG, USBFS_GUSBCFG_PHYSEL); + //SET_REG32_BIT(USBx->GREGS->GUSBCFG, 1UL<<4); //todo 手册上没有该bit + } else { + SET_REG32_BIT(USBx->GREGS->GUSBCFG, USBFS_GUSBCFG_PHYSEL); + } +} + +/** + * @brief Select the USB device PHY. + * @param [in] USBx usb instance + * @param [in] PhyType USB phy, 1 select external ULPI PHY, 0 select internal FS PHY + * @retval None + */ +__STATIC_INLINE void usb_DevPhySelect(LL_USB_TypeDef *USBx, uint8_t PhyType) +{ + if (1U == PhyType) { + CLR_REG32_BIT(USBx->DREGS->DCFG, USBFS_DCFG_DSPD); + } else { + SET_REG32_BIT(USBx->DREGS->DCFG, USBFS_DCFG_DSPD); + } + +} + +/** + * @brief USB DMA function command. + * @param [in] USBx usb instance + * @param [in] DmaCmd USB DMA command status, 0 disable, 1 enable + * @retval None + */ +__STATIC_INLINE void usb_DmaCmd(LL_USB_TypeDef *USBx, uint8_t DmaCmd) +{ + MODIFY_REG32(USBx->GREGS->GAHBCFG, USBFS_GAHBCFG_DMAEN, (uint32_t)DmaCmd << USBFS_GAHBCFG_DMAEN_POS); +} + +/** + * @brief USB burst length config. + * @param [in] USBx usb instance + * @param [in] len Burst length + * @retval None + */ +__STATIC_INLINE void usb_BurstLenConfig(LL_USB_TypeDef *USBx, uint8_t len) +{ + MODIFY_REG32(USBx->GREGS->GAHBCFG, USBFS_GAHBCFG_HBSTLEN, (uint32_t)len << USBFS_GAHBCFG_HBSTLEN_POS); +} + +/** + * @brief USB frame interval config + * @param [in] USBx usb instance + * @param [in] interval Frame interval + * @retval None + */ +__STATIC_INLINE void usb_FrameIntervalConfig(LL_USB_TypeDef *USBx, uint8_t interval) +{ + MODIFY_REG32(USBx->DREGS->DCFG, USBFS_DCFG_PFIVL, interval); +} + +#ifdef USE_HOST_MODE +/** + * @brief Read the register HPRT and reset the following bits. + * @param [in] USBx usb instance + * @retval value of HPRT + */ +//#define USBFS_HPRT_PRTOVRCURRCHNG (0x00000020UL) +__STATIC_INLINE uint32_t usb_rdhprt(LL_USB_TypeDef *USBx) +{ +//todo don't have prtovrcurrchng bit + return (READ_REG32(*USBx->HPRT) & ~(USBFS_HPRT_PENA | USBFS_HPRT_PCDET | USBFS_HPRT_PENCHNG)); +} + +/** + * @brief Issues a ping token + * @param [in] USBx usb instance + * @param [in] hc_num the host channel index + * @retval None + */ +//#define USBFS_HCTSIZ_DOPNG (0x80000000UL) +__STATIC_INLINE void usb_pingtokenissue(LL_USB_TypeDef *USBx, uint8_t hc_num) +{ + //todo don't have dopng bit + WRITE_REG32(USBx->HC_REGS[hc_num]->HCTSIZ, 1UL << USBFS_HCTSIZ_PKTCNT_POS); + MODIFY_REG32(USBx->HC_REGS[hc_num]->HCCHAR, USBFS_HCCHAR_CHENA | USBFS_HCCHAR_CHDIS, USBFS_HCCHAR_CHENA); +} + +/** + * @brief This function returns the frame number for sof packet + * @param [in] USBx usb instance + * @retval Frame number + */ +__STATIC_INLINE uint32_t usb_ifevenframe(LL_USB_TypeDef *USBx) +{ + return ((READ_REG32(USBx->HREGS->HFNUM) + 1UL) & 0x1UL); +} + +/** + * @brief Initializes the FSLSPClkSel field of the HCFG register on the PHY type + * @param [in] USBx usb instance + * @param [in] freq clock frequency + * @retval None + */ +__STATIC_INLINE void usb_fslspclkselset(LL_USB_TypeDef *USBx, uint8_t freq) +{ + MODIFY_REG32(USBx->HREGS->HCFG, USBFS_HCFG_FSLSPCS, (uint32_t)freq << USBFS_HCFG_FSLSPCS_POS); +} + +/** + * @brief suspend the port + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_prtsusp(LL_USB_TypeDef *USBx) +{ + uint32_t u32hprt; + u32hprt = usb_rdhprt(USBx); + u32hprt |= USBFS_HPRT_PSUSP; + u32hprt &= ~USBFS_HPRT_PRES; + WRITE_REG32(*USBx->HPRT, u32hprt); +} + +/** + * @brief control the enumeration speed of the core, this function make sure that + * the maximum speed supperted by the connected device. + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_enumspeed(LL_USB_TypeDef *USBx) +{ + CLR_REG32_BIT(USBx->HREGS->HCFG, USBFS_HCFG_FSLSS); +} + +/** + * @brief set the TXFIFO and depth for non-periodic and periodic and RXFIFO size + * @param [in] USBx usb instance + * @retval None + */ +__STATIC_INLINE void usb_sethostfifo(LL_USB_TypeDef *USBx) +{ +#ifdef USB_FS_MODE + /* USBFS Core*/ + WRITE_REG32(USBx->GREGS->GRXFSIZ, RX_FIFO_FS_SIZE); /* set the RxFIFO Depth */ + /* non-periodic transmit RAM start address, set the non-periodic TxFIFO depth */ + WRITE_REG32(USBx->GREGS->HNPTXFSIZ, + (RX_FIFO_FS_SIZE << USBFS_HNPTXFSIZ_NPTXFSA_POS) + | (TXH_NP_FS_FIFOSIZ << USBFS_HNPTXFSIZ_NPTXFD_POS)); + /* set the host periodic TxFIFO start address, set the host periodic TxFIFO depth */ + WRITE_REG32(USBx->GREGS->HPTXFSIZ, + ((RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ) << USBFS_HPTXFSIZ_PTXSA_POS) + | (TXH_P_FS_FIFOSIZ << USBFS_HPTXFSIZ_PTXFD_POS)); +#else + /* USBHS Core */ + WRITE_REG32(USBx->GREGS->GRXFSIZ, RX_FIFO_HS_SIZE); + WRITE_REG32(USBx->GREGS->HNPTXFSIZ, + (RX_FIFO_HS_SIZE << USBFS_HNPTXFSIZ_NPTXFSA_POS) + | (TXH_NP_HS_FIFOSIZ << USBFS_HNPTXFSIZ_NPTXFD_POS)); + WRITE_REG32(USBx->GREGS->HPTXFSIZ, + ((RX_FIFO_HS_SIZE + TXH_NP_HS_FIFOSIZ) << USBFS_HPTXFSIZ_PTXSA_POS) + | (TXH_P_HS_FIFOSIZ << USBFS_HPTXFSIZ_PTXFD_POS)); +#endif +} + +/** + * @brief reset the channel whose channel number is ch_idx + * @param [in] USBx usb instance + * @param [in] ch_idx channel number + * @retval None + */ +__STATIC_INLINE void usb_chrst(LL_USB_TypeDef *USBx, uint8_t ch_idx) +{ + MODIFY_REG32(USBx->HC_REGS[ch_idx]->HCCHAR, + USBFS_HCCHAR_CHENA | USBFS_HCCHAR_CHDIS | USBFS_HCCHAR_EPDIR, + USBFS_HCCHAR_CHDIS); +} +#endif /* end of USE_HOST_MODE */ + +extern void usb_initusbcore(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs); +extern void usb_setregaddr(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs); +extern void usb_rdpkt(LL_USB_TypeDef *USBx, uint8_t *dest, uint16_t len); +extern void usb_wrpkt(LL_USB_TypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t u8DmaEn); +extern void usb_txfifoflush(LL_USB_TypeDef *USBx, uint32_t num); +extern void usb_rxfifoflush(LL_USB_TypeDef *USBx); +extern void usb_modeset(LL_USB_TypeDef *USBx, uint8_t mode); +extern void usb_coresoftrst(LL_USB_TypeDef *USBx); + +#ifdef USE_HOST_MODE +extern void usb_hostmodeinit(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs); +extern void usb_hostinten(LL_USB_TypeDef *USBx, uint8_t u8DmaEn); +extern uint8_t usb_inithch(LL_USB_TypeDef *USBx, uint8_t hc_num, USB_HOST_CH *pCh, uint8_t u8DmaEn); +extern void usb_hchstop(LL_USB_TypeDef *USBx, uint8_t hc_num); +extern uint8_t usb_hchtransbegin(LL_USB_TypeDef *USBx, uint8_t hc_num, USB_HOST_CH *pCh, uint8_t u8DmaEn); +extern void usb_hprtrst(LL_USB_TypeDef *USBx); +extern void usb_vbusctrl(LL_USB_TypeDef *USBx, uint8_t u8State); +#endif + +#ifdef USE_DEVICE_MODE +extern void usb_devmodeinit(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs); +extern void usb_devinten(LL_USB_TypeDef *USBx, uint8_t u8DmaEn); +extern void usb_ep0activate(LL_USB_TypeDef *USBx); +extern void usb_epactive(LL_USB_TypeDef *USBx, USB_DEV_EP *ep); +extern void usb_epdeactive(LL_USB_TypeDef *USBx, USB_DEV_EP *ep); +extern void usb_epntransbegin(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint8_t u8DmaEn); +extern void usb_ep0transbegin(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint8_t u8DmaEn); +extern void usb_setepstall(LL_USB_TypeDef *USBx, USB_DEV_EP *ep); +extern void usb_clearepstall(LL_USB_TypeDef *USBx, USB_DEV_EP *ep); +extern void usb_ep0revcfg(LL_USB_TypeDef *USBx, uint8_t u8DmaEn, uint8_t *u8RevBuf); +extern void usb_remotewakeupen(LL_USB_TypeDef *USBx); +extern void usb_epstatusset(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint32_t Status); +extern uint32_t usb_epstatusget(LL_USB_TypeDef *USBx, USB_DEV_EP *ep); +extern void usb_devepdis(LL_USB_TypeDef *USBx, uint8_t u8EpNum); +extern void usb_ctrldevconnect(LL_USB_TypeDef *USBx, uint8_t link); +#endif + +/** + * @} + */ + +#endif /* LL_USB_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_USB_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_utility.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_utility.h new file mode 100644 index 00000000..236d7365 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_utility.h @@ -0,0 +1,131 @@ +/** + ******************************************************************************* + * @file hc32_ll_utility.h + * @brief This file contains all the functions prototypes of the DDL utility. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_UTILITY_H__ +#define __HC32_LL_UTILITY_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_UTILITY + * @{ + */ + +#if (LL_UTILITY_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup UTILITY_Global_Functions + * @{ + */ + +/* Imprecise delay */ +void DDL_DelayMS(uint32_t u32Count); +void DDL_DelayUS(uint32_t u32Count); + +/* Systick functions */ +int32_t SysTick_Init(uint32_t u32Freq); +void SysTick_Delay(uint32_t u32Delay); +void SysTick_IncTick(void); +uint32_t SysTick_GetTick(void); +void SysTick_Suspend(void); +void SysTick_Resume(void); + +#if (LL_PRINT_ENABLE == DDL_ON) +int32_t LL_PrintfInit(void *vpDevice, uint32_t u32Param, int32_t (*pfnPreinit)(void *vpDevice, uint32_t u32Param)); +#endif + +/* You can add your own assert functions by implement the function DDL_AssertHandler + definition follow the function DDL_AssertHandler declaration */ +#ifdef __DEBUG +#define DDL_ASSERT(x) \ +do { \ + ((x) ? (void)0 : DDL_AssertHandler(__FILE__, __LINE__)); \ +} while (0) +/* Exported function */ +void DDL_AssertHandler(const char *file, int line); +#else +#define DDL_ASSERT(x) ((void)0U) +#endif /* __DEBUG */ + +#if (LL_PRINT_ENABLE == DDL_ON) +#include +__WEAKDEF int32_t DDL_ConsoleOutputChar(char cData); + +#define DDL_PrintfInit (void)LL_PrintfInit +#define DDL_Printf (void)printf +#else +#define DDL_PrintfInit(vpDevice, u32Param, pfnPreinit) +#define DDL_Printf(...) +#endif + +/** + * @} + */ + +#endif /* LL_UTILITY_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_UTILITY_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_wdt.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_wdt.h new file mode 100644 index 00000000..ac77925e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32_ll_wdt.h @@ -0,0 +1,227 @@ +/** + ******************************************************************************* + * @file hc32_ll_wdt.h + * @brief This file contains all the functions prototypes of the WDT driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32_LL_WDT_H__ +#define __HC32_LL_WDT_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_WDT + * @{ + */ + +#if (LL_WDT_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup WDT_Global_Types WDT Global Types + * @{ + */ + +/** + * @brief WDT Init structure definition + */ +typedef struct { + uint32_t u32CountPeriod; /*!< Specifies the counting period of WDT. + This parameter can be a value of @ref WDT_Count_Period */ + uint32_t u32ClockDiv; /*!< Specifies the clock division factor of WDT. + This parameter can be a value of @ref WDT_Clock_Division */ + uint32_t u32RefreshRange; /*!< Specifies the allow refresh range of WDT. + This parameter can be a value of @ref WDT_Refresh_Range */ + uint32_t u32LPMCount; /*!< Specifies the count state in Low Power Mode (Sleep Mode). + This parameter can be a value of @ref WDT_LPM_Count */ + uint32_t u32ExceptionType; /*!< Specifies the type of exception response for WDT. + This parameter can be a value of @ref WDT_Exception_Type */ +} stc_wdt_init_t; + +/** + * @} + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup WDT_Global_Macros WDT Global Macros + * @{ + */ + +/** + * @defgroup WDT_Count_Period WDT Count Period + * @{ + */ +#define WDT_CNT_PERIOD256 (0UL) /*!< 256 clock cycle */ +#define WDT_CNT_PERIOD4096 (WDT_CR_PERI_0) /*!< 4096 clock cycle */ +#define WDT_CNT_PERIOD16384 (WDT_CR_PERI_1) /*!< 16384 clock cycle */ +#define WDT_CNT_PERIOD65536 (WDT_CR_PERI) /*!< 65536 clock cycle */ +/** + * @} + */ + +/** + * @defgroup WDT_Clock_Division WDT Clock Division + * @{ + */ +#define WDT_CLK_DIV4 (0x02UL << WDT_CR_CKS_POS) /*!< PLCKx/4 */ +#define WDT_CLK_DIV64 (0x06UL << WDT_CR_CKS_POS) /*!< PLCKx/64 */ +#define WDT_CLK_DIV128 (0x07UL << WDT_CR_CKS_POS) /*!< PLCKx/128 */ +#define WDT_CLK_DIV256 (0x08UL << WDT_CR_CKS_POS) /*!< PLCKx/256 */ +#define WDT_CLK_DIV512 (0x09UL << WDT_CR_CKS_POS) /*!< PLCKx/512 */ +#define WDT_CLK_DIV1024 (0x0AUL << WDT_CR_CKS_POS) /*!< PLCKx/1024 */ +#define WDT_CLK_DIV2048 (0x0BUL << WDT_CR_CKS_POS) /*!< PLCKx/2048 */ +#define WDT_CLK_DIV8192 (0x0DUL << WDT_CR_CKS_POS) /*!< PLCKx/8192 */ +/** + * @} + */ + +/** + * @defgroup WDT_Refresh_Range WDT Refresh Range + * @{ + */ +#define WDT_RANGE_0TO25PCT (0x01UL << WDT_CR_WDPT_POS) /*!< 0%~25% */ +#define WDT_RANGE_25TO50PCT (0x02UL << WDT_CR_WDPT_POS) /*!< 25%~50% */ +#define WDT_RANGE_0TO50PCT (0x03UL << WDT_CR_WDPT_POS) /*!< 0%~50% */ +#define WDT_RANGE_50TO75PCT (0x04UL << WDT_CR_WDPT_POS) /*!< 50%~75% */ +#define WDT_RANGE_0TO25PCT_50TO75PCT (0x05UL << WDT_CR_WDPT_POS) /*!< 0%~25% & 50%~75% */ +#define WDT_RANGE_25TO75PCT (0x06UL << WDT_CR_WDPT_POS) /*!< 25%~75% */ +#define WDT_RANGE_0TO75PCT (0x07UL << WDT_CR_WDPT_POS) /*!< 0%~75% */ +#define WDT_RANGE_75TO100PCT (0x08UL << WDT_CR_WDPT_POS) /*!< 75%~100% */ +#define WDT_RANGE_0TO25PCT_75TO100PCT (0x09UL << WDT_CR_WDPT_POS) /*!< 0%~25% & 75%~100% */ +#define WDT_RANGE_25TO50PCT_75TO100PCT (0x0AUL << WDT_CR_WDPT_POS) /*!< 25%~50% & 75%~100% */ +#define WDT_RANGE_0TO50PCT_75TO100PCT (0x0BUL << WDT_CR_WDPT_POS) /*!< 0%~50% & 75%~100% */ +#define WDT_RANGE_50TO100PCT (0x0CUL << WDT_CR_WDPT_POS) /*!< 50%~100% */ +#define WDT_RANGE_0TO25PCT_50TO100PCT (0x0DUL << WDT_CR_WDPT_POS) /*!< 0%~25% & 50%~100% */ +#define WDT_RANGE_25TO100PCT (0x0EUL << WDT_CR_WDPT_POS) /*!< 25%~100% */ +#define WDT_RANGE_0TO100PCT (0x0FUL << WDT_CR_WDPT_POS) /*!< 0%~100% */ +/** + * @} + */ + +/** + * @defgroup WDT_LPM_Count WDT Low Power Mode Count + * @brief Counting control of WDT in sleep mode. + * @{ + */ +#define WDT_LPM_CNT_CONTINUE (0UL) /*!< Continue counting in sleep mode */ +#define WDT_LPM_CNT_STOP (WDT_CR_SLPOFF) /*!< Stop counting in sleep mode */ +/** + * @} + */ + +/** + * @defgroup WDT_Exception_Type WDT Exception Type + * @brief Specifies the exception response when a refresh error or count overflow occurs. + * @{ + */ +#define WDT_EXP_TYPE_INT (0UL) /*!< WDT trigger interrupt */ +#define WDT_EXP_TYPE_RST (WDT_CR_ITS) /*!< WDT trigger reset */ +/** + * @} + */ + +/** + * @defgroup WDT_Flag WDT Flag + * @{ + */ +#define WDT_FLAG_UDF (WDT_SR_UDF) /*!< Count underflow flag */ +#define WDT_FLAG_REFRESH (WDT_SR_REF) /*!< Refresh error flag */ +#define WDT_FLAG_ALL (WDT_SR_UDF | WDT_SR_REF) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup WDT_Global_Functions + * @{ + */ + +/** + * @brief Get WDT count value. + * @param None + * @retval uint16_t Count value + */ +__STATIC_INLINE uint16_t WDT_GetCountValue(void) +{ + return (uint16_t)(READ_REG32(CM_WDT->SR) & WDT_SR_CNT); +} + +/* Initialization and configuration functions */ +int32_t WDT_Init(const stc_wdt_init_t *pstcWdtInit); +void WDT_FeedDog(void); +uint16_t WDT_GetCountValue(void); + +/* Flags management functions */ +en_flag_status_t WDT_GetStatus(uint32_t u32Flag); +int32_t WDT_ClearStatus(uint32_t u32Flag); + +/** + * @} + */ + +#endif /* LL_WDT_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32_LL_WDT_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4a0_ll_interrupts_share.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4a0_ll_interrupts_share.h new file mode 100644 index 00000000..f885a2db --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4a0_ll_interrupts_share.h @@ -0,0 +1,583 @@ +/** + ******************************************************************************* + * @file hc32f4a0_ll_interrupts_share.h + * @brief This file contains all the functions prototypes of the interrupt driver + * library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32F4A0_LL_SHARE_INTERRUPTS_H__ +#define __HC32F4A0_LL_SHARE_INTERRUPTS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_def.h" + +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @addtogroup LL_HC32F4A0_SHARE_INTERRUPTS + * @{ + */ + +#if (LL_INTERRUPTS_SHARE_ENABLE == DDL_ON) + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @addtogroup Share_Interrupts_Global_Functions + * @{ + */ + +int32_t INTC_ShareIrqCmd(en_int_src_t enIntSrc, en_functional_state_t enNewState); + +void IRQ128_Handler(void); +void IRQ129_Handler(void); +void IRQ130_Handler(void); +void IRQ131_Handler(void); +void IRQ132_Handler(void); +void IRQ133_Handler(void); +void IRQ134_Handler(void); +void IRQ135_Handler(void); +void IRQ136_Handler(void); +void IRQ137_Handler(void); +void IRQ138_Handler(void); +void IRQ139_Handler(void); +void IRQ140_Handler(void); +void IRQ141_Handler(void); +void IRQ142_Handler(void); +void IRQ143_Handler(void); + +void EXTINT00_IrqHandler(void); +void EXTINT01_IrqHandler(void); +void EXTINT02_IrqHandler(void); +void EXTINT03_IrqHandler(void); +void EXTINT04_IrqHandler(void); +void EXTINT05_IrqHandler(void); +void EXTINT06_IrqHandler(void); +void EXTINT07_IrqHandler(void); +void EXTINT08_IrqHandler(void); +void EXTINT09_IrqHandler(void); +void EXTINT10_IrqHandler(void); +void EXTINT11_IrqHandler(void); +void EXTINT12_IrqHandler(void); +void EXTINT13_IrqHandler(void); +void EXTINT14_IrqHandler(void); +void EXTINT15_IrqHandler(void); +void DMA1_TC0_IrqHandler(void); +void DMA1_TC1_IrqHandler(void); +void DMA1_TC2_IrqHandler(void); +void DMA1_TC3_IrqHandler(void); +void DMA1_TC4_IrqHandler(void); +void DMA1_TC5_IrqHandler(void); +void DMA1_TC6_IrqHandler(void); +void DMA1_TC7_IrqHandler(void); +void DMA1_BTC0_IrqHandler(void); +void DMA1_BTC1_IrqHandler(void); +void DMA1_BTC2_IrqHandler(void); +void DMA1_BTC3_IrqHandler(void); +void DMA1_BTC4_IrqHandler(void); +void DMA1_BTC5_IrqHandler(void); +void DMA1_BTC6_IrqHandler(void); +void DMA1_BTC7_IrqHandler(void); +void DMA1_Error0_IrqHandler(void); +void DMA1_Error1_IrqHandler(void); +void DMA1_Error2_IrqHandler(void); +void DMA1_Error3_IrqHandler(void); +void DMA1_Error4_IrqHandler(void); +void DMA1_Error5_IrqHandler(void); +void DMA1_Error6_IrqHandler(void); +void DMA1_Error7_IrqHandler(void); +void DMA2_TC0_IrqHandler(void); +void DMA2_TC1_IrqHandler(void); +void DMA2_TC2_IrqHandler(void); +void DMA2_TC3_IrqHandler(void); +void DMA2_TC4_IrqHandler(void); +void DMA2_TC5_IrqHandler(void); +void DMA2_TC6_IrqHandler(void); +void DMA2_TC7_IrqHandler(void); +void DMA2_BTC0_IrqHandler(void); +void DMA2_BTC1_IrqHandler(void); +void DMA2_BTC2_IrqHandler(void); +void DMA2_BTC3_IrqHandler(void); +void DMA2_BTC4_IrqHandler(void); +void DMA2_BTC5_IrqHandler(void); +void DMA2_BTC6_IrqHandler(void); +void DMA2_BTC7_IrqHandler(void); +void DMA2_Error0_IrqHandler(void); +void DMA2_Error1_IrqHandler(void); +void DMA2_Error2_IrqHandler(void); +void DMA2_Error3_IrqHandler(void); +void DMA2_Error4_IrqHandler(void); +void DMA2_Error5_IrqHandler(void); +void DMA2_Error6_IrqHandler(void); +void DMA2_Error7_IrqHandler(void); +void EFM_ProgramEraseError_IrqHandler(void); +void EFM_ColError_IrqHandler(void); +void EFM_OpEnd_IrqHandler(void); +void QSPI_Error_IrqHandler(void); +void MAU_Sqrt_IrqHandler(void); +void DVP_FrameStart_IrqHandler(void); +void DVP_FrameEnd_IrqHandler(void); +void DVP_LineStart_IrqHandler(void); +void DVP_LineEnd_IrqHandler(void); +void DVP_SWSyncError_IrqHandler(void); +void DVP_FifoError_IrqHandler(void); +void FMAC1_IrqHandler(void); +void FMAC2_IrqHandler(void); +void FMAC3_IrqHandler(void); +void FMAC4_IrqHandler(void); +void DCU1_IrqHandler(void); +void DCU2_IrqHandler(void); +void DCU3_IrqHandler(void); +void DCU4_IrqHandler(void); +void DCU5_IrqHandler(void); +void DCU6_IrqHandler(void); +void DCU7_IrqHandler(void); +void DCU8_IrqHandler(void); +void TMR0_1_CmpA_IrqHandler(void); +void TMR0_1_CmpB_IrqHandler(void); +void TMR0_2_CmpA_IrqHandler(void); +void TMR0_2_CmpB_IrqHandler(void); +void TMR2_1_CmpA_IrqHandler(void); +void TMR2_1_CmpB_IrqHandler(void); +void TMR2_1_OvfA_IrqHandler(void); +void TMR2_1_OvfB_IrqHandler(void); +void TMR2_2_CmpA_IrqHandler(void); +void TMR2_2_CmpB_IrqHandler(void); +void TMR2_2_OvfA_IrqHandler(void); +void TMR2_2_OvfB_IrqHandler(void); +void TMR2_3_CmpA_IrqHandler(void); +void TMR2_3_CmpB_IrqHandler(void); +void TMR2_3_OvfA_IrqHandler(void); +void TMR2_3_OvfB_IrqHandler(void); +void TMR2_4_CmpA_IrqHandler(void); +void TMR2_4_CmpB_IrqHandler(void); +void TMR2_4_OvfA_IrqHandler(void); +void TMR2_4_OvfB_IrqHandler(void); +void RTC_TimeStamp0_IrqHandler(void); +void RTC_TimeStamp1_IrqHandler(void); +void RTC_Alarm_IrqHandler(void); +void RTC_Period_IrqHandler(void); +void CLK_XtalStop_IrqHandler(void); +void SWDT_IrqHandler(void); +void WDT_IrqHandler(void); +void PWC_WakeupTimer_IrqHandler(void); +void TMR6_1_GCmpA_IrqHandler(void); +void TMR6_1_GCmpB_IrqHandler(void); +void TMR6_1_GCmpC_IrqHandler(void); +void TMR6_1_GCmpD_IrqHandler(void); +void TMR6_1_GCmpE_IrqHandler(void); +void TMR6_1_GCmpF_IrqHandler(void); +void TMR6_1_GOvf_IrqHandler(void); +void TMR6_1_GUdf_IrqHandler(void); +void TMR6_1_GDte_IrqHandler(void); +void TMR6_1_SCmpUpA_IrqHandler(void); +void TMR6_1_SCmpDownA_IrqHandler(void); +void TMR6_1_SCmpUpB_IrqHandler(void); +void TMR6_1_SCmpDownB_IrqHandler(void); +void TMR6_2_GCmpA_IrqHandler(void); +void TMR6_2_GCmpB_IrqHandler(void); +void TMR6_2_GCmpC_IrqHandler(void); +void TMR6_2_GCmpD_IrqHandler(void); +void TMR6_2_GCmpE_IrqHandler(void); +void TMR6_2_GCmpF_IrqHandler(void); +void TMR6_2_GOvf_IrqHandler(void); +void TMR6_2_GUdf_IrqHandler(void); +void TMR6_2_GDte_IrqHandler(void); +void TMR6_2_SCmpUpA_IrqHandler(void); +void TMR6_2_SCmpDownA_IrqHandler(void); +void TMR6_2_SCmpUpB_IrqHandler(void); +void TMR6_2_SCmpDownB_IrqHandler(void); +void TMR6_3_GCmpA_IrqHandler(void); +void TMR6_3_GCmpB_IrqHandler(void); +void TMR6_3_GCmpC_IrqHandler(void); +void TMR6_3_GCmpD_IrqHandler(void); +void TMR6_3_GCmpE_IrqHandler(void); +void TMR6_3_GCmpF_IrqHandler(void); +void TMR6_3_GOvf_IrqHandler(void); +void TMR6_3_GUdf_IrqHandler(void); +void TMR6_3_GDte_IrqHandler(void); +void TMR6_3_SCmpUpA_IrqHandler(void); +void TMR6_3_SCmpDownA_IrqHandler(void); +void TMR6_3_SCmpUpB_IrqHandler(void); +void TMR6_3_SCmpDownB_IrqHandler(void); +void TMR6_4_GCmpA_IrqHandler(void); +void TMR6_4_GCmpB_IrqHandler(void); +void TMR6_4_GCmpC_IrqHandler(void); +void TMR6_4_GCmpD_IrqHandler(void); +void TMR6_4_GCmpE_IrqHandler(void); +void TMR6_4_GCmpF_IrqHandler(void); +void TMR6_4_GOvf_IrqHandler(void); +void TMR6_4_GUdf_IrqHandler(void); +void TMR6_4_Gdte_IrqHandler(void); +void TMR6_4_SCmpUpA_IrqHandler(void); +void TMR6_4_SCmpDownA_IrqHandler(void); +void TMR6_4_SCmpUpB_IrqHandler(void); +void TMR6_4_SCmpDownB_IrqHandler(void); +void TMR6_5_GCmpA_IrqHandler(void); +void TMR6_5_GCmpB_IrqHandler(void); +void TMR6_5_GCmpC_IrqHandler(void); +void TMR6_5_GCmpD_IrqHandler(void); +void TMR6_5_GCmpE_IrqHandler(void); +void TMR6_5_GCmpF_IrqHandler(void); +void TMR6_5_GOvf_IrqHandler(void); +void TMR6_5_GUdf_IrqHandler(void); +void TMR6_5_Gdte_IrqHandler(void); +void TMR6_5_SCmpUpA_IrqHandler(void); +void TMR6_5_SCmpDownA_IrqHandler(void); +void TMR6_5_SCmpUpB_IrqHandler(void); +void TMR6_5_SCmpDownB_IrqHandler(void); +void TMR6_6_GCmpA_IrqHandler(void); +void TMR6_6_GCmpB_IrqHandler(void); +void TMR6_6_GCmpC_IrqHandler(void); +void TMR6_6_GCmpD_IrqHandler(void); +void TMR6_6_GCmpE_IrqHandler(void); +void TMR6_6_GCmpF_IrqHandler(void); +void TMR6_6_GOvf_IrqHandler(void); +void TMR6_6_GUdf_IrqHandler(void); +void TMR6_6_Gdte_IrqHandler(void); +void TMR6_6_SCmpUpA_IrqHandler(void); +void TMR6_6_SCmpDownA_IrqHandler(void); +void TMR6_6_SCmpUpB_IrqHandler(void); +void TMR6_6_SCmpDownB_IrqHandler(void); +void TMR6_7_GCmpA_IrqHandler(void); +void TMR6_7_GCmpB_IrqHandler(void); +void TMR6_7_GCmpC_IrqHandler(void); +void TMR6_7_GCmpD_IrqHandler(void); +void TMR6_7_GCmpE_IrqHandler(void); +void TMR6_7_GCmpF_IrqHandler(void); +void TMR6_7_GOvf_IrqHandler(void); +void TMR6_7_GUdf_IrqHandler(void); +void TMR6_7_Gdte_IrqHandler(void); +void TMR6_7_SCmpUpA_IrqHandler(void); +void TMR6_7_SCmpDownA_IrqHandler(void); +void TMR6_7_SCmpUpB_IrqHandler(void); +void TMR6_7_SCmpDownB_IrqHandler(void); +void TMR6_8_GCmpA_IrqHandler(void); +void TMR6_8_GCmpB_IrqHandler(void); +void TMR6_8_GCmpC_IrqHandler(void); +void TMR6_8_GCmpD_IrqHandler(void); +void TMR6_8_GCmpE_IrqHandler(void); +void TMR6_8_GCmpF_IrqHandler(void); +void TMR6_8_GOvf_IrqHandler(void); +void TMR6_8_GUdf_IrqHandler(void); +void TMR6_8_Gdte_IrqHandler(void); +void TMR6_8_SCmpUpA_IrqHandler(void); +void TMR6_8_SCmpDownA_IrqHandler(void); +void TMR6_8_SCmpUpB_IrqHandler(void); +void TMR6_8_SCmpDownB_IrqHandler(void); +void TMR4_1_GCmpUH_IrqHandler(void); +void TMR4_1_GCmpUL_IrqHandler(void); +void TMR4_1_GCmpVH_IrqHandler(void); +void TMR4_1_GCmpVL_IrqHandler(void); +void TMR4_1_GCmpWH_IrqHandler(void); +void TMR4_1_GCmpWL_IrqHandler(void); +void TMR4_1_Ovf_IrqHandler(void); +void TMR4_1_Udf_IrqHandler(void); +void TMR4_1_ReloadU_IrqHandler(void); +void TMR4_1_ReloadV_IrqHandler(void); +void TMR4_1_ReloadW_IrqHandler(void); +void TMR4_2_GCmpUH_IrqHandler(void); +void TMR4_2_GCmpUL_IrqHandler(void); +void TMR4_2_GCmpVH_IrqHandler(void); +void TMR4_2_GCmpVL_IrqHandler(void); +void TMR4_2_GCmpWH_IrqHandler(void); +void TMR4_2_GCmpWL_IrqHandler(void); +void TMR4_2_Ovf_IrqHandler(void); +void TMR4_2_Udf_IrqHandler(void); +void TMR4_2_ReloadU_IrqHandler(void); +void TMR4_2_ReloadV_IrqHandler(void); +void TMR4_2_ReloadW_IrqHandler(void); +void TMR4_3_GCmpUH_IrqHandler(void); +void TMR4_3_GCmpUL_IrqHandler(void); +void TMR4_3_GCmpVH_IrqHandler(void); +void TMR4_3_GCmpVL_IrqHandler(void); +void TMR4_3_GCmpWH_IrqHandler(void); +void TMR4_3_GCmpWL_IrqHandler(void); +void TMR4_3_Ovf_IrqHandler(void); +void TMR4_3_Udf_IrqHandler(void); +void TMR4_3_ReloadU_IrqHandler(void); +void TMR4_3_ReloadV_IrqHandler(void); +void TMR4_3_ReloadW_IrqHandler(void); +void TMRA_1_Ovf_IrqHandler(void); +void TMRA_1_Udf_IrqHandler(void); +void TMRA_1_Cmp1_IrqHandler(void); +void TMRA_1_Cmp2_IrqHandler(void); +void TMRA_1_Cmp3_IrqHandler(void); +void TMRA_1_Cmp4_IrqHandler(void); +void TMRA_2_Ovf_IrqHandler(void); +void TMRA_2_Udf_IrqHandler(void); +void TMRA_2_Cmp1_IrqHandler(void); +void TMRA_2_Cmp2_IrqHandler(void); +void TMRA_2_Cmp3_IrqHandler(void); +void TMRA_2_Cmp4_IrqHandler(void); +void TMRA_3_Ovf_IrqHandler(void); +void TMRA_3_Udf_IrqHandler(void); +void TMRA_3_Cmp1_IrqHandler(void); +void TMRA_3_Cmp2_IrqHandler(void); +void TMRA_3_Cmp3_IrqHandler(void); +void TMRA_3_Cmp4_IrqHandler(void); +void TMRA_4_Ovf_IrqHandler(void); +void TMRA_4_Udf_IrqHandler(void); +void TMRA_4_Cmp1_IrqHandler(void); +void TMRA_4_Cmp2_IrqHandler(void); +void TMRA_4_Cmp3_IrqHandler(void); +void TMRA_4_Cmp4_IrqHandler(void); +void TMRA_5_Ovf_IrqHandler(void); +void TMRA_5_Udf_IrqHandler(void); +void TMRA_5_Cmp1_IrqHandler(void); +void TMRA_5_Cmp2_IrqHandler(void); +void TMRA_5_Cmp3_IrqHandler(void); +void TMRA_5_Cmp4_IrqHandler(void); +void TMRA_6_Ovf_IrqHandler(void); +void TMRA_6_Udf_IrqHandler(void); +void TMRA_6_Cmp1_IrqHandler(void); +void TMRA_6_Cmp2_IrqHandler(void); +void TMRA_6_Cmp3_IrqHandler(void); +void TMRA_6_Cmp4_IrqHandler(void); +void TMRA_7_Ovf_IrqHandler(void); +void TMRA_7_Udf_IrqHandler(void); +void TMRA_7_Cmp1_IrqHandler(void); +void TMRA_7_Cmp2_IrqHandler(void); +void TMRA_7_Cmp3_IrqHandler(void); +void TMRA_7_Cmp4_IrqHandler(void); +void TMRA_8_Ovf_IrqHandler(void); +void TMRA_8_Udf_IrqHandler(void); +void TMRA_8_Cmp1_IrqHandler(void); +void TMRA_8_Cmp2_IrqHandler(void); +void TMRA_8_Cmp3_IrqHandler(void); +void TMRA_8_Cmp4_IrqHandler(void); +void TMRA_9_Ovf_IrqHandler(void); +void TMRA_9_Udf_IrqHandler(void); +void TMRA_9_Cmp1_IrqHandler(void); +void TMRA_9_Cmp2_IrqHandler(void); +void TMRA_9_Cmp3_IrqHandler(void); +void TMRA_9_Cmp4_IrqHandler(void); +void TMRA_10_Ovf_IrqHandler(void); +void TMRA_10_Udf_IrqHandler(void); +void TMRA_10_Cmp1_IrqHandler(void); +void TMRA_10_Cmp2_IrqHandler(void); +void TMRA_10_Cmp3_IrqHandler(void); +void TMRA_10_Cmp4_IrqHandler(void); +void TMRA_11_Ovf_IrqHandler(void); +void TMRA_11_Udf_IrqHandler(void); +void TMRA_11_Cmp1_IrqHandler(void); +void TMRA_11_Cmp2_IrqHandler(void); +void TMRA_11_Cmp3_IrqHandler(void); +void TMRA_11_Cmp4_IrqHandler(void); +void TMRA_12_Ovf_IrqHandler(void); +void TMRA_12_Udf_IrqHandler(void); +void TMRA_12_Cmp1_IrqHandler(void); +void TMRA_12_Cmp2_IrqHandler(void); +void TMRA_12_Cmp3_IrqHandler(void); +void TMRA_12_Cmp4_IrqHandler(void); +void EMB_GR0_IrqHandler(void); +void EMB_GR1_IrqHandler(void); +void EMB_GR2_IrqHandler(void); +void EMB_GR3_IrqHandler(void); +void EMB_GR4_IrqHandler(void); +void EMB_GR5_IrqHandler(void); +void EMB_GR6_IrqHandler(void); +void USART1_RxError_IrqHandler(void); +void USART1_RxFull_IrqHandler(void); +void USART1_TxEmpty_IrqHandler(void); +void USART1_TxComplete_IrqHandler(void); +void USART1_RxTO_IrqHandler(void); +void USART2_RxError_IrqHandler(void); +void USART2_RxFull_IrqHandler(void); +void USART2_TxEmpty_IrqHandler(void); +void USART2_TxComplete_IrqHandler(void); +void USART2_RxTO_IrqHandler(void); +void USART3_RxError_IrqHandler(void); +void USART3_RxFull_IrqHandler(void); +void USART3_TxEmpty_IrqHandler(void); +void USART3_TxComplete_IrqHandler(void); +void USART4_RxError_IrqHandler(void); +void USART4_RxFull_IrqHandler(void); +void USART4_TxEmpty_IrqHandler(void); +void USART4_TxComplete_IrqHandler(void); +void USART5_LinBreakField_IrqHandler(void); +void USART5_LinWakeup_IrqHandler(void); +void USART5_RxError_IrqHandler(void); +void USART5_RxFull_IrqHandler(void); +void USART5_TxEmpty_IrqHandler(void); +void USART5_TxComplete_IrqHandler(void); +void USART6_RxError_IrqHandler(void); +void USART6_RxFull_IrqHandler(void); +void USART6_TxEmpty_IrqHandler(void); +void USART6_TxComplete_IrqHandler(void); +void USART6_RxTO_IrqHandler(void); +void USART7_RxError_IrqHandler(void); +void USART7_RxFull_IrqHandler(void); +void USART7_TxEmpty_IrqHandler(void); +void USART7_TxComplete_IrqHandler(void); +void USART7_RxTO_IrqHandler(void); +void USART8_RxError_IrqHandler(void); +void USART8_RxFull_IrqHandler(void); +void USART8_TxEmpty_IrqHandler(void); +void USART8_TxComplete_IrqHandler(void); +void USART9_RxError_IrqHandler(void); +void USART9_RxFull_IrqHandler(void); +void USART9_TxEmpty_IrqHandler(void); +void USART9_TxComplete_IrqHandler(void); +void USART10_LinBreakField_IrqHandler(void); +void USART10_LinWakeup_IrqHandler(void); +void USART10_RxError_IrqHandler(void); +void USART10_RxFull_IrqHandler(void); +void USART10_TxEmpty_IrqHandler(void); +void USART10_TxComplete_IrqHandler(void); +void SPI1_RxFull_IrqHandler(void); +void SPI1_TxEmpty_IrqHandler(void); +void SPI1_Error_IrqHandler(void); +void SPI1_Idle_IrqHandler(void); +void SPI2_RxFull_IrqHandler(void); +void SPI2_TxEmpty_IrqHandler(void); +void SPI2_Error_IrqHandler(void); +void SPI2_Idle_IrqHandler(void); +void SPI3_RxFull_IrqHandler(void); +void SPI3_TxEmpty_IrqHandler(void); +void SPI3_Error_IrqHandler(void); +void SPI3_Idle_IrqHandler(void); +void SPI4_RxFull_IrqHandler(void); +void SPI4_TxEmpty_IrqHandler(void); +void SPI4_Error_IrqHandler(void); +void SPI4_Idle_IrqHandler(void); +void SPI5_RxFull_IrqHandler(void); +void SPI5_TxEmpty_IrqHandler(void); +void SPI5_Error_IrqHandler(void); +void SPI5_Idle_IrqHandler(void); +void SPI6_RxFull_IrqHandler(void); +void SPI6_TxEmpty_IrqHandler(void); +void SPI6_Error_IrqHandler(void); +void SPI6_Idle_IrqHandler(void); +void CAN1_IrqHandler(void); +void CAN2_IrqHandler(void); +void I2S1_Tx_IrqHandler(void); +void I2S1_Rx_IrqHandler(void); +void I2S1_Error_IrqHandler(void); +void I2S2_Tx_IrqHandler(void); +void I2S2_Rx_IrqHandler(void); +void I2S2_Error_IrqHandler(void); +void I2S3_Tx_IrqHandler(void); +void I2S3_Rx_IrqHandler(void); +void I2S3_Error_IrqHandler(void); +void I2S4_Tx_IrqHandler(void); +void I2S4_Rx_IrqHandler(void); +void I2S4_Error_IrqHandler(void); +void USBFS_Global_IrqHandler(void); +void SDIOC1_Normal_IrqHandler(void); +void SDIOC1_Error_IrqHandler(void); +void SDIOC2_Normal_IrqHandler(void); +void SDIOC2_Error_IrqHandler(void); +void ETH_Global_IrqHandler(void); +void ETH_Wakeup_IrqHandler(void); +void I2C1_RxFull_IrqHandler(void); +void I2C1_TxComplete_IrqHandler(void); +void I2C1_TxEmpty_IrqHandler(void); +void I2C1_Error_IrqHandler(void); +void I2C2_RxFull_IrqHandler(void); +void I2C2_TxComplete_IrqHandler(void); +void I2C2_TxEmpty_IrqHandler(void); +void I2C2_Error_IrqHandler(void); +void I2C3_RxFull_IrqHandler(void); +void I2C3_TxComplete_IrqHandler(void); +void I2C3_TxEmpty_IrqHandler(void); +void I2C3_Error_IrqHandler(void); +void I2C4_RxFull_IrqHandler(void); +void I2C4_TxComplete_IrqHandler(void); +void I2C4_TxEmpty_IrqHandler(void); +void I2C4_Error_IrqHandler(void); +void I2C5_RxFull_IrqHandler(void); +void I2C5_TxComplete_IrqHandler(void); +void I2C5_TxEmpty_IrqHandler(void); +void I2C5_Error_IrqHandler(void); +void I2C6_RxFull_IrqHandler(void); +void I2C6_TxComplete_IrqHandler(void); +void I2C6_TxEmpty_IrqHandler(void); +void I2C6_Error_IrqHandler(void); +void PWC_LVD1_IrqHandler(void); +void PWC_LVD2_IrqHandler(void); +void FCM_Error_IrqHandler(void); +void FCM_End_IrqHandler(void); +void FCM_Ovf_IrqHandler(void); +void CTC_Udf_IrqHandler(void); +void CTC_Ovf_IrqHandler(void); +void ADC1_SeqA_IrqHandler(void); +void ADC1_SeqB_IrqHandler(void); +void ADC1_Cmp0_IrqHandler(void); +void ADC1_Cmp1_IrqHandler(void); +void ADC1_CmpComb_IrqHandler(void); +void ADC2_SeqA_IrqHandler(void); +void ADC2_SeqB_IrqHandler(void); +void ADC2_Cmp0_IrqHandler(void); +void ADC2_Cmp1_IrqHandler(void); +void ADC2_CmpComb_IrqHandler(void); +void ADC3_SeqA_IrqHandler(void); +void ADC3_SeqB_IrqHandler(void); +void ADC3_Cmp0_IrqHandler(void); +void ADC3_Cmp1_IrqHandler(void); +void ADC3_CmpComb_IrqHandler(void); +void NFC_IrqHandler(void); + +/** + * @} + */ + +#endif /* LL_INTERRUPTS_SHARE_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32F4A0_LL_SHARE_INTERRUPTS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx.h new file mode 100644 index 00000000..f13ed6af --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx.h @@ -0,0 +1,66 @@ +/** + ******************************************************************************* + * @file hc32f4xx.h + * @brief This file contains the common part of the HC32 series. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32F4XX_H__ +#define __HC32F4XX_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +/** + * @brief HC32F4xx Device Include + */ +#if defined(HC32F4A0) +#include +#include +#else +#error "Please select first the target HC32xxxx device used in your application (in hc32xxxx.h file)" +#endif + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32F4XX_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx_conf.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx_conf.h new file mode 100644 index 00000000..52184d4e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/inc/hc32f4xx_conf.h @@ -0,0 +1,210 @@ +/** + ******************************************************************************* + * @file template/source/hc32f4xx_conf.h + * @brief This file contains HC32 Series Device Driver Library usage management. + @verbatim + Change Logs: + Date Author Notes + 2022-04-28 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __HC32F4XX_CONF_H__ +#define __HC32F4XX_CONF_H__ + +/******************************************************************************* + * Include files + ******************************************************************************/ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/** + * @brief This is the list of modules to be used in the Device Driver Library. + * Select the modules you need to use to DDL_ON. + * @note LL_ICG_ENABLE must be turned on(DDL_ON) to ensure that the chip works + * properly. + * @note LL_UTILITY_ENABLE must be turned on(DDL_ON) if using Device Driver + * Library. + * @note LL_PRINT_ENABLE must be turned on(DDL_ON) if using printf function. + */ +#define LL_ICG_ENABLE (DDL_ON) +#define LL_UTILITY_ENABLE (DDL_ON) +#define LL_PRINT_ENABLE (DDL_OFF) + +#define LL_ADC_ENABLE (DDL_ON) +#define LL_AES_ENABLE (DDL_ON) +#define LL_AOS_ENABLE (DDL_ON) +#define LL_CAN_ENABLE (DDL_ON) +#define LL_CLK_ENABLE (DDL_ON) +#define LL_CMP_ENABLE (DDL_ON) +#define LL_CRC_ENABLE (DDL_ON) +#define LL_CTC_ENABLE (DDL_ON) +#define LL_DAC_ENABLE (DDL_ON) +#define LL_DCU_ENABLE (DDL_ON) +#define LL_DMA_ENABLE (DDL_ON) +#define LL_DMC_ENABLE (DDL_ON) +#define LL_DVP_ENABLE (DDL_ON) +#define LL_EFM_ENABLE (DDL_ON) +#define LL_EMB_ENABLE (DDL_ON) +#define LL_ETH_ENABLE (DDL_ON) +#define LL_EVENT_PORT_ENABLE (DDL_OFF) +#define LL_FCG_ENABLE (DDL_ON) +#define LL_FCM_ENABLE (DDL_ON) +#define LL_FMAC_ENABLE (DDL_ON) +#define LL_GPIO_ENABLE (DDL_ON) +#define LL_HASH_ENABLE (DDL_ON) +#define LL_HRPWM_ENABLE (DDL_ON) +#define LL_I2C_ENABLE (DDL_ON) +#define LL_I2S_ENABLE (DDL_ON) +#define LL_INTERRUPTS_ENABLE (DDL_ON) +#define LL_INTERRUPTS_SHARE_ENABLE (DDL_ON) +#define LL_KEYSCAN_ENABLE (DDL_ON) +#define LL_MAU_ENABLE (DDL_ON) +#define LL_MDIO_ENABLE (DDL_OFF) +#define LL_MPU_ENABLE (DDL_ON) +#define LL_NFC_ENABLE (DDL_ON) +#define LL_OTS_ENABLE (DDL_ON) +#define LL_PLA_ENABLE (DDL_OFF) +#define LL_PWC_ENABLE (DDL_ON) +#define LL_QSPI_ENABLE (DDL_ON) +#define LL_RMU_ENABLE (DDL_ON) +#define LL_RTC_ENABLE (DDL_ON) +#define LL_SDIOC_ENABLE (DDL_ON) +#define LL_SMC_ENABLE (DDL_ON) +#define LL_SPI_ENABLE (DDL_ON) +#define LL_SRAM_ENABLE (DDL_ON) +#define LL_SWDT_ENABLE (DDL_ON) +#define LL_TMR0_ENABLE (DDL_ON) +#define LL_TMR2_ENABLE (DDL_ON) +#define LL_TMR4_ENABLE (DDL_ON) +#define LL_TMR6_ENABLE (DDL_ON) +#define LL_TMRA_ENABLE (DDL_ON) +#define LL_TRNG_ENABLE (DDL_ON) +#define LL_USART_ENABLE (DDL_ON) +#define LL_USB_ENABLE (DDL_ON) +#define LL_VREF_ENABLE (DDL_OFF) +#define LL_WDT_ENABLE (DDL_ON) + +/** + * @brief The following is a list of currently supported BSP boards. + */ +#define BSP_EV_HC32F4A0_LQFP176 (1U) +#define BSP_EV_HC32F4A0_LQFP176_MEM (2U) +#define BSP_EV_HC32F460_LQFP100_V1 (3U) +#define BSP_EV_HC32F460_LQFP100_V2 (4U) +#define BSP_EV_HC32F451_LQFP100 (5U) +#define BSP_EV_HC32F452_LQFP100 (6U) +#define BSP_EV_HC32F472_LQFP100 (7U) +#define BSP_SK_HC32F4A0_LQFP100 (8U) + +/** + * @brief The macro BSP_EV_HC32F4XX is used to specify the BSP board currently + * in use. + * The value should be set to one of the list of currently supported BSP boards. + * @note If there is no supported BSP board or the BSP function is not used, + * the value needs to be set to 0U. + */ +#define BSP_EV_HC32F4XX (BSP_EV_HC32F4A0_LQFP176) + +/** + * @brief This is the list of BSP components to be used. + * Select the components you need to use to DDL_ON. + */ +#define BSP_24CXX_ENABLE (DDL_OFF) +#define BSP_CY62167EV30LL_ENABLE (DDL_OFF) +#define BSP_IS42S16400J7TLI_ENABLE (DDL_OFF) +#define BSP_IS62WV51216_ENABLE (DDL_OFF) +#define BSP_MT29F2G08AB_ENABLE (DDL_OFF) +#define BSP_NT35510_ENABLE (DDL_OFF) +#define BSP_OV5640_ENABLE (DDL_OFF) +#define BSP_S29GL064N90TFI03_ENABLE (DDL_OFF) +#define BSP_TCA9539_ENABLE (DDL_OFF) +#define BSP_W25QXX_ENABLE (DDL_OFF) +#define BSP_WM8731_ENABLE (DDL_OFF) + +/** + * @brief Ethernet and PHY Configuration. + */ +/* MAC ADDRESS */ +#define ETH_MAC_ADDR0 (0x02U) +#define ETH_MAC_ADDR1 (0x00U) +#define ETH_MAC_ADDR2 (0x00U) +#define ETH_MAC_ADDR3 (0x00U) +#define ETH_MAC_ADDR4 (0x00U) +#define ETH_MAC_ADDR5 (0x00U) + +/* PHY(RTL8201F) Address*/ +#define ETH_PHY_ADDR (0x00U) + +/* PHY Configuration delay(ms) */ +#define ETH_PHY_RST_DELAY (0x0080UL) +#define ETH_PHY_CONFIG_DELAY (0x0040UL) +#define ETH_PHY_RD_TIMEOUT (0x0005UL) +#define ETH_PHY_WR_TIMEOUT (0x0005UL) + +/* Common PHY Registers */ +#define PHY_BCR (0x00U) /*!< Basic Control Register */ +#define PHY_BSR (0x01U) /*!< Basic Status Register */ + +#define PHY_SOFT_RESET (0x8000U) /*!< PHY Soft Reset */ +#define PHY_LOOPBACK (0x4000U) /*!< Select loop-back mode */ +#define PHY_FULLDUPLEX_100M (0x2100U) /*!< SET the full-duplex mode at 100 Mb/s */ +#define PHY_HALFDUPLEX_100M (0x2000U) /*!< SET the half-duplex mode at 100 Mb/s */ +#define PHY_FULLDUPLEX_10M (0x0100U) /*!< SET the full-duplex mode at 10 Mb/s */ +#define PHY_HALFDUPLEX_10M (0x0000U) /*!< SET the half-duplex mode at 10 Mb/s */ +#define PHY_AUTONEGOTIATION (0x1000U) /*!< Enable auto-negotiation function */ +#define PHY_POWERDOWN (0x0800U) /*!< Select the power down mode */ +#define PHY_ISOLATE (0x0400U) /*!< Isolate PHY from MII */ +#define PHY_RESTART_AUTONEGOTIATION (0x0200U) /*!< Restart auto-negotiation function */ + +#define PHY_100BASE_TX_FD (0x4000U) /*!< 100Base-TX full duplex support */ +#define PHY_100BASE_TX_HD (0x2000U) /*!< 100Base-TX half duplex support */ +#define PHY_10BASE_T_FD (0x1000U) /*!< 10Base-T full duplex support */ +#define PHY_10BASE_T_HD (0x0800U) /*!< 10Base-T half duplex support */ +#define PHY_AUTONEGO_COMPLETE (0x0020U) /*!< Auto-Negotiation process completed */ +#define PHY_LINK_STATUS (0x0004U) /*!< Valid link established */ +#define PHY_JABBER_DETECTION (0x0002U) /*!< Jabber condition detected */ + +/** + * @brief The macro is used to re-define main function in system_device.c(eg. device=hc32f4a0). + * @note Set value to non-zero if re-define main function. + */ +#define RE_DEFINE_MAIN (0) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + * Global function prototypes (definition in C source) + ******************************************************************************/ + +#ifdef __cplusplus +} +#endif + +#endif /* __HC32F4XX_CONF_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/Makefile new file mode 100644 index 00000000..7254a2cb --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/Makefile @@ -0,0 +1,51 @@ +SRC_FILES := hc32_ll.c hc32_ll_clk.c hc32_ll_icg.c hc32_ll_utility.c hc32_ll_fcg.c hc32_ll_interrupts.c hc32_ll_pwc.c hc32_ll_aos.c hc32_ll_sram.c hc32_ll_efm.c hc32f4a0_ll_interrupts_share.c hc32_ll_gpio.c hc32_ll_rmu.c hc32_ll_tmr0.c hc32_ll_dma.c + +ifeq ($(CONFIG_BSP_USING_UART),y) + SRC_FILES += hc32_ll_usart.c +endif + +ifeq ($(CONFIG_BSP_USING_ADC),y) + SRC_FILES += hc32_ll_adc.c +endif + +ifeq ($(CONFIG_BSP_USING_DAC),y) + SRC_FILES += hc32_ll_dac.c hc32_ll_mau.c +endif + +ifeq ($(CONFIG_BSP_USING_SDIO),y) + SRC_FILES += hc32_ll_sdioc.c +endif + +ifeq ($(CONFIG_BSP_USING_SPI),y) + SRC_FILES += hc32_ll_spi.c +endif + +ifeq ($(CONFIG_BSP_USING_QSPI_FLASH),y) + SRC_FILES += hc32_ll_qspi.c +endif + +ifeq ($(CONFIG_BSP_USING_I2C),y) + SRC_FILES += hc32_ll_i2c.c +endif + +ifeq ($(CONFIG_BSP_USING_LWIP),y) + SRC_FILES += hc32_ll_eth.c +endif + +ifeq ($(CONFIG_BSP_USING_USB),y) + SRC_FILES += hc32_ll_usb.c +endif + +ifeq ($(CONFIG_BSP_USING_RTC),y) + SRC_FILES += hc32_ll_rtc.c +endif + +ifeq ($(CONFIG_BSP_USING_WDT),y) + SRC_FILES += hc32_ll_wdt.c +endif + +ifeq ($(CONFIG_BSP_USING_CAN),y) + SRC_FILES += hc32_ll_can.c +endif + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll.c new file mode 100644 index 00000000..e8492b76 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll.c @@ -0,0 +1,170 @@ +/** + ******************************************************************************* + * @file hc32_ll.c + * @brief This file provides firmware functions to low-level drivers (LL). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_Global Global + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup LL_Global_Functions LL Global Functions + * @{ + */ +void LL_PERIPH_WE(uint32_t u32Peripheral) +{ +#if (LL_EFM_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_EFM) != 0UL) { + /* Unlock all EFM registers */ + EFM_REG_Unlock(); + } +#endif +#if (LL_FCG_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_FCG) != 0UL) { + /* Unlock FCG register */ + PWC_FCG0_REG_Unlock(); + } +#endif +#if (LL_GPIO_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_GPIO) != 0UL) { + /* Unlock GPIO register: PSPCR, PCCR, PINAER, PCRxy, PFSRxy */ + GPIO_REG_Unlock(); + } +#endif +#if (LL_MPU_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_MPU) != 0UL) { + /* Unlock all MPU registers */ + MPU_REG_Unlock(); + } +#endif +#if (LL_PWC_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_LVD) != 0UL) { + /* Unlock LVD registers, @ref PWC_REG_Write_Unlock_Code for details */ + PWC_REG_Unlock(PWC_UNLOCK_CODE2); + } +#endif +#if (LL_PWC_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_PWC_CLK_RMU) != 0UL) { + /* Unlock PWC, CLK, RMU registers, @ref PWC_REG_Write_Unlock_Code for details */ + PWC_REG_Unlock(PWC_UNLOCK_CODE0 | PWC_UNLOCK_CODE1); + } +#endif +#if (LL_SRAM_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_SRAM) != 0UL) { + /* Unlock SRAM register: WTCR, CKCR */ + SRAM_REG_Unlock(); + } +#endif +} + +void LL_PERIPH_WP(uint32_t u32Peripheral) +{ +#if (LL_EFM_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_EFM) != 0UL) { + /* Lock all EFM registers */ + EFM_REG_Lock(); + } +#endif +#if (LL_FCG_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_FCG) != 0UL) { + /* Lock FCG register */ + PWC_FCG0_REG_Lock(); + } +#endif +#if (LL_GPIO_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_GPIO) != 0UL) { + /* Unlock GPIO register: PSPCR, PCCR, PINAER, PCRxy, PFSRxy */ + GPIO_REG_Lock(); + } +#endif +#if (LL_MPU_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_MPU) != 0UL) { + /* Lock all MPU registers */ + MPU_REG_Lock(); + } +#endif +#if (LL_PWC_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_LVD) != 0UL) { + /* Lock LVD registers, @ref PWC_REG_Write_Unlock_Code for details */ + PWC_REG_Lock(PWC_UNLOCK_CODE2); + } +#endif +#if (LL_PWC_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_PWC_CLK_RMU) != 0UL) { + /* Lock PWC, CLK, RMU registers, @ref PWC_REG_Write_Unlock_Code for details */ + PWC_REG_Lock(PWC_UNLOCK_CODE0 | PWC_UNLOCK_CODE1); + } +#endif +#if (LL_SRAM_ENABLE == DDL_ON) + if ((u32Peripheral & LL_PERIPH_SRAM) != 0UL) { + /* Lock SRAM register: WTCR, CKCR */ + SRAM_REG_Lock(); + } +#endif +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_adc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_adc.c new file mode 100644 index 00000000..c03a0e57 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_adc.c @@ -0,0 +1,1174 @@ +/** + ******************************************************************************* + * @file hc32_ll_adc.c + * @brief This file provides firmware functions to manage the Analog-to-Digital + * Converter(ADC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_adc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_ADC ADC + * @brief Analog-to-Digital Converter Driver Library + * @{ + */ + +#if (LL_ADC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ADC_Local_Macros ADC Local Macros + * @{ + */ +/** + * @defgroup ADC_PGA_En ADC PGA Function Control + * @{ + */ +#define ADC_PGA_DISABLE (0x0U) +#define ADC_PGA_ENABLE (0xEU) +/** + * @} + */ + +/** + * @defgroup ADC_AWD_DR_CHSR ADC AWD DR CHSR + * @{ + */ +#define ADC_AWDx_DR(awd, reg_base) (*(__IO uint16_t *)((uint32_t)(reg_base) + ((uint32_t)(awd) * 8U))) +#define ADC_AWDx_CHSR(awd, reg_base) (*(__IO uint8_t *)((uint32_t)(reg_base) + ((uint32_t)(awd) * 8U))) +/** + * @} + */ + +/** + * @defgroup ADC_Channel_Max ADC Channel Max + * @{ + */ +#define ADC1_CH_MAX (ADC_CH15) +#define ADC2_CH_MAX (ADC_CH15) +#define ADC3_CH_MAX (ADC_CH19) +#define ADC_REMAP_CH_MAX (ADC_CH15) +#define ADC_REMAP_PIN_MAX (ADC12_PIN_PC5) +#define ADC_SSTR_NUM (16U) + +/** + * @} + */ + +/** + * @defgroup ADC_Check_Parameters_Validity ADC check parameters validity + * @{ + */ +#define IS_ADC_1BIT_MASK(x) (((x) != 0U) && (((x) & ((x) - 1U)) == 0U)) + +#define IS_ADC_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +/* ADC unit check */ +#define IS_ADC_UNIT(x) \ +( ((x) == CM_ADC1) || \ + ((x) == CM_ADC2) || \ + ((x) == CM_ADC3)) + +#define IS_ADC_SEQ(x) (((x) == ADC_SEQ_A) || ((x) == ADC_SEQ_B)) + +/* ADC channel check */ +#define IS_ADC_CH(adc, ch) \ +( (((adc) == CM_ADC1) && ((ch) <= ADC1_CH_MAX)) || \ + (((adc) == CM_ADC2) && ((ch) <= ADC2_CH_MAX)) || \ + (((adc) == CM_ADC3) && ((ch) <= ADC3_CH_MAX))) + +#define IS_ADC_SCAN_MD(x) \ +( ((x) == ADC_MD_SEQA_SINGLESHOT) || \ + ((x) == ADC_MD_SEQA_CONT) || \ + ((x) == ADC_MD_SEQA_SEQB_SINGLESHOT) || \ + ((x) == ADC_MD_SEQA_CONT_SEQB_SINGLESHOT)) + +#define IS_ADC_RESOLUTION(x) \ +( ((x) == ADC_RESOLUTION_8BIT) || \ + ((x) == ADC_RESOLUTION_10BIT) || \ + ((x) == ADC_RESOLUTION_12BIT)) + +#define IS_ADC_HARDTRIG(x) \ +( ((x) == ADC_HARDTRIG_ADTRG_PIN) || \ + ((x) == ADC_HARDTRIG_EVT0) || \ + ((x) == ADC_HARDTRIG_EVT1) || \ + ((x) == ADC_HARDTRIG_EVT0_EVT1)) + +#define IS_ADC_DATAALIGN(x) \ +( ((x) == ADC_DATAALIGN_RIGHT) || \ + ((x) == ADC_DATAALIGN_LEFT)) + +#define IS_ADC_SEQA_RESUME_MD(x) \ +( ((x) == ADC_SEQA_RESUME_SCAN_CONT) || \ + ((x) == ADC_SEQA_RESUME_SCAN_RESTART)) + +#define IS_ADC_SAMPLE_TIME(x) ((x) >= 5U) + +#define IS_ADC_INT(x) IS_ADC_BIT_MASK(x, ADC_INT_ALL) + +#define IS_ADC_FLAG(x) IS_ADC_BIT_MASK(x, ADC_FLAG_ALL) + +/* Scan-average. */ +#define IS_ADC_AVG_CNT(x) (((x) | ADC_AVG_CNT256) == ADC_AVG_CNT256) + +/* Extended channel. */ +#define IS_ADC_EXTCH_SRC(x) \ +( ((x) == ADC_EXTCH_EXTERN_ANALOG_PIN) || \ + ((x) == ADC_EXTCH_INTERN_ANALOG_SRC)) + +/* Channel remap. */ +#define IS_ADC_REMAP_PIN(adc, pin) (IS_ADC_UNIT(adc) && ((pin) <= ADC_REMAP_PIN_MAX)) +#define IS_ADC_REMAP_CH(adc, ch) (IS_ADC_UNIT(adc) && ((ch) <= ADC_REMAP_CH_MAX)) + +/* Sync mode. */ +#define IS_ADC_SYNC_MD(x) \ +( ((x) == ADC_SYNC_SINGLE_DELAY_TRIG) || \ + ((x) == ADC_SYNC_SINGLE_PARALLEL_TRIG) || \ + ((x) == ADC_SYNC_CYCLIC_DELAY_TRIG) || \ + ((x) == ADC_SYNC_CYCLIC_PARALLEL_TRIG)) + +#define IS_ADC_SYNC(x) (((x) == ADC_SYNC_ADC1_ADC2) || ((x) == ADC_SYNC_ADC1_ADC2_ADC3)) + +/* Analog watchdog. */ +#define IS_ADC_AWD_MD(x) \ +( ((x) == ADC_AWD_MD_CMP_OUT) || \ + ((x) == ADC_AWD_MD_CMP_IN)) + +#define IS_ADC_AWD(x) ((x) <= ADC_AWD1) + +/* AWD flag check */ +#define IS_ADC_AWD_FLAG(x) IS_ADC_BIT_MASK(x, ADC_AWD_FLAG_ALL) + +/* Two AWD units */ +#define IS_ADC_AWD_COMB_MD(x) \ +( ((x) == ADC_AWD_COMB_INVD) || \ + ((x) == ADC_AWD_COMB_OR) || \ + ((x) == ADC_AWD_COMB_AND) || \ + ((x) == ADC_AWD_COMB_XOR)) + +#define IS_ADC_AWD_INT(x) IS_ADC_BIT_MASK(x, ADC_AWD_INT_ALL) + +/* Sample hold. */ +#define IS_ADC_SPLHOLD_SPLTIME(x) ((x) >= 4U) + +#define IS_ADC_SPLHOLD_UNIT(x) ((x) == CM_ADC1) + +#define IS_ADC_SH_CH(x) ((x) <= ADC_CH2) + +/* PGA */ +#define IS_ADC_PGA_GAIN(x) ((x) <= ADC_PGA_GAIN_32) + +#define IS_ADC_PGA_VSS(x) (((x) == ADC_PGA_VSS_PGAVSS) || ((x) == ADC_PGA_VSS_AVSS)) + +/* PGA unit */ +#define IS_ADC_PGA(adc, pga) \ +( (((adc) == CM_ADC1) && ((pga) <= ADC_PGA3)) || \ + (((adc) == CM_ADC2) && ((pga) == ADC_PGA4))) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup ADC_Global_Functions ADC Global Functions + * @{ + */ + +/** + * @brief Initializes the specified ADC peripheral according to the specified parameters + * in the structure pstcAdcInit. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] pstcAdcInit Pointer to a @ref stc_adc_init_t structure that contains the + * configuration information for the specified ADC. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcAdcInit == NULL. + */ +int32_t ADC_Init(CM_ADC_TypeDef *ADCx, const stc_adc_init_t *pstcAdcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + + if (pstcAdcInit != NULL) { + DDL_ASSERT(IS_ADC_SCAN_MD(pstcAdcInit->u16ScanMode)); + DDL_ASSERT(IS_ADC_RESOLUTION(pstcAdcInit->u16Resolution)); + DDL_ASSERT(IS_ADC_DATAALIGN(pstcAdcInit->u16DataAlign)); + + /* Configures scan mode, resolution, data align. */ + WRITE_REG16(ADCx->CR0, pstcAdcInit->u16ScanMode | \ + pstcAdcInit->u16Resolution | \ + pstcAdcInit->u16DataAlign); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Deinitializes the specified ADC peripheral registers to their default reset values. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @retval None + */ +void ADC_DeInit(CM_ADC_TypeDef *ADCx) +{ + /* SSTRx */ + uint8_t i; + __IO uint8_t *reg8SSTR; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + + /* Stop the ADC. */ + WRITE_REG8(ADCx->STR, 0U); + + /* Set the registers to reset value. */ + WRITE_REG16(ADCx->CR0, 0x0U); + WRITE_REG16(ADCx->CR1, 0x0U); + WRITE_REG16(ADCx->TRGSR, 0x0U); + WRITE_REG32(ADCx->CHSELRA, 0x0U); + WRITE_REG32(ADCx->CHSELRB, 0x0U); + WRITE_REG8(ADCx->ICR, 0x03U); + /* AVCHSELR */ + WRITE_REG32(ADCx->AVCHSELR, 0x0U); + + /* SSTRx */ + reg8SSTR = (__IO uint8_t *)((uint32_t)&ADCx->SSTR0); + for (i = 0U; i < ADC_SSTR_NUM; i++) { + reg8SSTR[i] = 0x0BU; + } + + /* SSTRL */ + if (ADCx == CM_ADC3) { + WRITE_REG8(ADCx->SSTRL, 0x0BU); + } + + /* CHMUXRx */ + WRITE_REG16(ADCx->CHMUXR0, 0x3210U); + WRITE_REG16(ADCx->CHMUXR1, 0x7654U); + WRITE_REG16(ADCx->CHMUXR2, 0xBA98U); + WRITE_REG16(ADCx->CHMUXR3, 0xFEDCU); + + /* ISR clearing */ + WRITE_REG8(ADCx->ISCLRR, 0x13U); + + /* Sync mode */ + WRITE_REG16(ADCx->SYNCCR, 0x0U); + + /* Analog watchdog */ + WRITE_REG16(ADCx->AWDCR, 0x0U); + WRITE_REG8(ADCx->AWDSCLRR, 0x13U); + WRITE_REG16(ADCx->AWD0DR0, 0x0U); + WRITE_REG16(ADCx->AWD0DR1, 0xFFFFU); + WRITE_REG16(ADCx->AWD1DR0, 0x0U); + WRITE_REG16(ADCx->AWD1DR1, 0xFFFFU); + WRITE_REG8(ADCx->AWD0CHSR, 0x0U); + WRITE_REG8(ADCx->AWD1CHSR, 0x0U); + + /* Sample hold */ + WRITE_REG16(ADCx->SHCR, 0x0U); + + /* PGA and OPA */ + if (ADCx == CM_ADC1) { + WRITE_REG8(ADCx->PGACR1, 0x0U); + WRITE_REG8(ADCx->PGACR2, 0x0U); + WRITE_REG8(ADCx->PGACR3, 0x0U); + WRITE_REG8(ADCx->PGAVSSENR, 0x0U); + } else if (ADCx == CM_ADC2) { + WRITE_REG8(ADCx->PGACR1, 0x0U); + WRITE_REG8(ADCx->PGAVSSENR, 0x0U); + } else { + /* rsvd */ + } +} + +/** + * @brief Set each @ref stc_adc_init_t field to default value. + * @param [in] pstcAdcInit Pointer to a @ref stc_adc_init_t structure + * whose fields will be set to default values. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcAdcInit == NULL. + */ +int32_t ADC_StructInit(stc_adc_init_t *pstcAdcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcAdcInit != NULL) { + pstcAdcInit->u16ScanMode = ADC_MD_SEQA_SINGLESHOT; + pstcAdcInit->u16Resolution = ADC_RESOLUTION_12BIT; + pstcAdcInit->u16DataAlign = ADC_DATAALIGN_RIGHT; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Enable or disable the specified ADC channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Seq The sequence whose channel specified by 'u8Ch' will be enabled or disabled. + * This parameter can be a value of @ref ADC_Sequence + * @arg ADC_SEQ_A: ADC sequence A. + * @arg ADC_SEQ_B: ADC sequence B. + * @param [in] u8Ch The ADC channel. + * This parameter can be values of @ref ADC_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @note Sequence A and Sequence B CAN NOT include the same channel! + * @note Sequence A can always started by software(by calling @ref ADC_Start()), + * regardless of whether the hardware trigger source is valid or not. + * @note Sequence B must be specified a valid hard trigger by calling functions @ref ADC_TriggerConfig() + * and @ref ADC_TriggerCmd(). + */ +void ADC_ChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, uint8_t u8Ch, en_functional_state_t enNewState) +{ + uint32_t u32CHSELAddr; + + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + DDL_ASSERT(IS_ADC_SEQ(u8Seq)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32CHSELAddr = (uint32_t)&ADCx->CHSELRA + (u8Seq * 4UL); + if (enNewState == ENABLE) { + /* Enable the specified channel. */ + SET_REG32_BIT(RW_MEM32(u32CHSELAddr), 1UL << u8Ch); + } else { + /* Disable the specified channel. */ + CLR_REG32_BIT(RW_MEM32(u32CHSELAddr), 1UL << u8Ch); + } +} + +/** + * @brief Set sampling time for the specified channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch The channel to be set sampling time. + * This parameter can be values of @ref ADC_Channel + * @param [in] u8SampleTime Sampling time for the channel that specified by 'u8Ch'. + * @retval None + */ +void ADC_SetSampleTime(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, uint8_t u8SampleTime) +{ + uint32_t u32Addr; + + DDL_ASSERT(IS_ADC_SAMPLE_TIME(u8SampleTime)); + + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + if (u8Ch < ADC_SSTR_NUM) { + u32Addr = (uint32_t)&ADCx->SSTR0 + u8Ch; + WRITE_REG8(RW_MEM8(u32Addr), u8SampleTime); + } else { + WRITE_REG8(ADCx->SSTRL, u8SampleTime); + } + +} + +/** + * @brief Set scan-average count. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u16AverageCount Scan-average count. + * This parameter can be a value of @ref ADC_Average_Count + * @arg ADC_AVG_CNT2: 2 consecutive average conversions. + * @arg ADC_AVG_CNT4: 4 consecutive average conversions. + * @arg ADC_AVG_CNT8: 8 consecutive average conversions. + * @arg ADC_AVG_CNT16: 16 consecutive average conversions. + * @arg ADC_AVG_CNT32: 32 consecutive average conversions. + * @arg ADC_AVG_CNT64: 64 consecutive average conversions. + * @arg ADC_AVG_CNT128: 128 consecutive average conversions. + * @arg ADC_AVG_CNT256: 256 consecutive average conversions. + * @retval None + */ +void ADC_ConvDataAverageConfig(CM_ADC_TypeDef *ADCx, uint16_t u16AverageCount) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AVG_CNT(u16AverageCount)); + MODIFY_REG16(ADCx->CR0, ADC_CR0_AVCNT, u16AverageCount); +} + +/** + * @brief Enable or disable conversion data average calculation channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch The ADC channel. + * This parameter can be values of @ref ADC_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_ConvDataAverageChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG32_BIT(ADCx->AVCHSELR, 1UL << u8Ch); + } else { + CLR_REG32_BIT(ADCx->AVCHSELR, 1UL << u8Ch); + } +} + +/** + * @brief Specifies the analog input source of extended channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8ExtChSrc The analog input source of extended channel. + * This paramter can be a value of @ref ADC_Ext_Ch_Analog_Src + * @retval None + */ +void ADC_SetExtChSrc(CM_ADC_TypeDef *ADCx, uint8_t u8ExtChSrc) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_EXTCH_SRC(u8ExtChSrc)); + WRITE_REG8(ADCx->EXCHSELR, u8ExtChSrc); +} + +/** + * @brief Specifies the hard trigger for the specified ADC sequence. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADCx or CM_ADC + * @param [in] u8Seq The sequence to be configured. + * This parameter can be a value of @ref ADC_Sequence + * @arg ADC_SEQ_A: Sequence A. + * @arg ADC_SEQ_B: Sequence B. + * @param [in] u16TriggerSel Hard trigger selection. This parameter can be a value of @ref ADC_Hard_Trigger_Sel + * @arg ADC_HARDTRIG_ADTRG_PIN: Selects the following edge of pin ADTRG as the trigger of ADC sequence. + * @arg ADC_HARDTRIG_EVT0: Selects an internal event as the trigger of ADC sequence. + This event is specified by register ADCx_ITRGSELR0(x=(null), 1, 2, 3). + * @arg ADC_HARDTRIG_EVT1: Selects an internal event as the trigger of ADC sequence. + This event is specified by register ADCx_ITRGSELR1(x=(null), 1, 2, 3). + * @arg ADC_HARDTRIG_EVT0_EVT1: Selects two internal events as the trigger of ADC sequence. + The two events are specified by register ADCx_ITRGSELR0 and register ADCx_ITRGSELR1. + * @retval None + * @note ADC must be stopped while calling this function. + * @note The trigger source CANNOT be an event that generated by the sequence itself. + */ +void ADC_TriggerConfig(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, uint16_t u16TriggerSel) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_SEQ(u8Seq)); + DDL_ASSERT(IS_ADC_HARDTRIG(u16TriggerSel)); + + u8Seq *= ADC_TRGSR_TRGSELB_POS; + MODIFY_REG16(ADCx->TRGSR, \ + (uint32_t)ADC_TRGSR_TRGSELA << u8Seq, \ + (uint32_t)u16TriggerSel << u8Seq); +} + +/** + * @brief Enable or disable the hard trigger of the specified ADC sequence. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADCx or CM_ADC + * @param [in] u8Seq The sequence to be configured. + * This parameter can be a value of @ref ADC_Sequence + * @arg ADC_SEQ_A: Sequence A. + * @arg ADC_SEQ_B: Sequence B. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note ADC must be stopped while calling this function. + */ +void ADC_TriggerCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Seq, en_functional_state_t enNewState) +{ + uint32_t u32Addr; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_SEQ(u8Seq)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Addr = (uint32_t)&ADCx->TRGSR; + /* Enable bit position: u8Seq * sequence_offset + enable_bit_base. */ + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, (uint32_t)u8Seq * ADC_TRGSR_TRGSELB_POS + ADC_TRGSR_TRGENA_POS), enNewState); +} + +/** + * @brief Enable or disable ADC interrupts. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8IntType ADC interrupt. + * This parameter can be values of @ref ADC_Int_Type + * @arg ADC_INT_EOCA: Interrupt of the end of conversion of sequence A. + * @arg ADC_INT_EOCB: Interrupt of the end of conversion of sequence B. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_IntCmd(CM_ADC_TypeDef *ADCx, uint8_t u8IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_INT(u8IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG8_BIT(ADCx->ICR, u8IntType); + } else { + CLR_REG8_BIT(ADCx->ICR, u8IntType); + } +} + +/** + * @brief Start sequence A conversion. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @retval None + */ +void ADC_Start(CM_ADC_TypeDef *ADCx) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + WRITE_REG8(ADCx->STR, ADC_STR_STRT); +} + +/** + * @brief Stop ADC conversion, both sequence A and sequence B. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @retval None + */ +void ADC_Stop(CM_ADC_TypeDef *ADCx) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + WRITE_REG8(ADCx->STR, 0U); +} + +/** + * @brief Get the ADC value of the specified channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch The ADC channel. + * This parameter can be values of @ref ADC_Channel + * @retval An uint16_t type value of ADC value. + */ +uint16_t ADC_GetValue(const CM_ADC_TypeDef *ADCx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + + return RW_MEM16((uint32_t)&ADCx->DR0 + u8Ch * 2UL); +} + +/** + * @brief Get the status of the specified ADC flag. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Flag ADC status flag. + * This parameter can be a value of @ref ADC_Status_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ADC_GetStatus(const CM_ADC_TypeDef *ADCx, uint8_t u8Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_FLAG(u8Flag)); + + if (READ_REG8_BIT(ADCx->ISR, u8Flag) != 0U) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified ADC flag. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Flag ADC status flag. + * This parameter can be valueS of @ref ADC_Status_Flag + * @retval None + */ +void ADC_ClearStatus(CM_ADC_TypeDef *ADCx, uint8_t u8Flag) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_FLAG(u8Flag)); + + WRITE_REG8(ADCx->ISCLRR, u8Flag); +} + +/** + * @brief Remap the correspondence between ADC channel and analog input pins. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch This parameter can be values of @ref ADC_Channel + * @param [in] u8AdcPin This parameter can be a value of @ref ADC_Remap_Pin + * @retval None + */ +void ADC_ChRemap(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, uint8_t u8AdcPin) +{ + uint8_t u8FieldOfs; + uint8_t u8RegIdx; + __IO uint16_t *regCHMUXR; + + DDL_ASSERT(IS_ADC_REMAP_CH(ADCx, u8Ch)); + DDL_ASSERT(IS_ADC_REMAP_PIN(ADCx, u8AdcPin)); + + regCHMUXR = (__IO uint16_t *)((uint32_t)&ADCx->CHMUXR0); + u8RegIdx = u8Ch / 4U; + u8FieldOfs = (u8Ch % 4U) * 4U; + MODIFY_REG16(regCHMUXR[u8RegIdx], \ + ((uint32_t)ADC_CHMUXR0_CH00MUX << u8FieldOfs), \ + ((uint32_t)u8AdcPin << u8FieldOfs)); +} + +/** + * @brief Get the ADC pin corresponding to the specified ADC channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch ADC channel. + * This parameter can be one of the following values of @ref ADC_Channel + * @retval An uint8_t type value of ADC pin. @ref ADC_Remap_Pin + */ +uint8_t ADC_GetChPin(const CM_ADC_TypeDef *ADCx, uint8_t u8Ch) +{ + uint8_t u8RetPin; + uint8_t u8FieldOfs; + uint8_t u8RegIdx; + __IO uint16_t *regCHMUXR; + + DDL_ASSERT(IS_ADC_REMAP_CH(ADCx, u8Ch)); + + regCHMUXR = (__IO uint16_t *)((uint32_t)&ADCx->CHMUXR0); + u8RegIdx = u8Ch / 4U; + u8FieldOfs = (u8Ch % 4U) * 4U; + u8RetPin = ((uint8_t)(regCHMUXR[u8RegIdx] >> u8FieldOfs)) & 0xFU; + + return u8RetPin; +} + +/** + * @brief Reset channel-pin mapping. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @retval None + */ +void ADC_ResetChMapping(CM_ADC_TypeDef *ADCx) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + + WRITE_REG16(ADCx->CHMUXR0, 0x3210U); + WRITE_REG16(ADCx->CHMUXR1, 0x7654U); + WRITE_REG16(ADCx->CHMUXR2, 0xBA98U); + WRITE_REG16(ADCx->CHMUXR3, 0xFEDCU); +} + +/** + * @brief Configures synchronous mode. + * @param [in] u16SyncUnit Specify the ADC units which work synchronously. + * This parameter can be a value of @ref ADC_Sync_Unit + * @param [in] u16SyncMode Synchronous mode. + * This parameter can be a value of @ref ADC_Sync_Mode + * @arg ADC_SYNC_SINGLE_DELAY_TRIG: Single shot delayed trigger mode. + * When the trigger condition occurs, ADC1 starts first, then ADC2, last ADC3(if has). + * All ADCs scan once. + * @arg ADC_SYNC_SINGLE_PARALLEL_TRIG: Single shot parallel trigger mode. + * When the trigger condition occurs, all ADCs start at the same time. + * All ADCs scan once. + * @arg ADC_SYNC_CYCLIC_DELAY_TRIG: Cyclic delayed trigger mode. + * When the trigger condition occurs, ADC1 starts first, then ADC2, last ADC3(if has). + * All ADCs scan cyclicly(keep scaning till you stop them). + * @arg ADC_SYNC_CYCLIC_PARALLEL_TRIG: Single shot parallel trigger mode. + * When the trigger condition occurs, all ADCs start at the same time. + * All ADCs scan cyclicly(keep scaning till you stop them). + * @param [in] u8TriggerDelay Trigger delay time(ADCLK cycle), range is [1, 255]. + * @retval None + */ +void ADC_SyncModeConfig(uint16_t u16SyncUnit, uint16_t u16SyncMode, uint8_t u8TriggerDelay) +{ + DDL_ASSERT(IS_ADC_SYNC(u16SyncUnit)); + DDL_ASSERT(IS_ADC_SYNC_MD(u16SyncMode)); + + u16SyncMode |= ((uint16_t)((uint32_t)u8TriggerDelay << ADC_SYNCCR_SYNCDLY_POS)) | u16SyncUnit; + MODIFY_REG16(CM_ADC1->SYNCCR, ADC_SYNCCR_SYNCMD | ADC_SYNCCR_SYNCDLY, u16SyncMode); +} + +/** + * @brief Enable or disable synchronous mode. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_SyncModeCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + WRITE_REG32(bCM_ADC1->SYNCCR_b.SYNCEN, enNewState); +} + +/** + * @brief Configures analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be configured. + * This parameter can be a value of @ref ADC_AWD_Unit + * @param [in] u8Ch The channel that to be used as an analog watchdog channel. + * This parameter can be a value of @ref ADC_Channel + * @param [in] pstcAwd Pointer to a @ref stc_adc_awd_config_t structure value that + * contains the configuration information of the AWD. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcAwd == NULL. + */ +int32_t ADC_AWD_Config(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint8_t u8Ch, const stc_adc_awd_config_t *pstcAwd) +{ + uint32_t u32AwdDr0; + uint32_t u32AwdDr1; + uint32_t u32AwdChsr; + uint32_t u32Addr; + uint8_t u8Pos; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + + if (pstcAwd != NULL) { + DDL_ASSERT(IS_ADC_AWD_MD(pstcAwd->u16WatchdogMode)); + + u8Pos = (u8AwdUnit * 4U) + ADC_AWDCR_AWD0MD_POS; + u32Addr = (uint32_t)&ADCx->AWDCR; + u32AwdDr0 = (uint32_t)&ADCx->AWD0DR0; + u32AwdDr1 = (uint32_t)&ADCx->AWD0DR1; + u32AwdChsr = (uint32_t)&ADCx->AWD0CHSR; + + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, u8Pos), pstcAwd->u16WatchdogMode); + WRITE_REG16(ADC_AWDx_DR(u8AwdUnit, u32AwdDr0), pstcAwd->u16LowThreshold); + WRITE_REG16(ADC_AWDx_DR(u8AwdUnit, u32AwdDr1), pstcAwd->u16HighThreshold); + WRITE_REG8(ADC_AWDx_CHSR(u8AwdUnit, u32AwdChsr), u8Ch); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Specifies combination mode of analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u16CombMode Combination mode of analog watchdog. + * This parameter can be a value of @ref ADC_AWD_Comb_Mode + * @arg ADC_AWD_COMB_INVD Combination mode is invalid. + * @arg ADC_AWD_COMB_OR: The status of AWD0 is set or the status of AWD1 is set, the status of combination mode is set. + * @arg ADC_AWD_COMB_AND: The status of AWD0 is set and the status of AWD1 is set, the status of combination mode is set. + * @arg ADC_AWD_COMB_XOR: Only one of the status of AWD0 and AWD1 is set, the status of combination mode is set. + * @retval None + */ +void ADC_AWD_SetCombMode(CM_ADC_TypeDef *ADCx, uint16_t u16CombMode) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD_COMB_MD(u16CombMode)); + MODIFY_REG16(ADCx->AWDCR, ADC_AWDCR_AWDCM, u16CombMode); +} + +/** + * @brief Specifies the comapre mode of analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be configured. + * This parameter can be a value of @ref ADC_AWD_Unit + * @param [in] u16WatchdogMode Analog watchdog comapre mode. + * This parameter can be a value of @ref ADC_AWD_Mode + * @arg ADC_AWD_MD_CMP_OUT: ADCValue > HighThreshold or ADCValue < LowThreshold + * @arg ADC_AWD_MD_CMP_IN: LowThreshold < ADCValue < HighThreshold + * @retval None + */ +void ADC_AWD_SetMode(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint16_t u16WatchdogMode) +{ + uint8_t u8Pos; + uint32_t u32Addr; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + DDL_ASSERT(IS_ADC_AWD_MD(u16WatchdogMode)); + + u8Pos = (u8AwdUnit * 4U) + ADC_AWDCR_AWD0MD_POS; + u32Addr = (uint32_t)&ADCx->AWDCR; + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, u8Pos), u16WatchdogMode); +} + +/** + * @brief Get the comapre mode of analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be configured. + * This parameter can be a value of @ref ADC_AWD_Unit + * @retval Analog watchdog compare mode. A value of @ref ADC_AWD_Mode + * - ADC_AWD_MD_CMP_OUT: ADCValue > HighThreshold or ADCValue < LowThreshold + * - ADC_AWD_MD_CMP_IN: LowThreshold < ADCValue < HighThreshold + */ +uint16_t ADC_AWD_GetMode(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit) +{ + uint16_t u16RetMode; + + uint8_t u8Pos; + uint32_t u32Addr; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + + u8Pos = (u8AwdUnit * 4U) + ADC_AWDCR_AWD0MD_POS; + u32Addr = (uint32_t)&ADCx->AWDCR; + u16RetMode = (uint16_t)PERIPH_BIT_BAND(u32Addr, u8Pos); + + return u16RetMode; +} + +/** + * @brief Specifies the low threshold and high threshold of analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be configured. + * This parameter can be a value of @ref ADC_AWD_Unit + * @param [in] u16LowThreshold Low threshold of analog watchdog. + * @param [in] u16HighThreshold High threshold of analog watchdog. + * @retval None + */ +void ADC_AWD_SetThreshold(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint16_t u16LowThreshold, uint16_t u16HighThreshold) +{ + uint32_t u32AwdDr0; + uint32_t u32AwdDr1; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + + u32AwdDr0 = (uint32_t)&ADCx->AWD0DR0; + u32AwdDr1 = (uint32_t)&ADCx->AWD0DR1; + WRITE_REG16(ADC_AWDx_DR(u8AwdUnit, u32AwdDr0), u16LowThreshold); + WRITE_REG16(ADC_AWDx_DR(u8AwdUnit, u32AwdDr1), u16HighThreshold); +} + +/** + * @brief Select the specified ADC channel as an analog watchdog channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be configured. + * This parameter can be a value of @ref ADC_AWD_Unit + * @param [in] u8Ch The channel that to be used as an analog watchdog channel. + * This parameter can be a value of @ref ADC_Channel + * @retval None + */ +void ADC_AWD_SelectCh(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, uint8_t u8Ch) +{ + uint32_t u32AwdChsr; + DDL_ASSERT(IS_ADC_CH(ADCx, u8Ch)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + + u32AwdChsr = (uint32_t)&ADCx->AWD0CHSR; + WRITE_REG8(ADC_AWDx_CHSR(u8AwdUnit, u32AwdChsr), u8Ch); +} + +/** + * @brief Enable or disable the specified analog watchdog. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8AwdUnit AWD unit that is going to be enabled or disabled. + * This parameter can be a value of @ref ADC_AWD_Unit + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_AWD_Cmd(CM_ADC_TypeDef *ADCx, uint8_t u8AwdUnit, en_functional_state_t enNewState) +{ + uint32_t u32Addr; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD(u8AwdUnit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Addr = (uint32_t)&ADCx->AWDCR; + /* Enable bit position: u8AwdUnit * 4 */ + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, (u8AwdUnit * 4UL)), enNewState); +} + +/** + * @brief Enable or disable the specified analog watchdog interrupts. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u16IntType Interrupt of AWD. + * This parameter can be a value of @ref ADC_AWD_Int_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_AWD_IntCmd(CM_ADC_TypeDef *ADCx, uint16_t u16IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD_INT(u16IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(ADCx->AWDCR, u16IntType); + } else { + CLR_REG16_BIT(ADCx->AWDCR, u16IntType); + } +} + +/** + * @brief Get the status of the specified analog watchdog flag. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u32Flag AWD status flag. + * This parameter can be values of @ref ADC_AWD_Status_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ADC_AWD_GetStatus(const CM_ADC_TypeDef *ADCx, uint32_t u32Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD_FLAG(u32Flag)); + if (READ_REG8_BIT(ADCx->AWDSR, u32Flag) != 0U) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified analog watchdog flag. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u32Flag AWD status flag. + * This parameter can be values of @ref ADC_AWD_Status_Flag + * @retval None + */ +void ADC_AWD_ClearStatus(CM_ADC_TypeDef *ADCx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_AWD_FLAG(u32Flag)); + WRITE_REG8(ADCx->AWDSCLRR, u32Flag); +} + +/** + * @brief Specifies sampling time of sample-hold. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8SampleTime Sampling time of sample hold. + * @retval None + */ +void ADC_SH_SetSampleTime(CM_ADC_TypeDef *ADCx, uint8_t u8SampleTime) +{ + DDL_ASSERT(IS_ADC_SPLHOLD_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_SPLHOLD_SPLTIME(u8SampleTime)); + MODIFY_REG16(ADCx->SHCR, ADC_SHCR_SHSST, u8SampleTime); +} + +/** + * @brief Enable or disable sample-hold channel. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8Ch Sample hold channel. + * This parameter can be ADC_CH0, ADC_CH1 and ADC_CH2 of @ref ADC_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_SH_ChCmd(CM_ADC_TypeDef *ADCx, uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_ADC_SPLHOLD_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_SH_CH(u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(ADCx->SHCR, (1UL << u8Ch) << ADC_SHCR_SHSEL_POS); + } else { + CLR_REG16_BIT(ADCx->SHCR, (1UL << u8Ch) << ADC_SHCR_SHSEL_POS); + } +} + +/** + * @brief Configures the specified programmable gain amplifier. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8PgaUnit The PGA unit. + * This parameter can be a value of @ref ADC_PGA_Unit + * @param [in] u8Gain Gain of the specified PGA. + * This parameter can be a value of @ref ADC_PGA_Gain + * @arg ADC_PGA_GAIN_2: PGA gain factor is 2. + * @arg ADC_PGA_GAIN_2P133: PGA gain factor is 2.133. + * @arg ADC_PGA_GAIN_2P286: PGA gain factor is 2.286. + * @arg ADC_PGA_GAIN_2P667: PGA gain factor is 2.667. + * @arg ADC_PGA_GAIN_2P909: PGA gain factor is 2.909. + * @arg ADC_PGA_GAIN_3P2: PGA gain factor is 3.2. + * @arg ADC_PGA_GAIN_3P556: PGA gain factor is 2.556. + * @arg ADC_PGA_GAIN_4: PGA gain factor is 4. + * @arg ADC_PGA_GAIN_4P571: PGA gain factor is 4.571. + * @arg ADC_PGA_GAIN_5P333: PGA gain factor is 5.333. + * @arg ADC_PGA_GAIN_6P4: PGA gain factor is 6.4. + * @arg ADC_PGA_GAIN_8: PGA gain factor is 8. + * @arg ADC_PGA_GAIN_10P667: PGA gain factor is 10.667. + * @arg ADC_PGA_GAIN_16: PGA gain factor is 16. + * @arg ADC_PGA_GAIN_32: PGA gain factor is 32. + * @param [in] u8PgaVss VSS for the specified PGA. + * This parameter can be a value of @ref ADC_PGA_VSS + * @arg ADC_PGA_VSS_PGAVSS: Use pin PGAx_VSS as the reference GND of PGAx + * @arg ADC_PGA_VSS_AVSS: Use AVSS as the reference GND of PGAx. + * @retval None + */ +void ADC_PGA_Config(CM_ADC_TypeDef *ADCx, uint8_t u8PgaUnit, uint8_t u8Gain, uint8_t u8PgaVss) +{ + uint32_t u32Addr; + uint32_t u32PGACRAddr; + DDL_ASSERT(IS_ADC_PGA(ADCx, u8PgaUnit)); + DDL_ASSERT(IS_ADC_PGA_GAIN(u8Gain)); + DDL_ASSERT(IS_ADC_PGA_VSS(u8PgaVss)); + + if (ADCx == CM_ADC2) { + u8PgaUnit = 0U; + } + u32PGACRAddr = (uint32_t)&ADCx->PGACR1 + u8PgaUnit; + MODIFY_REG8(RW_MEM8(u32PGACRAddr), ADC_PGACR_PGAGAIN, u8Gain << ADC_PGACR_PGAGAIN_POS); + u32Addr = (uint32_t)&ADCx->PGAVSSENR; + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, u8PgaUnit), u8PgaVss); +} + +/** + * @brief Enable the specified programmable gain amplifier. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u8PgaUnit The PGA unit. + * This parameter can be a value of @ref ADC_PGA_Unit + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_PGA_Cmd(CM_ADC_TypeDef *ADCx, uint8_t u8PgaUnit, en_functional_state_t enNewState) +{ + const uint8_t au8Cmd[] = {ADC_PGA_DISABLE, ADC_PGA_ENABLE}; + uint32_t u32PGACRAddr; + + DDL_ASSERT(IS_ADC_PGA(ADCx, u8PgaUnit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ADCx == CM_ADC2) { + u8PgaUnit = 0U; + } + u32PGACRAddr = (uint32_t)&ADCx->PGACR1 + u8PgaUnit; + MODIFY_REG8(RW_MEM8(u32PGACRAddr), ADC_PGACR_PGACTL, au8Cmd[(uint8_t)enNewState]); +} + +/** + * @brief Enable or disable automatically clear data register. + * The automatic clearing function is mainly used to detect whether the data register is updated. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ADC_DataRegAutoClearCmd(CM_ADC_TypeDef *ADCx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(ADCx->CR0, ADC_CR0_CLREN); + } else { + CLR_REG16_BIT(ADCx->CR0, ADC_CR0_CLREN); + } +} + +/** + * @brief Sequence A restart channel selection. + * @param [in] ADCx Pointer to ADC instance register base. + * This parameter can be a value of the following: + * @arg CM_ADC or CM_ADCx: ADC instance register base. + * @param [in] u16SeqAResumeMode Sequence A resume mode. + * This parameter can be a value of @ref ADC_SeqA_Resume_Mode + * @arg ADC_SEQA_RESUME_SCAN_CONT: Scanning will continue from the interrupted channel. + * @arg ADC_SEQA_RESUME_SCAN_RESTART: Scanning will start from the first channel. + * @retval None + */ +void ADC_SetSeqAResumeMode(CM_ADC_TypeDef *ADCx, uint16_t u16SeqAResumeMode) +{ + DDL_ASSERT(IS_ADC_UNIT(ADCx)); + DDL_ASSERT(IS_ADC_SEQA_RESUME_MD(u16SeqAResumeMode)); + WRITE_REG16(ADCx->CR1, u16SeqAResumeMode); +} + +/** + * @} + */ + +#endif /* LL_ADC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aes.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aes.c new file mode 100644 index 00000000..674cbe9e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aes.c @@ -0,0 +1,287 @@ +/** + ******************************************************************************* + * @file hc32_ll_aes.c + * @brief This file provides firmware functions to manage the Advanced Encryption + * Standard(AES). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_aes.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_AES AES + * @brief AES Driver Library + * @{ + */ + +#if (LL_AES_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup AES_Local_Macros AES Local Macros + * @{ + */ +/* Delay count for timeout */ +#define AES_TIMEOUT (30000UL) + +/* AES block size */ +#define AES_BLOCK_SIZE (16U) + +/** + * @defgroup AES_Check_Parameters_Validity AES Check Parameters Validity + * @{ + */ +#define IS_AES_KEY_SIZE(x) \ +( ((x) == AES_KEY_SIZE_16BYTE) || \ + ((x) == AES_KEY_SIZE_24BYTE) || \ + ((x) == AES_KEY_SIZE_32BYTE)) +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup AES_Local_Functions AES Local Functions + * @{ + */ +/** + * @brief Write the input buffer in data register. + * @param [in] pu8SrcData Point to the source data buffer. + * @retval None + */ +static void AES_WriteData(const uint8_t *pu8SrcData) +{ + uint8_t i; + __IO uint32_t *regDR = &CM_AES->DR0; + const uint32_t *pu32Data = (const uint32_t *)((uint32_t)pu8SrcData); + + for (i = 0U; i < 4U; i++) { + regDR[i] = pu32Data[i]; + } +} + +/** + * @brief Read the from data register. + * @param [out] pu8Result Point to the result buffer. + * @retval None + */ +static void AES_ReadData(uint8_t *pu8Result) +{ + uint8_t i; + __IO uint32_t *regDR = &CM_AES->DR0; + uint32_t *pu32Result = (uint32_t *)((uint32_t)pu8Result); + + for (i = 0U; i < 4U; i++) { + pu32Result[i] = regDR[i]; + } +} + +/** + * @brief Write the input buffer in key register. + * @param [in] pu8Key Pointer to the key buffer. + * @param [in] u8KeySize AES key size. This parameter can be a value of @ref AES_Key_Size + * @retval None + */ +static void AES_WriteKey(const uint8_t *pu8Key, uint8_t u8KeySize) +{ + uint8_t i; + uint8_t u8KeyWordSize = u8KeySize / 4U; + __IO uint32_t *regKR = &CM_AES->KR0; + const uint32_t *pu32Key = (const uint32_t *)((uint32_t)pu8Key); + + for (i = 0U; i < u8KeyWordSize; i++) { + regKR[i] = pu32Key[i]; + } + switch (u8KeySize) { + case 16U: + u8KeySize = 0U; + break; + case 24U: + u8KeySize = 1U; + break; + case 32U: + u8KeySize = 2U; + break; + default: + break; + } + MODIFY_REG32(CM_AES->CR, AES_CR_KEYSIZE, ((uint32_t)u8KeySize << AES_CR_KEYSIZE_POS)); +} + +/** + * @brief Wait AES operation done. + * @param None + * @retval None + */ +static int32_t AES_WaitDone(void) +{ + __IO uint32_t u32TimeCount = 0UL; + int32_t i32Ret = LL_OK; + + while (bCM_AES->CR_b.START != 0UL) { + if (u32TimeCount++ >= AES_TIMEOUT) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + } + + return i32Ret; +} +/** + * @} + */ + +/** + * @defgroup AES_Global_Functions AES Global Functions + * @{ + */ + +/** + * @brief AES encryption. + * @param [in] pu8Plaintext Buffer of the plaintext(the source data which will be encrypted). + * @param [in] u32PlaintextSize Length of plaintext in bytes. + * @param [in] pu8Key Pointer to the AES key. + * @param [in] u8KeySize AES key size. This parameter can be a value of @ref AES_Key_Size + * @param [out] pu8Ciphertext Buffer of the ciphertext. + * @retval int32_t: + * - LL_OK: Encrypt successfully. + * - LL_ERR_INVD_PARAM: Invalid parameter. + * - LL_TIMEOUT: Encrypt timeout. + */ +int32_t AES_Encrypt(const uint8_t *pu8Plaintext, uint32_t u32PlaintextSize, + const uint8_t *pu8Key, uint8_t u8KeySize, + uint8_t *pu8Ciphertext) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint32_t u32Index = 0UL; + + DDL_ASSERT(IS_AES_KEY_SIZE(u8KeySize)); + DDL_ASSERT((u32PlaintextSize % AES_BLOCK_SIZE) == 0U); + + if ((pu8Plaintext != NULL) && (u32PlaintextSize > 0UL) && \ + (pu8Key != NULL) && (pu8Ciphertext != NULL)) { + AES_WriteKey(pu8Key, u8KeySize); + /* Set AES encrypt. */ + WRITE_REG32(bCM_AES->CR_b.MODE, 0UL); + while (u32Index < u32PlaintextSize) { + AES_WriteData(&pu8Plaintext[u32Index]); + /* Start AES calculating. */ + WRITE_REG32(bCM_AES->CR_b.START, 1UL); + /* Wait for AES to stop */ + i32Ret = AES_WaitDone(); + if (i32Ret != LL_OK) { + break; + } + AES_ReadData(&pu8Ciphertext[u32Index]); + u32Index += AES_BLOCK_SIZE; + } + } + + return i32Ret; +} + +/** + * @brief AES decryption. + * @param [in] pu8Ciphertext Buffer of the Ciphertext(the source data which will be decrypted). + * @param [in] u32CiphertextSize Length of ciphertext in bytes. + * @param [in] pu8Key Pointer to the AES key. + * @param [in] u8KeySize AES key size. This parameter can be a value of @ref AES_Key_Size + * @param [out] pu8Plaintext Buffer of the plaintext. + * @retval int32_t: + * - LL_OK: Decrypt successfully. + * - LL_ERR_INVD_PARAM: Invalid parameter. + * - LL_TIMEOUT: Decrypt timeout. + */ +int32_t AES_Decrypt(const uint8_t *pu8Ciphertext, uint32_t u32CiphertextSize, + const uint8_t *pu8Key, uint8_t u8KeySize, + uint8_t *pu8Plaintext) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint32_t u32Index = 0UL; + + DDL_ASSERT(IS_AES_KEY_SIZE(u8KeySize)); + DDL_ASSERT((u32CiphertextSize % AES_BLOCK_SIZE) == 0U); + + if ((pu8Plaintext != NULL) && (u32CiphertextSize > 0UL) && \ + (pu8Key != NULL) && (pu8Ciphertext != NULL)) { + AES_WriteKey(pu8Key, u8KeySize); + /* Set AES decrypt. */ + WRITE_REG32(bCM_AES->CR_b.MODE, 1UL); + while (u32Index < u32CiphertextSize) { + AES_WriteData(&pu8Ciphertext[u32Index]); + /* Start AES calculating. */ + WRITE_REG32(bCM_AES->CR_b.START, 1UL); + /* Wait for AES to stop */ + i32Ret = AES_WaitDone(); + if (i32Ret != LL_OK) { + break; + } + AES_ReadData(&pu8Plaintext[u32Index]); + u32Index += AES_BLOCK_SIZE; + } + } + + return i32Ret; +} +/** + * @} + */ + +#endif /* LL_AES_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aos.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aos.c new file mode 100644 index 00000000..fe47df53 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_aos.c @@ -0,0 +1,194 @@ +/** + ******************************************************************************* + * @file hc32_ll_aos.c + * @brief This file provides firmware functions to manage the AOS. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_aos.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_AOS AOS + * @brief AOS Driver Library + * @{ + */ + +#if (LL_AOS_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup AOS_Local_Macros AOS Local Macros + * @{ + */ + +/** + * @defgroup AOS_Common_Trigger_ID_Validity AOS Common Trigger ID Validity + * @{ + */ +#define IS_AOS_COMM_TRIG(x) \ +( ((x) != 0UL) && \ + ((x) | AOS_COMM_TRIG_MASK) == AOS_COMM_TRIG_MASK) + +/** + * @} + */ + +/** + * @defgroup AOS_Trigger_Select_Validity AOS Trigger Select Validity + * @{ + */ +#define IS_AOS_TRIG_SEL(x) \ +( ((x) == AOS_DCU1) || \ + ((x) == AOS_DCU2) || \ + ((x) == AOS_DCU3) || \ + ((x) == AOS_DCU4) || \ + ((x) == AOS_DMA1_0) || \ + ((x) == AOS_DMA1_1) || \ + ((x) == AOS_DMA1_2) || \ + ((x) == AOS_DMA1_3) || \ + ((x) == AOS_DMA1_4) || \ + ((x) == AOS_DMA1_5) || \ + ((x) == AOS_DMA1_6) || \ + ((x) == AOS_DMA1_7) || \ + ((x) == AOS_DMA2_0) || \ + ((x) == AOS_DMA2_1) || \ + ((x) == AOS_DMA2_2) || \ + ((x) == AOS_DMA2_3) || \ + ((x) == AOS_DMA2_4) || \ + ((x) == AOS_DMA2_5) || \ + ((x) == AOS_DMA2_6) || \ + ((x) == AOS_DMA2_7) || \ + ((x) == AOS_DMA_RC) || \ + ((x) == AOS_TMR6_0) || \ + ((x) == AOS_TMR6_1) || \ + ((x) == AOS_TMR6_2) || \ + ((x) == AOS_TMR6_3) || \ + ((x) == AOS_EVTPORT12) || \ + ((x) == AOS_EVTPORT34) || \ + ((x) == AOS_TMR0) || \ + ((x) == AOS_TMR2) || \ + ((x) == AOS_HASH_A) || \ + ((x) == AOS_HASH_B) || \ + ((x) == AOS_TMRA_0) || \ + ((x) == AOS_TMRA_1) || \ + ((x) == AOS_TMRA_2) || \ + ((x) == AOS_TMRA_3) || \ + ((x) == AOS_OTS) || \ + ((x) == AOS_ADC1_0) || \ + ((x) == AOS_ADC1_1) || \ + ((x) == AOS_ADC2_0) || \ + ((x) == AOS_ADC2_1) || \ + ((x) == AOS_ADC3_0) || \ + ((x) == AOS_ADC3_1) || \ + ((x) == AOS_COMM_1) || \ + ((x) == AOS_COMM_2)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup AOS_Global_Functions AOS Global Functions + * @{ + */ + +/** + * @brief Event Port Hardware trigger common event function command + * @param [in] u32TriggerSel AOS trigger select, @ref AOS_Trigger_Select in details + * @param [in] u32CommonTrigger Common trigger ID + * This parameter can be one of the following values: + * @arg AOS_COMM_TRIG1: Common trigger 1. + * @arg AOS_COMM_TRIG2: Common trigger 2. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void AOS_CommonTriggerCmd(uint32_t u32TriggerSel, uint32_t u32CommonTrigger, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_AOS_TRIG_SEL(u32TriggerSel)); + DDL_ASSERT(IS_AOS_COMM_TRIG(u32CommonTrigger)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(*(__IO uint32_t *)u32TriggerSel, u32CommonTrigger); + } else { + CLR_REG32_BIT(*(__IO uint32_t *)u32TriggerSel, u32CommonTrigger); + } +} + +/** + * @brief Event Port Hardware trigger common event function command + * @param [in] u32TriggerSel AOS trigger select, @ref AOS_Trigger_Select in details + * @param [in] enEvent Event source configuration, @ref en_event_src_t in details + * @retval None + */ +void AOS_SetTriggerEventSrc(uint32_t u32TriggerSel, en_event_src_t enEvent) +{ + DDL_ASSERT(IS_AOS_TRIG_SEL(u32TriggerSel)); + + MODIFY_REG32(*(__IO uint32_t *)u32TriggerSel, AOS_TRIG_SEL_MASK, enEvent); +} + +/** + * @} + */ + +#endif /* LL_AOS_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_can.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_can.c new file mode 100644 index 00000000..6957be45 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_can.c @@ -0,0 +1,1497 @@ +/** + ******************************************************************************* + * @file hc32_ll_can.c + * @brief This file provides firmware functions to manage the CAN. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_can.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_CAN CAN + * @brief CAN Driver Library + * @{ + */ + +#if (LL_CAN_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CAN_Local_Macros CAN Local Macros + * @{ + */ + +/** + * @defgroup CAN_Check_Parameters_Validity CAN Check Parameters Validity + * @{ + */ +#define IS_CAN_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +#define IS_CAN_FUNC_EN(x, en) (((x) == 0U) || ((x) == (en))) + +/* CAN unit */ +#define IS_CAN_UNIT(x) (((x) == CM_CAN1) || ((x) == CM_CAN2)) +#define IS_CAN_FD_UNIT(x) ((x) == CM_CAN2) + +#define IS_CAN_BIT_TIME_PRESC(x) (((x) >= 1U) && ((x) <= 256U)) + +#define IS_CAN_WORK_MD(x) ((x) <= CAN_WORK_MD_ELB_SILENT) + +#define IS_CAN_TX_BUF_TYPE(x) (((x) == CAN_TX_BUF_PTB) || ((x) == CAN_TX_BUF_STB)) + +#define IS_CAN_PTB_SINGLESHOT_TX(x) IS_CAN_FUNC_EN(x, CAN_PTB_SINGLESHOT_TX_ENABLE) + +#define IS_CAN_STB_SINGLESHOT_TX(x) IS_CAN_FUNC_EN(x, CAN_STB_SINGLESHOT_TX_ENABLE) + +#define IS_CAN_STB_PRIO_MD(x) IS_CAN_FUNC_EN(x, CAN_STB_PRIO_MD_ENABLE) + +#define IS_CAN_TX_REQ(x) IS_CAN_BIT_MASK(x, CAN_TX_REQ_STB_ONE|CAN_TX_REQ_STB_ALL|CAN_TX_REQ_PTB) + +#define IS_CAN_RX_ALL_FRAME(x) IS_CAN_FUNC_EN(x, CAN_RX_ALL_FRAME_ENABLE) + +#define IS_CAN_RX_OVF_MD(x) (((x) == CAN_RX_OVF_SAVE_NEW) || ((x) == CAN_RX_OVF_DISCARD_NEW)) + +#define IS_CAN_SELF_ACK(x) IS_CAN_FUNC_EN(x, CAN_SELF_ACK_ENABLE) + +#define IS_CAN_INT(x) IS_CAN_BIT_MASK(x, CAN_INT_ALL) + +#define IS_CAN_FLAG(x) IS_CAN_BIT_MASK(x, CAN_FLAG_ALL) + +#define IS_CAN_ID(ide, x) \ +( (((ide) == 1U) && (((x) | 0x1FFFFFFFUL) == 0x1FFFFFFFUL)) || \ + (((ide) == 0U) && (((x) | 0x7FFUL) == 0x7FFUL))) + +#define IS_CAN_ID_MASK(x) (((x) | 0x1FFFFFFFUL) == 0x1FFFFFFFUL) + +#define IS_CAN_IDE(x) (((x) == 0U) || ((x) == 1U)) + +#define IS_CAN_FILTER(x) IS_CAN_BIT_MASK(x, CAN_FILTER_ALL) + +#define IS_CAN_RX_WARN(x) (((x) >= CAN_RX_WARN_MIN) && ((x) <= CAN_RX_WARN_MAX)) + +#define IS_CAN_ERR_WARN(x) ((x) < 16U) + +#define IS_CAN_FD_MD(x) (((x) == CAN_FD_MD_BOSCH) || ((x) == CAN_FD_MD_ISO)) + +#define IS_CAN_FD_TDC(x) IS_CAN_FUNC_EN(x, CAN_FD_TDC_ENABLE) + +#define IS_CAN_FD_SSP(x) ((x) < 128U) + +#define IS_TTCAN_TX_BUF_MD(x) (((x) == CAN_TTC_TX_BUF_MD_CAN) || ((x) == CAN_TTC_TX_BUF_MD_TTCAN)) + +#define IS_TTCAN_TX_BUF_SEL(x) ((x) <= CAN_TTC_TX_BUF_STB3) + +#define IS_TTCAN_INT(x) IS_CAN_BIT_MASK(x, CAN_TTC_INT_ALL) + +#define IS_TTCAN_FLAG(x) IS_CAN_BIT_MASK(x, CAN_TTC_FLAG_ALL) + +#define IS_TTCAN_TX_EN_WINDOW(x) (((x) > 0U) && ((x) <= 16U)) + +#define IS_TTCAN_NTU_PRESCALER(x) \ +( ((x) == CAN_TTC_NTU_PRESCALER1) || \ + ((x) == CAN_TTC_NTU_PRESCALER2) || \ + ((x) == CAN_TTC_NTU_PRESCALER4) || \ + ((x) == CAN_TTC_NTU_PRESCALER8)) + +#define IS_TTCAN_TRIG_TYPE(x) \ +( ((x) == CAN_TTC_TRIG_IMMED_TRIG) || \ + ((x) == CAN_TTC_TRIG_TIME_TRIG) || \ + ((x) == CAN_TTC_TRIG_SINGLESHOT_TX_TRIG) || \ + ((x) == CAN_TTC_TRIG_TX_START_TRIG) || \ + ((x) == CAN_TTC_TRIG_TX_STOP_TRIG)) + +#define IS_CAN_ID_TYPE(x) \ +( ((x) == CAN_ID_STD_EXT) || \ + ((x) == CAN_ID_STD) || \ + ((x) == CAN_ID_EXT)) + +#define IS_CAN_SBT(seg1, seg2, sjw) \ +( (((seg1) >= 2U) && ((seg1) <= 65U)) && \ + (((seg2) >= 1U) && ((seg2) <= 8U)) && \ + (((sjw) >= 1U) && ((sjw) <= 16U)) && \ + ((seg1) >= ((seg2) + 1U)) && \ + ((seg2) >= (sjw))) + +#define IS_CAN_FD_SBT(seg1, seg2, sjw) \ +( (((seg1) >= 2U) && ((seg1) <= 65U)) && \ + (((seg2) >= 1U) && ((seg2) <= 32U)) && \ + (((sjw) >= 1U) && ((sjw) <= 16U)) && \ + ((seg1) >= ((seg2) + 1U)) && \ + ((seg2) >= (sjw))) + +#define IS_CAN_FD_FBT(seg1, seg2, sjw) \ +( (((seg1) >= 2U) && ((seg1) <= 17U)) && \ + (((seg2) >= 1U) && ((seg2) <= 8U)) && \ + (((sjw) >= 1U) && ((sjw) <= 8U)) && \ + ((seg1) >= ((seg2) + 1U)) && \ + ((seg2) >= (sjw))) + +/* CAN Data Length Code(DLC) */ +#define IS_CAN20_DLC(fdf, dlc) (((fdf) == 0U) && ((dlc) <= CAN_DLC8)) + +/** + * @} + */ + +/** + * @defgroup CAN_Miscellaneous_Macros CAN Miscellaneous Macros + * @{ + */ +/* CAN buffer number */ +#define CAN_RX_BUF_NUM (8U) + +#define CAN_RX_WARN_MIN (1U) +#define CAN_RX_WARN_MAX (CAN_RX_BUF_NUM) + +#define CAN_ERRINT_FLAG_MASK (CAN_ERRINT_BEIF | CAN_ERRINT_ALIF | CAN_ERRINT_EPIF) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @defgroup CAN_Local_Variables CAN Local Variables + * @{ + */ +const static uint8_t m_au8DLC2Size[16U] = { + 0U, 1U, 2U, 3U, 4U, 5U, 6U, 7U, 8U, 12U, 16U, 20U, 24U, 32U, 48U, 64U +}; +/** + * @} + */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup CAN_Local_Functions CAN Local Functions + * @{ + */ + +#if defined __DEBUG +/** + * @brief Initialization parameter check. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcCanInit Pointer to a stc_can_init_t structure value that + * contains the configuration information for the CAN. + * @retval None + */ +static void CAN_InitParameterCheck(CM_CAN_TypeDef *CANx, const stc_can_init_t *pstcCanInit) +{ + stc_canfd_config_t *pstcCanFd = pstcCanInit->pstcCanFd; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_WORK_MD(pstcCanInit->u8WorkMode)); + DDL_ASSERT(IS_CAN_PTB_SINGLESHOT_TX(pstcCanInit->u8PTBSingleShotTx)); + DDL_ASSERT(IS_CAN_STB_SINGLESHOT_TX(pstcCanInit->u8STBSingleShotTx)); + DDL_ASSERT(IS_CAN_STB_PRIO_MD(pstcCanInit->u8STBPrioMode)); + DDL_ASSERT(IS_CAN_RX_WARN(pstcCanInit->u8RxWarnLimit)); + DDL_ASSERT(IS_CAN_ERR_WARN(pstcCanInit->u8ErrorWarnLimit)); + DDL_ASSERT(IS_CAN_FILTER(pstcCanInit->u16FilterSelect)); + DDL_ASSERT(IS_CAN_RX_ALL_FRAME(pstcCanInit->u8RxAllFrame)); + DDL_ASSERT(IS_CAN_RX_OVF_MD(pstcCanInit->u8RxOvfMode)); + DDL_ASSERT(IS_CAN_SELF_ACK(pstcCanInit->u8SelfAck)); + + if (pstcCanFd != NULL) { + DDL_ASSERT(IS_CAN_FD_UNIT(CANx)); + DDL_ASSERT(IS_CAN_BIT_TIME_PRESC(pstcCanInit->stcBitCfg.u32Prescaler)); + DDL_ASSERT(IS_CAN_FD_SBT(pstcCanInit->stcBitCfg.u32TimeSeg1, + pstcCanInit->stcBitCfg.u32TimeSeg2, + pstcCanInit->stcBitCfg.u32SJW)); + + DDL_ASSERT(IS_CAN_BIT_TIME_PRESC(pstcCanFd->stcBitCfg.u32Prescaler)); + DDL_ASSERT(IS_CAN_FD_FBT(pstcCanFd->stcBitCfg.u32TimeSeg1, + pstcCanFd->stcBitCfg.u32TimeSeg2, + pstcCanFd->stcBitCfg.u32SJW)); + + DDL_ASSERT(IS_CAN_FD_MD(pstcCanFd->u8Mode)); + DDL_ASSERT(IS_CAN_FD_TDC(pstcCanFd->u8TDC)); + DDL_ASSERT(IS_CAN_FD_SSP(pstcCanFd->u8SSPOffset)); + } else { + DDL_ASSERT(IS_CAN_BIT_TIME_PRESC(pstcCanInit->stcBitCfg.u32Prescaler)); + DDL_ASSERT(IS_CAN_SBT(pstcCanInit->stcBitCfg.u32TimeSeg1, + pstcCanInit->stcBitCfg.u32TimeSeg2, + pstcCanInit->stcBitCfg.u32SJW)); + } +} +#endif + +/** + * @brief Specifies work mode for the specified CAN unit. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8WorkMode Work mode of CAN. + * This parameter can be a value of @ref CAN_Work_Mode + * @arg CAN_WORK_MD_NORMAL: Normal work mode. + * @arg CAN_WORK_MD_SILENT: Silent work mode. Prohibit data transmission. + * @arg CAN_WORK_MD_ILB: Internal loop back mode, just for self-test while developing. + * @arg CAN_WORK_MD_ELB: External loop back mode, just for self-test while developing. + * @arg CAN_WORK_MD_ELB_SILENT: External lopp back silent mode, just for self-test while developing. + * It is forbidden to respond to received frames and error frames, + * but data can be transmitted. + * @retval None + * @note Call this function when CFG_STAT.RESET is 0. + */ +static void CAN_SetWorkMode(CM_CAN_TypeDef *CANx, uint8_t u8WorkMode) +{ + uint8_t u8CFGSTAT = 0U; + uint8_t u8TCMD = 0U; + + switch (u8WorkMode) { + case CAN_WORK_MD_SILENT: + u8TCMD = CAN_TCMD_LOM; + break; + case CAN_WORK_MD_ILB: + u8CFGSTAT = CAN_CFG_STAT_LBMI; + break; + case CAN_WORK_MD_ELB: + u8CFGSTAT = CAN_CFG_STAT_LBME; + break; + case CAN_WORK_MD_ELB_SILENT: + u8TCMD = CAN_TCMD_LOM; + u8CFGSTAT = CAN_CFG_STAT_LBME; + break; + case CAN_WORK_MD_NORMAL: + default: + break; + } + + MODIFY_REG8(CANx->CFG_STAT, CAN_CFG_STAT_LBMI | CAN_CFG_STAT_LBME, u8CFGSTAT); + MODIFY_REG8(CANx->TCMD, CAN_TCMD_LOM, u8TCMD); +} + +/** + * @brief Configures acceptance filter. Set ID and ID mask for the specified acceptance filters. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16FilterSelect Acceptance filters selection. + * This parameter can be values of @ref CAN_Acceptance_Filter + * @param [in] pstcFilter Pointer to a stc_can_filter_config_t structure type array which contains ID and ID mask + * values for the acceptance filters specified by parameter u16FilterSelect. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: If one the following cases matches: + * - u16FilterSelect == 0U. + * - pstcFilter == NULL. + * @note Call this function when CFG_STAT.RESET is 1. + */ +static int32_t CAN_FilterConfig(CM_CAN_TypeDef *CANx, uint16_t u16FilterSelect, + const stc_can_filter_config_t *pstcFilter) +{ + uint8_t u8FilterAddr = 0U; + uint8_t i = 0U; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + if ((u16FilterSelect != 0U) && (pstcFilter != NULL)) { + while (u16FilterSelect != 0U) { + if ((u16FilterSelect & 0x1U) != 0U) { + DDL_ASSERT(IS_CAN_ID_TYPE(pstcFilter[i].u32IDType)); + DDL_ASSERT(IS_CAN_ID_MASK(pstcFilter[i].u32IDMask)); + WRITE_REG8(CANx->ACFCTRL, u8FilterAddr); + WRITE_REG32(CANx->ACF, pstcFilter[i].u32ID); + SET_REG8_BIT(CANx->ACFCTRL, CAN_ACFCTRL_SELMASK); + WRITE_REG32(CANx->ACF, pstcFilter[i].u32IDMask | pstcFilter[i].u32IDType); + i++; + } + u16FilterSelect >>= 1U; + u8FilterAddr++; + } + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Configures the specified CAN FD according to the specified parameters + * in a @ref stc_canfd_config_t structure. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcCanFd Pointer to a @ref stc_canfd_config_t structure. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanFd == NULL. + * @note Call this function when CFG_STAT.RESET is 1. + */ +static int32_t CAN_FD_Config(CM_CAN_TypeDef *CANx, const stc_canfd_config_t *pstcCanFd) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanFd != NULL) { + /* Specifies CAN FD ISO mode. */ + MODIFY_REG8(CANx->TCTRL, CAN_TCTRL_FD_ISO, pstcCanFd->u8Mode); + /* + * Configures fast bit time. + * Restrictions: u32TimeSeg1 >= u32TimeSeg2 + 1, u32TimeSeg2 >= u32SJW. + * TQ = u32Prescaler / CANClock. + * Fast bit time = (u32TimeSeg1 + u32TimeSeg2) * TQ. + */ + WRITE_REG32(CANx->FBT, ((pstcCanFd->stcBitCfg.u32TimeSeg1 - 2U) | \ + ((pstcCanFd->stcBitCfg.u32TimeSeg2 - 1U) << CAN_FBT_F_SEG_2_POS) | \ + ((pstcCanFd->stcBitCfg.u32SJW - 1U) << CAN_FBT_F_SJW_POS) | \ + ((pstcCanFd->stcBitCfg.u32Prescaler - 1U) << CAN_FBT_F_PRESC_POS))); + + /* Specifies the secondary sample point. Number of TQ. + Enable or disable TDC. */ + WRITE_REG8(CANx->TDC, pstcCanFd->u8TDC | pstcCanFd->u8SSPOffset); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Write TX buffer register in bytes. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcTx Pointer to a @ref stc_can_tx_frame_t structure. + * @retval None + */ +static void CAN_WriteTxBuf(CM_CAN_TypeDef *CANx, const stc_can_tx_frame_t *pstcTx) +{ + uint8_t i; + uint8_t u8WordLen; + __IO uint32_t *reg32TBUF; + uint32_t *pu32TxData = (uint32_t *)((uint32_t)(&pstcTx->au8Data[0U])); + + reg32TBUF = (__IO uint32_t *)((uint32_t)&CANx->TBUF); + reg32TBUF[0U] = pstcTx->u32ID; + reg32TBUF[1U] = pstcTx->u32Ctrl; + + if (pstcTx->DLC != CAN_DLC0) { + u8WordLen = (m_au8DLC2Size[pstcTx->DLC] + 3U) / 4U; + for (i = 0U; i < u8WordLen; i++) { + reg32TBUF[2U + i] = pu32TxData[i]; + } + } +} + +/** + * @brief Read RX buffer register in bytes. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcRx Pointer to a @ref stc_can_rx_frame_t structure. + * @retval None + */ +static void CAN_ReadRxBuf(const CM_CAN_TypeDef *CANx, stc_can_rx_frame_t *pstcRx) +{ + __I uint32_t *reg32RBUF; + uint8_t i; + uint8_t u8WordLen; + uint32_t *pu32RxData = (uint32_t *)((uint32_t)(&pstcRx->au8Data[0U])); + + reg32RBUF = (__I uint32_t *)((uint32_t)&CANx->RBUF); + pstcRx->u32ID = reg32RBUF[0U]; + pstcRx->u32Ctrl = reg32RBUF[1U]; + + u8WordLen = (m_au8DLC2Size[pstcRx->DLC] + 3U) / 4U; + for (i = 0U; i < u8WordLen; i++) { + pu32RxData[i] = reg32RBUF[2U + i]; + } +} + +/** + * @} + */ + +/** + * @defgroup CAN_Global_Functions CAN Global Functions + * @{ + */ + +/** + * @brief Initializes the specified CAN peripheral according to the specified parameters + * in the structure pstcCanInit. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcCanInit Pointer to a @ref stc_can_init_t structure value that + * contains the configuration information for the CAN. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanInit == NULL + */ +int32_t CAN_Init(CM_CAN_TypeDef *CANx, const stc_can_init_t *pstcCanInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanInit != NULL) { +#if defined __DEBUG + CAN_InitParameterCheck(CANx, pstcCanInit); +#endif /* __DEBUG */ + + /* Software reset. */ + SET_REG8_BIT(CANx->CFG_STAT, CAN_CFG_STAT_RESET); + /* Configures nominal bit time. */ + WRITE_REG32(CANx->SBT, ((pstcCanInit->stcBitCfg.u32TimeSeg1 - 2U) | \ + ((pstcCanInit->stcBitCfg.u32TimeSeg2 - 1U) << CAN_SBT_S_SEG_2_POS) | \ + ((pstcCanInit->stcBitCfg.u32SJW - 1U) << CAN_SBT_S_SJW_POS) | \ + ((pstcCanInit->stcBitCfg.u32Prescaler - 1U) << CAN_SBT_S_PRESC_POS))); + /* Enable or disable STB priority mode. */ + MODIFY_REG8(CANx->TCTRL, CAN_TCTRL_TSMODE, pstcCanInit->u8STBPrioMode); + /* Configures acceptance filters. */ + (void)CAN_FilterConfig(CANx, pstcCanInit->u16FilterSelect, pstcCanInit->pstcFilter); + + /* Configures CAN-FD */ + /* Configures CAN-FD if needed. */ + if (pstcCanInit->pstcCanFd != NULL) { + (void)CAN_FD_Config(CANx, pstcCanInit->pstcCanFd); + } + + /* CAN enters normal communication mode. */ + CLR_REG8_BIT(CANx->CFG_STAT, CAN_CFG_STAT_RESET); + /* Specifies CAN work mode. */ + CAN_SetWorkMode(CANx, pstcCanInit->u8WorkMode); + /* Enable or disable single shot transmission mode of PTB and STB. */ + MODIFY_REG8(CANx->CFG_STAT, \ + (CAN_CFG_STAT_TPSS | CAN_CFG_STAT_TSSS), \ + (pstcCanInit->u8PTBSingleShotTx | pstcCanInit->u8STBSingleShotTx)); + /* Specifies receive buffer almost full warning limit. Specifies error warning limit. */ + WRITE_REG8(CANx->LIMIT, ((pstcCanInit->u8RxWarnLimit << CAN_LIMIT_AFWL_POS) | pstcCanInit->u8ErrorWarnLimit)); + + /* Enable or disable RX all frames(include frames with error). + Specifies receive overflow mode. In case of a full rx buffer when a new message is received. + Enable or disable self-acknowledge. */ + WRITE_REG8(CANx->RCTRL, pstcCanInit->u8RxAllFrame | \ + pstcCanInit->u8RxOvfMode | \ + pstcCanInit->u8SelfAck); + /* Enable acceptance filters that configured before. */ + WRITE_REG16(CANx->ACFEN, pstcCanInit->u16FilterSelect); + /* Configures TTCAN if needed. */ + if (pstcCanInit->pstcCanTtc != NULL) { + (void)CAN_TTC_Config(CANx, pstcCanInit->pstcCanTtc); + } + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set each @ref stc_can_init_t field to a default value. + * Classical CAN bit time configuration: + * Based on 40MHz CAN clock, TQ clock is CAN clock divided by 4. + * Bit rate 500Kbps, 1 bit time is 20TQs, sample point is 80%. + * CAN-FD bit time configuration: + * Based on 40MHz CAN clock, TQ clock is CAN clock divided by 1. + * Bit rate 2Mbps, 1 bit time is 20TQs, primary sample point is 80%, + * secondary sample point is 80%. + * @param [in] pstcCanInit Pointer to a @ref stc_can_init_t structure + * whose fields will be set to default values. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanInit == NULL. + */ +int32_t CAN_StructInit(stc_can_init_t *pstcCanInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanInit != NULL) { + /* + * Synchronization Segment(SS): Fixed as 1TQ + * Propagation Time Segment(PTS) and Phase Buffer Segment 1(PBS1): 15TQs + * Phase Buffer Segment 2(PBS2): 4TQs + * + * Field 'S_SEG_1' in register CAN_SBT contains SS, PTS and PBS1. + * Field 'S_SEG_2' in register CAN_SBT only contains PBS2. + * Sample point = (SS + PTS + PBS1) / (SS + PTS + PBS1 + PBS2) + * = (1 + 15) / (1 + 15 + 4) + * = 80%. + */ + pstcCanInit->stcBitCfg.u32Prescaler = 4U; + pstcCanInit->stcBitCfg.u32TimeSeg1 = 16U; + pstcCanInit->stcBitCfg.u32TimeSeg2 = 4U; + pstcCanInit->stcBitCfg.u32SJW = 2U; + pstcCanInit->pstcFilter = NULL; + pstcCanInit->u16FilterSelect = 0U; + pstcCanInit->u8WorkMode = CAN_WORK_MD_NORMAL; + pstcCanInit->u8PTBSingleShotTx = CAN_PTB_SINGLESHOT_TX_DISABLE; + pstcCanInit->u8STBSingleShotTx = CAN_STB_SINGLESHOT_TX_DISABLE; + pstcCanInit->u8STBPrioMode = CAN_STB_PRIO_MD_DISABLE; + pstcCanInit->u8RxWarnLimit = CAN_RX_WARN_MAX; + pstcCanInit->u8ErrorWarnLimit = 7U; + pstcCanInit->u8RxAllFrame = CAN_RX_ALL_FRAME_DISABLE; + pstcCanInit->u8RxOvfMode = CAN_RX_OVF_DISCARD_NEW; + pstcCanInit->u8SelfAck = CAN_SELF_ACK_DISABLE; + pstcCanInit->pstcCanTtc = NULL; + pstcCanInit->pstcCanFd = NULL; + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Deinitializes the specified CAN peripheral registers to their default reset values. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @retval None + */ +void CAN_DeInit(CM_CAN_TypeDef *CANx) +{ + uint8_t i; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + CLR_REG8_BIT(CANx->CFG_STAT, CAN_CFG_STAT_RESET); + for (i = 0U; i < 2U; i++) { + WRITE_REG8(CANx->CFG_STAT, 0x80U); + WRITE_REG8(CANx->TCMD, 0x00U); + WRITE_REG8(CANx->TCTRL, 0x90U); + WRITE_REG8(CANx->RCTRL, 0x10U); + WRITE_REG8(CANx->RTIE, 0xFEU); + WRITE_REG8(CANx->RTIF, 0xFFU); + WRITE_REG8(CANx->ERRINT, 0xD5U); + WRITE_REG8(CANx->LIMIT, 0x1BU); + WRITE_REG32(CANx->SBT, 0x01020203UL); + WRITE_REG8(CANx->RECNT, 0x00U); + WRITE_REG8(CANx->TECNT, 0x00U); + WRITE_REG8(CANx->ACFCTRL, 0x00U); + WRITE_REG8(CANx->TBSLOT, 0x00U); + WRITE_REG8(CANx->TTCFG, 0xD8U); + WRITE_REG16(CANx->TRG_CFG, 0x00U); + WRITE_REG16(CANx->TT_TRIG, 0x00U); + WRITE_REG16(CANx->TT_WTRIG, 0x00U); + WRITE_REG16(CANx->ACFEN, 0x01U); + WRITE_REG32(CANx->FBT, 0x01020203UL); + WRITE_REG8(CANx->TDC, 0x00U); + + SET_REG8_BIT(CANx->CFG_STAT, CAN_CFG_STAT_RESET); + } +} + +/** + * @brief Enable or disable specified interrupts. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u32IntType Interrupt of CAN. + * This parameter can be values of @ref CAN_Interrupt_Type + * @arg CAN_INT_ERR_INT: Register bit RTIE.EIE. Error interrupt. + * @arg CAN_INT_STB_TX: Register bit RTIE.TSIE. STB was transmitted successfully. + * @arg CAN_INT_PTB_TX: Register bit RTIE.TPIE. PTB was transmitted successfully. + * @arg CAN_INT_RX_BUF_WARN: Register bit RTIE.RAFIE. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. + * @arg CAN_INT_RX_BUF_FULL: Register bit RTIE.RFIE. The FIFO of receive buffer is full. + * @arg CAN_INT_RX_OVERRUN: Register bit RTIE.ROIE. Receive buffers are full and there is a further message to be stored. + * @arg CAN_INT_RX: Register bit RTIE.RIE. Received a valid data frame or remote frame. + * @arg CAN_INT_BUS_ERR: Register bit ERRINT.BEIE. Arbitration lost caused bus error + * @arg CAN_INT_ARBITR_LOST: Register bit ERRINT.ALIE. Arbitration lost. + * @arg CAN_INT_ERR_PASSIVE: Register bit ERRINT.EPIE. A change from error-passive to error-active or error-active to error-passive has occurred. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CAN_IntCmd(CM_CAN_TypeDef *CANx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint8_t u8RTIE; + uint8_t u8ERRINT; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u8RTIE = (uint8_t)u32IntType; + u8ERRINT = (uint8_t)(u32IntType >> 8U); + + if (enNewState == ENABLE) { + SET_REG8_BIT(CANx->RTIE, u8RTIE); + SET_REG8_BIT(CANx->ERRINT, u8ERRINT); + } else { + CLR_REG8_BIT(CANx->RTIE, u8RTIE); + CLR_REG8_BIT(CANx->ERRINT, u8ERRINT); + } +} + +/** + * @brief Fills transmit frame. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8TxBufType CAN transmit buffer type. + * This parameter can be a value of @ref CAN_Tx_Buf_Type + * @param [in] pstcTx Pointer to a @ref stc_can_tx_frame_t structure. + * @arg CAN_TX_BUF_PTB: Primary transmit buffer. + * @arg CAN_TX_BUF_STB: Secondary transmit buffer. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTx == NULL. + * - LL_ERR_BUF_FULL: The specified transmit buffer is full. + * - LL_ERR_BUSY: The specified transmit buffer is being transmitted. + */ +int32_t CAN_FillTxFrame(CM_CAN_TypeDef *CANx, uint8_t u8TxBufType, const stc_can_tx_frame_t *pstcTx) +{ + uint32_t u32RegAddr; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_TX_BUF_TYPE(u8TxBufType)); + + if (pstcTx != NULL) { +#if defined __DEBUG + if (CANx == CM_CAN1) { + DDL_ASSERT(IS_CAN20_DLC(pstcTx->FDF, pstcTx->DLC)); + } else { + if (pstcTx->FDF == 1U) { + DDL_ASSERT((pstcTx->u32ID & 0x8UL) != 0x8UL); + } + } +#endif +#if defined __DEBUG + if (pstcTx->RTR == 1U) { + DDL_ASSERT(pstcTx->DLC != CAN_DLC0); + } +#endif + i32Ret = LL_OK; + + if (((pstcTx->FDF == 1U) && ((pstcTx->u32ID & 0x8UL) == 0x8UL)) || \ + ((pstcTx->RTR == 1U) && (pstcTx->DLC == CAN_DLC0))) { + i32Ret = LL_ERR_INVD_PARAM; + } + + if (i32Ret == LL_OK) { + if (u8TxBufType == CAN_TX_BUF_PTB) { + if (READ_REG8_BIT(CANx->TCMD, CAN_TCMD_TPE) != 0U) { + /* PTB is being transmitted. */ + i32Ret = LL_ERR_BUSY; + } + } else { + if (READ_REG8_BIT(CANx->TCMD, (CAN_TCMD_TSONE | CAN_TCMD_TSALL)) != 0U) { + /* STB is being transmitted. */ + i32Ret = LL_ERR_BUSY; + } else { + if (READ_REG8_BIT(CANx->RTIE, CAN_RTIE_TSFF) != 0U) { + /* All STBs are filled. */ + i32Ret = LL_ERR_BUF_FULL; + } + } + } + } + + if (i32Ret == LL_OK) { + /* Assert ID */ + DDL_ASSERT(IS_CAN_ID(pstcTx->IDE, pstcTx->u32ID)); + + /* Specifies the transmit buffer, PTB or STB. */ + u32RegAddr = (uint32_t)&CANx->TCMD; + WRITE_REG32(PERIPH_BIT_BAND(u32RegAddr, CAN_TCMD_TBSEL_POS), u8TxBufType); + + CAN_WriteTxBuf(CANx, pstcTx); + + if (u8TxBufType == CAN_TX_BUF_STB) { + /* After writes the data in transmit buffer(TB), sets the TSNEXT bit to indicate that the current + STB slot has been filled, so that the hardware will point TB to the next STB slot. */ + SET_REG8_BIT(CANx->TCTRL, CAN_TCTRL_TSNEXT); + } + } + } + + return i32Ret; +} + +/** + * @brief Starts transmission. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8TxRequest The transmit buffer to be transmitted. + * This parameter can be values of @ref CAN_Tx_Request + * @arg CAN_TX_REQ_STB_ONE: Transmit one STB frame. + * @arg CAN_TX_REQ_STB_ALL: Transmit all STB frames. + * @arg CAN_TX_REQ_PTB: Transmit PTB frame. + * @retval None + * @note Call this function when CFG_STAT.RESET is 0. + */ +void CAN_StartTx(CM_CAN_TypeDef *CANx, uint8_t u8TxRequest) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_TX_REQ(u8TxRequest)); + SET_REG8_BIT(CANx->TCMD, u8TxRequest); +} + +/** + * @brief Abort the transmission of the specified transmit buffer. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8TxBufType The transmit buffer to be aborted. + * This parameter can be a value of @ref CAN_Tx_Buf_Type + * @arg CAN_TX_BUF_PTB: Abort PTB transmission. + * @arg CAN_TX_BUF_STB: Abort STB transmission. + * @retval None + * @note Call this function when CFG_STAT.RESET is 0. + */ +void CAN_AbortTx(CM_CAN_TypeDef *CANx, uint8_t u8TxBufType) +{ + uint8_t au8Abort[] = {CAN_TCMD_TPA, CAN_TCMD_TSA}; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_TX_BUF_TYPE(u8TxBufType)); + SET_REG8_BIT(CANx->TCMD, au8Abort[u8TxBufType]); +} + +/** + * @brief Get one received frame. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [out] pstcRx Pointer to a @ref stc_can_rx_frame_t structure. + * @retval int32_t: + * - LL_OK: Get one received frame successfully. + * - LL_ERR_BUF_EMPTY: Receive buffer is empty, and no frame has been read. + * - LL_ERR_INVD_PARAM: pstcRx == NULL. + */ +int32_t CAN_GetRxFrame(CM_CAN_TypeDef *CANx, stc_can_rx_frame_t *pstcRx) +{ + int32_t i32Ret = LL_ERR_BUF_EMPTY; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + if (pstcRx == NULL) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + if (READ_REG8_BIT(CANx->RCTRL, CAN_RCTRL_RSTAT) != CAN_RX_BUF_EMPTY) { + CAN_ReadRxBuf(CANx, pstcRx); + /* Set RB to point to the next RB slot. */ + SET_REG8_BIT(CANx->RCTRL, CAN_RCTRL_RREL); + + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Get the status of specified flag. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u32Flag CAN status flag. + * This parameter can be a value of @ref CAN_Status_Flag + * @arg CAN_FLAG_BUS_OFF: Register bit CFG_STAT.BUSOFF. CAN bus off. + * @arg CAN_FLAG_TX_GOING: Register bit CFG_STAT.TACTIVE. CAN bus is transmitting. + * @arg CAN_FLAG_RX_GOING: Register bit CFG_STAT.RACTIVE. CAN bus is receiving. + * @arg CAN_FLAG_RX_BUF_OVF: Register bit RCTRL.ROV. Receive buffer is full and there is a further bit to be stored. At least one data is lost. + * @arg CAN_FLAG_TX_BUF_FULL: Register bit RTIE.TSFF. Transmit buffers are all full: + * TTCFG.TTEN == 0 or TCTRL.TTTEM == 0: ALL STB slots are filled. + * TTCFG.TTEN == 1 and TCTRL.TTTEM == 1: Transmit buffer that pointed by TBSLOT.TBPTR is filled. + * @arg CAN_FLAG_TX_ABORTED: Register bit RTIF.AIF. Transmit messages requested via TCMD.TPA and TCMD.TSA were successfully canceled. + * @arg CAN_FLAG_ERR_INT: Register bit RTIF.EIF. The CFG_STAT.BUSOFF bit changes, or the relative relationship between the value of the error counter and the + * set value of the ERROR warning limit changes. For example, the value of the error counter changes from less than + * the set value to greater than the set value, or from greater than the set value to less than the set value. + * @arg CAN_FLAG_STB_TX: Register bit RTIF.TSIF. STB was transmitted successfully. + * @arg CAN_FLAG_PTB_TX: Register bit RTIF.TPIF. PTB was transmitted successfully. + * @arg CAN_FLAG_RX_BUF_WARN: Register bit RTIF.RAFIF. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. + * @arg CAN_FLAG_RX_BUF_FULL: Register bit RTIF.RFIF. The FIFO of receive buffer is full. + * @arg CAN_FLAG_RX_OVERRUN: Register bit RTIF.ROIF. Receive buffers are all full and there is a further message to be stored. + * @arg CAN_FLAG_RX: Register bit RTIF.RIF. Received a valid data frame or remote frame. + * @arg CAN_FLAG_BUS_ERR: Register bit ERRINT.BEIF. In case of an error, KOER and the error counters get updated. BEIF gets set if BEIE is enabled + * and the other error interrupt flags will act accordingly. + * @arg CAN_FLAG_ARBITR_LOST: Register bit ERRINT.ALIF. Arbitration lost. + * @arg CAN_FLAG_ERR_PASSIVE: Register bit ERRINT.EPIF. A change from error-passive to error-active or error-active to error-passive has occurred. + * @arg CAN_FLAG_ERR_PASSIVE_NODE: Register bit ERRINT.EPASS. The node is an error-passive node. + * @arg CAN_FLAG_TEC_REC_WARN: Register bit ERRINT.EWARN. REC or TEC is greater than or equal to the LIMIT.EWL setting value. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t CAN_GetStatus(const CM_CAN_TypeDef *CANx, uint32_t u32Flag) +{ + uint8_t u8CFGSTAT; + uint8_t u8RCTRL; + uint8_t u8RTIE; + uint8_t u8RTIF; + uint8_t u8ERRINT; + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_FLAG(u32Flag)); + + u8CFGSTAT = (uint8_t)(u32Flag); + u8RCTRL = (uint8_t)(u32Flag & CAN_FLAG_RX_BUF_OVF); + u8RTIE = (uint8_t)(u32Flag >> 8U); + u8RTIF = (uint8_t)(u32Flag >> 16U); + u8ERRINT = (uint8_t)(u32Flag >> 24U); + + u8CFGSTAT = READ_REG8_BIT(CANx->CFG_STAT, u8CFGSTAT); + u8RCTRL = READ_REG8_BIT(CANx->RCTRL, u8RCTRL); + u8RTIE = READ_REG8_BIT(CANx->RTIE, u8RTIE); + u8RTIF = READ_REG8_BIT(CANx->RTIF, u8RTIF); + u8ERRINT = READ_REG8_BIT(CANx->ERRINT, u8ERRINT); + + if ((u8CFGSTAT != 0U) || (u8RCTRL != 0U) || \ + (u8RTIE != 0U) || (u8RTIF != 0U) || (u8ERRINT != 0U)) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of specified flags. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u32Flag CAN status flag. + * This parameter can be values of @ref CAN_Status_Flag + * @arg CAN_FLAG_RX_BUF_OVF: Register bit RCTRL.ROV. Receive buffer is full and there is a further bit to be stored. At least one data is lost. + * @arg CAN_FLAG_TX_ABORTED: Register bit RTIF.AIF. Transmit messages requested via TCMD.TPA and TCMD.TSA were successfully canceled. + * @arg CAN_FLAG_ERR_INT: Register bit RTIF.EIF. The CFG_STAT.BUSOFF bit changes, or the relative relationship between the value of the error counter + * and the set value of the ERROR warning limit changes. For example, the value of the error counter changes from less than + * the set value to greater than the set value, or from greater than the set value to less than the set value. + * @arg CAN_FLAG_STB_TX: Register bit RTIF.TSIF. STB was transmitted successfully. + * @arg CAN_FLAG_PTB_TX: Register bit RTIF.TPIF. PTB was transmitted successfully. + * @arg CAN_FLAG_RX_BUF_WARN: Register bit RTIF.RAFIF. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. + * @arg CAN_FLAG_RX_BUF_FULL: Register bit RTIF.RFIF. The FIFO of receive buffer is full. + * @arg CAN_FLAG_RX_OVERRUN: Register bit RTIF.ROIF. Receive buffers are all full and there is a further message to be stored. + * @arg CAN_FLAG_RX: Register bit RTIF.RIF. Received a valid data frame or remote frame. + * @arg CAN_FLAG_BUS_ERR: Register bit ERRINT.BEIF. In case of an error, KOER and the error counters get updated. BEIF gets set if BEIE is enabled + * and the other error interrupt flags will act accordingly. + * @arg CAN_FLAG_ARBITR_LOST: Register bit ERRINT.ALIF. Arbitration lost. + * @arg CAN_FLAG_ERR_PASSIVE: Register bit ERRINT.EPIF. A change from error-passive to error-active or error-active to error-passive has occurred. + * @arg CAN_FLAG_ERR_PASSIVE_NODE: Register bit ERRINT.EPASS. The node is an error-passive node. + * @arg CAN_FLAG_TEC_REC_WARN: Register bit ERRINT.EWARN. REC or TEC is greater than or equal to the LIMIT.EWL setting value. + * @retval None + */ +void CAN_ClearStatus(CM_CAN_TypeDef *CANx, uint32_t u32Flag) +{ + uint8_t u8RTIF; + uint8_t u8ERRINT; + uint8_t u8Reg; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_FLAG(u32Flag)); + + u32Flag &= CAN_FLAG_CLR_ALL; + u8RTIF = (uint8_t)(u32Flag >> 16U); + u8ERRINT = (uint8_t)(u32Flag >> 24U); + + if ((u32Flag & CAN_FLAG_RX_BUF_OVF) != 0U) { + SET_REG8_BIT(CANx->RCTRL, CAN_RCTRL_RREL); + } + + WRITE_REG8(CANx->RTIF, u8RTIF); + + u8Reg = READ_REG8(CANx->ERRINT); + u8Reg &= (uint8_t)(~CAN_ERRINT_FLAG_MASK); + u8Reg |= u8ERRINT; + WRITE_REG8(CANx->ERRINT, u8Reg); +} + +/** + * @brief Get the value of CAN status. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @retval An uint32_t type value that includes the flowing status flags. + * - CAN_FLAG_BUS_OFF: Register bit CFG_STAT.BUSOFF. CAN bus off. + * - CAN_FLAG_TX_GOING: Register bit CFG_STAT.TACTIVE. CAN bus is transmitting. + * - CAN_FLAG_RX_GOING: Register bit CFG_STAT.RACTIVE. CAN bus is receiving. + * - CAN_FLAG_RX_BUF_OVF: Register bit RCTRL.ROV. Receive buffer is full and there is a further bit to be stored. At least one data is lost. + * - CAN_FLAG_TX_BUF_FULL: Register bit RTIE.TSFF. Transmit buffers are all full: + * TTCFG.TTEN == 0 or TCTRL.TTTEM == 0: ALL STB slots are filled. + * TTCFG.TTEN == 1 and TCTRL.TTTEM == 1: Transmit buffer that pointed by TBSLOT.TBPTR is filled. + * - CAN_FLAG_TX_ABORTED: Register bit RTIF.AIF. Transmit messages requested via TCMD.TPA and TCMD.TSA were successfully canceled. + * - CAN_FLAG_ERR_INT: Register bit RTIF.EIF. The CFG_STAT.BUSOFF bit changes, or the relative relationship between the value of the error counter and the + * set value of the ERROR warning limit changes. For example, the value of the error counter changes from less than + * the set value to greater than the set value, or from greater than the set value to less than the set value. + * - CAN_FLAG_STB_TX: Register bit RTIF.TSIF. STB was transmitted successfully. + * - CAN_FLAG_PTB_TX: Register bit RTIF.TPIF. PTB was transmitted successfully. + * - CAN_FLAG_RX_BUF_WARN: Register bit RTIF.RAFIF. The number of filled RB slot is greater than or equal to the LIMIT.AFWL setting value. + * - CAN_FLAG_RX_BUF_FULL: Register bit RTIF.RFIF. The FIFO of receive buffer is full. + * - CAN_FLAG_RX_OVERRUN: Register bit RTIF.ROIF. Receive buffers are all full and there is a further message to be stored. + * - CAN_FLAG_RX: Register bit RTIF.RIF. Received a valid data frame or remote frame. + * - CAN_FLAG_BUS_ERR: Register bit ERRINT.BEIF. In case of an error, KOER and the error counters get updated. BEIF gets set if BEIE is enabled + * and the other error interrupt flags will act accordingly. + * - CAN_FLAG_ARBITR_LOST: Register bit ERRINT.ALIF. Arbitration lost. + * - CAN_FLAG_ERR_PASSIVE: Register bit ERRINT.EPIF. A change from error-passive to error-active or error-active to error-passive has occurred. + * - CAN_FLAG_ERR_PASSIVE_NODE: Register bit ERRINT.EPASS. The node is an error-passive node. + * - CAN_FLAG_TEC_REC_WARN: Register bit ERRINT.EWARN. REC or TEC is greater than or equal to the LIMIT.EWL setting value. + */ +uint32_t CAN_GetStatusValue(const CM_CAN_TypeDef *CANx) +{ + uint32_t u32RCTRL; + uint32_t u32RTIE; + uint32_t u32RTIF; + uint32_t u32ERRINT; + uint32_t u32RetVal; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + u32RetVal = CANx->CFG_STAT; + u32RCTRL = CANx->RCTRL; + u32RCTRL &= CAN_FLAG_RX_BUF_OVF; + u32RTIE = CANx->RTIE; + u32RTIF = CANx->RTIF; + u32ERRINT = CANx->ERRINT; + + u32RetVal |= (u32RCTRL | (u32RTIE << 8U) | (u32RTIF << 16U) | (u32ERRINT << 24U)); + u32RetVal &= CAN_FLAG_ALL; + + return u32RetVal; +} + +/** + * @brief Get the information of CAN errors. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [out] pstcErr Pointer to a @ref stc_can_error_info_t structure. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcErr == NULL. + */ +int32_t CAN_GetErrorInfo(const CM_CAN_TypeDef *CANx, stc_can_error_info_t *pstcErr) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + if (pstcErr != NULL) { + pstcErr->u8ArbitrLostPos = READ_REG8_BIT(CANx->EALCAP, CAN_EALCAP_ALC); + pstcErr->u8ErrorType = READ_REG8_BIT(CANx->EALCAP, CAN_EALCAP_KOER) >> CAN_EALCAP_KOER_POS; + pstcErr->u8RxErrorCount = READ_REG8(CANx->RECNT); + pstcErr->u8TxErrorCount = READ_REG8(CANx->TECNT); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Get status(full or empty) of transmit buffer. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @retval An uint8_t type value of status of transmit buffer. It can be a value of @ref CAN_Tx_Buf_Status + * - CAN_TX_BUF_EMPTY: TTCAN is disabled(TTEN == 0): STB is empty. + * TTCAN is disabled(TTEN == 1) and transmit buffer is specified by TBPTR and TTPTR(TTTBM == 1): + * PTB and STB are both empty. + * - CAN_TX_BUF_NOT_MORE_THAN_HALF: TTEN == 0: STB is not less than half full; + * TTEN == 1 && TTTBM == 1: PTB and STB are neither empty. + * - CAN_TX_BUF_MORE_THAN_HALF: TTEN == 0: STB is more than half full; + * TTEN == 1 && TTTBM == 1: reserved value. + * - CAN_TX_BUF_FULL: TTEN == 0: STB is full; + * TTEN == 1 && TTTBM == 1: PTB and STB are both full. + */ +uint8_t CAN_GetTxBufStatus(const CM_CAN_TypeDef *CANx) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + return (READ_REG8_BIT(CANx->TCTRL, CAN_TCTRL_TSSTAT)); +} + +/** + * @brief Get status(full or empty) of receive buffer. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @retval An uint8_t type value of status of receive buffer. It can be a value of @ref CAN_Rx_Buf_Status + * - CAN_RX_BUF_EMPTY: Receive buffer is empty. + * - CAN_RX_BUF_NOT_WARN: Receive buffer is not empty, but is less than almost full warning limit. + * - CAN_RX_BUF_WARN: Receive buffer is not full, but is more than or equal to almost full warning limit. + * - CAN_RX_BUF_FULL: Receive buffer is full. + */ +uint8_t CAN_GetRxBufStatus(const CM_CAN_TypeDef *CANx) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + return (READ_REG8_BIT(CANx->RCTRL, CAN_RCTRL_RSTAT)); +} + +/** + * @brief Enable or disable the specified acceptance filters. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16FilterSelect Acceptance filters selection. + * This parameter can be values of @ref CAN_Acceptance_Filter + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CAN_FilterCmd(CM_CAN_TypeDef *CANx, uint16_t u16FilterSelect, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_FILTER(u16FilterSelect)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(CANx->ACFEN, u16FilterSelect); + } else { + CLR_REG16_BIT(CANx->ACFEN, u16FilterSelect); + } +} + +/** + * @brief Set receive buffer full warning limit. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8RxWarnLimit: Receive buffer full warning limit. + * When the number of received frames reaches the value specified by + * parameter 'u8RxWarnLimit', register bit RTIF.RAFIF set and the + * interrupt occurred if it was enabled. + * @retval None + */ +void CAN_SetRxWarnLimit(CM_CAN_TypeDef *CANx, uint8_t u8RxWarnLimit) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_RX_WARN(u8RxWarnLimit)); + MODIFY_REG8(CANx->LIMIT, CAN_LIMIT_AFWL, u8RxWarnLimit << CAN_LIMIT_AFWL_POS); +} + +/** + * @brief Set error warning limit. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8ErrorWarnLimit Programmable error warning limit. Range is [0, 15]. + * Error warning limit = (u8ErrorWarnLimit + 1) * 8. + * @retval None + */ +void CAN_SetErrorWarnLimit(CM_CAN_TypeDef *CANx, uint8_t u8ErrorWarnLimit) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_CAN_ERR_WARN(u8ErrorWarnLimit)); + MODIFY_REG8(CANx->LIMIT, CAN_LIMIT_EWL, u8ErrorWarnLimit); +} + +/** + * @brief Set each @ref stc_canfd_config_t field to a default value. + * Based on 40MHz CAN clock, TQ clock is CAN clock divided by 1. + * Bit rate 2Mbps, 1 bit time is 20TQs, primary sample point is 80%, + * secondary sample point is 80%. + * @param [in] pstcCanFd Pointer to a @ref stc_canfd_config_t structure. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanFd == NULL. + * @note 1. CAN-FD is only available on these part numbers: HC32F4A0TIHB, HC32F4A0SITB, HC32F4A0SGTB. + * @note 2. CAN2 supports CAN-FD. + */ +int32_t CAN_FD_StructInit(stc_canfd_config_t *pstcCanFd) +{ + /* + * u8TDC: Enable(CAN_FD_TDC_ENABLE) or disable(CAN_FD_TDC_DISABLE) transmitter delay compensation. + * u8SSPOffset: The position(TQs) of secondary sample point. + * + * Primary sample point: u32TimeSeg1 / (u32TimeSeg1 + u32TimeSeg2) = 80% + * Secondary sample point: u8SSPOffset / (u32TimeSeg1 + u32TimeSeg2) = 80% + * + * u32TimeSeg1: TQs of segment 1. Contains synchronization segment, + * propagation time segment and phase buffer segment 1. + * u32TimeSeg2: TQs of segment 2(Phase buffer segment 2). + * u32SJW: TQs of synchronization jump width. + * u32Prescaler: Range [1, 256]. + */ + + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanFd != NULL) { + pstcCanFd->stcBitCfg.u32Prescaler = 1U; + pstcCanFd->stcBitCfg.u32TimeSeg1 = 16U; + pstcCanFd->stcBitCfg.u32TimeSeg2 = 4U; + pstcCanFd->stcBitCfg.u32SJW = 4U; + pstcCanFd->u8Mode = CAN_FD_MD_ISO; + pstcCanFd->u8TDC = CAN_FD_TDC_ENABLE; + pstcCanFd->u8SSPOffset = 16U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set each @ref stc_can_ttc_config_t field to a default value. + * @param [in] pstcCanTtc Pointer to a @ref stc_can_ttc_config_t structure value that + * contains the configuration information for TTCAN. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanTtc == NULL. + */ +int32_t CAN_TTC_StructInit(stc_can_ttc_config_t *pstcCanTtc) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanTtc != NULL) { + pstcCanTtc->u8NTUPrescaler = CAN_TTC_NTU_PRESCALER1; + pstcCanTtc->u32RefMsgID = 0x0UL; + pstcCanTtc->u32RefMsgIDE = 0U; + pstcCanTtc->u8TxBufMode = CAN_TTC_TX_BUF_MD_TTCAN; + pstcCanTtc->u16TriggerType = CAN_TTC_TRIG_SINGLESHOT_TX_TRIG; + pstcCanTtc->u16TxEnableWindow = 16U; + pstcCanTtc->u16TxTriggerTime = 0xFFFFU; + pstcCanTtc->u16WatchTriggerTime = 0xFFFFU; + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Configures the specified TTCAN according to the specified parameters + * in @ref stc_can_ttc_config_t type structure. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] pstcCanTtc Pointer to a @ref stc_can_ttc_config_t structure value that + * contains the configuration information for TTCAN. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanTtc == NULL. + */ +int32_t CAN_TTC_Config(CM_CAN_TypeDef *CANx, const stc_can_ttc_config_t *pstcCanTtc) +{ + uint32_t u32RefMsgID; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + + if (pstcCanTtc != NULL) { + DDL_ASSERT(IS_TTCAN_TX_BUF_MD(pstcCanTtc->u8TxBufMode)); + DDL_ASSERT(IS_TTCAN_NTU_PRESCALER(pstcCanTtc->u8NTUPrescaler)); + DDL_ASSERT(IS_CAN_ID(pstcCanTtc->u32RefMsgIDE, pstcCanTtc->u32RefMsgID)); + DDL_ASSERT(IS_TTCAN_TRIG_TYPE(pstcCanTtc->u16TriggerType)); + DDL_ASSERT(IS_TTCAN_TX_EN_WINDOW(pstcCanTtc->u16TxEnableWindow)); + + u32RefMsgID = pstcCanTtc->u32RefMsgID & ((uint32_t)(~CAN_REF_MSG_REF_IDE)); + /* Specifies transmission buffer mode. */ + MODIFY_REG8(CANx->TCTRL, CAN_TCTRL_TTTBM, pstcCanTtc->u8TxBufMode); + /* Specifies Tx_Enable window and trigger type. */ + WRITE_REG16(CANx->TRG_CFG, pstcCanTtc->u16TriggerType | + ((pstcCanTtc->u16TxEnableWindow - 1U) << CAN_TRG_CFG_TEW_POS)); + /* Specifies ID of reference message and its extension bit. */ + WRITE_REG32(CANx->REF_MSG, (((pstcCanTtc->u32RefMsgIDE << CAN_REF_MSG_REF_IDE_POS) | u32RefMsgID))); + /* Specifies transmission trigger time. */ + WRITE_REG16(CANx->TT_TRIG, pstcCanTtc->u16TxTriggerTime); + /* Specifies watch trigger time. */ + WRITE_REG16(CANx->TT_WTRIG, pstcCanTtc->u16WatchTriggerTime); + /* Specifies NTU prescaler. */ + MODIFY_REG8(CANx->TTCFG, CAN_TTCFG_T_PRESC, pstcCanTtc->u8NTUPrescaler); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Enable or disable the specified interrupts of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8IntType Interrupt of TTCAN. + * This parameter can be values of @ref TTCAN_Interrupt_Type + * @arg CAN_TTC_INT_TIME_TRIG: Time trigger interrupt. + * @arg CAN_TTC_INT_WATCH_TRIG: Watch trigger interrupt. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CAN_TTC_IntCmd(CM_CAN_TypeDef *CANx, uint8_t u8IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_INT(u8IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG8_BIT(CANx->TTCFG, u8IntType); + } else { + CLR_REG8_BIT(CANx->TTCFG, u8IntType); + } +} + +/** + * @brief Enable or disable TTCAN of the specified CAN unit. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call this function when CFG_STAT.RESET is 0. + */ +void CAN_TTC_Cmd(CM_CAN_TypeDef *CANx, en_functional_state_t enNewState) +{ + uint32_t u32Addr; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Addr = (uint32_t)&CANx->TTCFG; + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, CAN_TTCFG_TTEN_POS), enNewState); +} + +/** + * @brief Get status of the sepcified TTCAN flag. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8Flag Status flag of TTCAN. + * This parameter can be values of @ref TTCAN_Status_Flag + * @arg CAN_TTC_FLAG_TIME_TRIG: Time trigger interrupt flag. + * @arg CAN_TTC_FLAG_TRIG_ERR: Trigger error interrupt flag. + * @arg CAN_TTC_FLAG_WATCH_TRIG: Watch trigger interrupt flag. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t CAN_TTC_GetStatus(const CM_CAN_TypeDef *CANx, uint8_t u8Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_FLAG(u8Flag)); + + if (READ_REG8_BIT(CANx->TTCFG, (u8Flag & CAN_TTC_FLAG_ALL)) != 0U) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of TTCAN flags. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8Flag Status flag of TTCAN. + * This parameter can be a value of @ref TTCAN_Status_Flag except CAN_TTC_FLAG_TRIG_ERR. + * @arg CAN_TTC_FLAG_TIME_TRIG: Time trigger interrupt flag. + * @arg CAN_TTC_FLAG_WATCH_TRIG: Watch trigger interrupt flag. + * @retval None + */ +void CAN_TTC_ClearStatus(CM_CAN_TypeDef *CANx, uint8_t u8Flag) +{ + uint8_t u8Reg; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_FLAG(u8Flag)); + + u8Reg = READ_REG8(CANx->TTCFG); + u8Reg &= (uint8_t)(~CAN_TTC_FLAG_ALL); + u8Reg |= u8Flag; + WRITE_REG8(CANx->TTCFG, u8Reg); +} + +/** + * @brief Get the status value of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @retval An uint8_t type value that includes the flowing status flags. + * - CAN_TTC_FLAG_TIME_TRIG: Time trigger interrupt flag. + * - CAN_TTC_FLAG_TRIG_ERR: Trigger error interrupt flag. + * - CAN_TTC_FLAG_WATCH_TRIG: Watch trigger interrupt flag. + */ +uint8_t CAN_TTC_GetStatusValue(const CM_CAN_TypeDef *CANx) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + return READ_REG8_BIT(CANx->TTCFG, CAN_TTC_FLAG_ALL); +} + +/** + * @brief Specifies trigger type of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16TriggerType TTCAN trigger type. + * This parameter can be a value of @ref TTCAN_Trigger_Type + * @arg CAN_TTC_TRIG_IMMED_TRIG: Immediate trigger for immediate transmission. + * @arg CAN_TTC_TRIG_TIME_TRIG: Time trigger for receive triggers. + * @arg CAN_TTC_TRIG_SINGLESHOT_TX_TRIG: Single shot transmit trigger for exclusive time windows. + * @arg CAN_TTC_TRIG_TX_START_TRIG: Transmit start trigger for merged arbitrating time windows. + * @arg CAN_TTC_TRIG_TX_STOP_TRIG: Transmit stop trigger for merged arbitrating time windows. + * @retval None + */ +void CAN_TTC_SetTriggerType(CM_CAN_TypeDef *CANx, uint16_t u16TriggerType) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_TRIG_TYPE(u16TriggerType)); + MODIFY_REG16(CANx->TRG_CFG, CAN_TRG_CFG_TTYPE, u16TriggerType); +} + +/** + * @brief Specifies transmit enable window time of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16TxEnableWindow Number of NTU. Time period within which the transmit of a message may be started. + * @retval None + */ +void CAN_TTC_SetTxEnableWindow(CM_CAN_TypeDef *CANx, uint16_t u16TxEnableWindow) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_TX_EN_WINDOW(u16TxEnableWindow)); + MODIFY_REG16(CANx->TRG_CFG, CAN_TRG_CFG_TEW, (u16TxEnableWindow - 1U) << CAN_TRG_CFG_TEW_POS); +} + +/** + * @brief Specifies transmit trigger time of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16TxTriggerTime Transmit trigger time(number of NTU). + * @retval None + */ +void CAN_TTC_SetTxTriggerTime(CM_CAN_TypeDef *CANx, uint16_t u16TxTriggerTime) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + WRITE_REG16(CANx->TT_TRIG, u16TxTriggerTime); +} + +/** + * @brief TTCAN specifies watch-trigger time. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u16WatchTriggerTime Watch trigger time(number of NTU). + * @retval None + */ +void CAN_TTC_SetWatchTriggerTime(CM_CAN_TypeDef *CANx, uint16_t u16WatchTriggerTime) +{ + DDL_ASSERT(IS_CAN_UNIT(CANx)); + WRITE_REG16(CANx->TT_WTRIG, u16WatchTriggerTime); +} + +/** + * @brief TTCAN fill transmit frame. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [in] u8CANTTCTxBuf TTCAN transmit buffer selection. + * This parameter can be a value of @ref TTCAN_Tx_Buf_Sel + * @param [in] pstcTx Pointer to a @ref stc_can_tx_frame_t structure. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTx == NULL. + * - LL_ERR_BUF_FULL: The target transmit buffer is full. + */ +int32_t CAN_TTC_FillTxFrame(CM_CAN_TypeDef *CANx, uint8_t u8CANTTCTxBuf, const stc_can_tx_frame_t *pstcTx) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_CAN_UNIT(CANx)); + DDL_ASSERT(IS_TTCAN_TX_BUF_SEL(u8CANTTCTxBuf)); + + if (pstcTx != NULL) { + DDL_ASSERT(IS_CAN20_DLC(pstcTx->FDF, pstcTx->DLC)); + + if (READ_REG8_BIT(CANx->TCTRL, CAN_TX_BUF_FULL) == CAN_TX_BUF_FULL) { + i32Ret = LL_ERR_BUF_FULL; + } else { + WRITE_REG8(CANx->TBSLOT, u8CANTTCTxBuf); + MODIFY_REG16(CANx->TRG_CFG, CAN_TRG_CFG_TTPTR, u8CANTTCTxBuf); + CAN_WriteTxBuf(CANx, pstcTx); + + /* Set buffer as filled. */ + SET_REG8_BIT(CANx->TBSLOT, CAN_TBSLOT_TBF); + + /* Write MSB of TT_TRIG to transmit. */ + WRITE_REG16(CANx->TT_TRIG, CANx->TT_TRIG); + + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Get the configuration of TTCAN. + * @param [in] CANx Pointer to CAN instance register base. + * This parameter can be a value of the following: + * @arg CM_CAN or CM_CANx: CAN instance register base. + * @param [out] pstcCanTtc Pointer to a @ref stc_can_ttc_config_t structure. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcCanTtc == NULL. + */ +int32_t CAN_TTC_GetConfig(const CM_CAN_TypeDef *CANx, stc_can_ttc_config_t *pstcCanTtc) +{ + uint32_t u32Tmp; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcCanTtc != NULL) { + u32Tmp = READ_REG32(CANx->REF_MSG); + pstcCanTtc->u8TxBufMode = READ_REG8_BIT(CANx->TCTRL, CAN_TCTRL_TTTBM); + pstcCanTtc->u8NTUPrescaler = READ_REG8_BIT(CANx->TTCFG, CAN_TTCFG_T_PRESC); + pstcCanTtc->u32RefMsgIDE = (u32Tmp >> CAN_REF_MSG_REF_IDE_POS) & 0x1UL; + pstcCanTtc->u32RefMsgID = u32Tmp & 0x7FFFFFFFUL; + pstcCanTtc->u16TriggerType = READ_REG16_BIT(CANx->TRG_CFG, CAN_TRG_CFG_TTYPE); + pstcCanTtc->u16TxEnableWindow = (READ_REG16_BIT(CANx->TRG_CFG, CAN_TRG_CFG_TEW) >> CAN_TRG_CFG_TEW_POS) + 1U; + pstcCanTtc->u16TxTriggerTime = READ_REG16(CANx->TT_TRIG); + pstcCanTtc->u16WatchTriggerTime = READ_REG16(CANx->TT_WTRIG); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_CAN_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_clk.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_clk.c new file mode 100644 index 00000000..be9e0770 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_clk.c @@ -0,0 +1,1776 @@ +/** + ******************************************************************************* + * @file hc32_ll_clk.c + * @brief This file provides firmware functions to manage the Clock(CLK). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_clk.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_CLK CLK + * @brief Clock Driver Library + * @{ + */ + +#if (LL_CLK_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CLK_Local_Macros CLK Local Macros + * @{ + */ + +/** + * @brief CLK_FREQ Clock frequency definition + */ +#define CLK_FREQ_48M (48UL*1000UL*1000UL) +#define CLK_FREQ_64M (64UL*1000UL*1000UL) +#define CLK_FREQ_32M (32UL*1000UL*1000UL) + +/** + * @brief Be able to modify TIMEOUT according to board condition. + */ +#define CLK_TIMEOUT ((uint32_t)0x1000UL) +#define CLK_LRC_TIMEOUT ((uint32_t)0x200U) + +#define CLK_MRC_TIMEOUT ((uint32_t)0x200U) +#define CLK_XTAL32_TIMEOUT ((uint32_t)0x200U) + +/** + * @brief LRC State ON or OFF + */ +#define CLK_LRC_OFF (CMU_LRCCR_LRCSTP) +#define CLK_LRC_ON (0x00U) + +/** + * @brief MRC State ON or OFF + */ +#define CLK_MRC_OFF (CMU_MRCCR_MRCSTP) +#define CLK_MRC_ON (0x80U) + +/** + * @brief Clk PLL Relevant Parameter Range Definition + */ +#define CLK_PLLP_DEFAULT (0x01UL) +#define CLK_PLLQ_DEFAULT (0x01UL) +#define CLK_PLLR_DEFAULT (0x01UL) +#define CLK_PLLN_DEFAULT (0x13UL) +#define CLK_PLLM_DEFAULT (0x00UL) + +#define CLK_PLLR_DIV_MIN (2UL) +#define CLK_PLLR_DIV_MAX (16UL) +#define CLK_PLLQ_DIV_MIN (2UL) +#define CLK_PLLQ_DIV_MAX (16UL) +#define CLK_PLLP_DIV_MIN (2UL) +#define CLK_PLLP_DIV_MAX (16UL) + +#define CLK_PLLX_FREQ_MIN (15UL*1000UL*1000UL) +#define CLK_PLLX_VCO_IN_MIN (1UL*1000UL*1000UL) +#define CLK_PLLX_VCO_IN_MAX (25UL*1000UL*1000UL) +#define CLK_PLLX_VCO_OUT_MIN (240UL*1000UL*1000UL) +#define CLK_PLLX_VCO_OUT_MAX (480UL*1000UL*1000UL) +#define CLK_PLLXM_DIV_MIN (2UL) +#define CLK_PLLXM_DIV_MAX (24UL) +#define CLK_PLLXN_MULTI_MIN (20UL) +#define CLK_PLLXN_MULTI_MAX (480UL) +#define CLK_PLLXR_DIV_MIN (2UL) +#define CLK_PLLXR_DIV_MAX (16UL) +#define CLK_PLLXQ_DIV_MIN (2UL) +#define CLK_PLLXQ_DIV_MAX (16UL) +#define CLK_PLLXP_DIV_MIN (2UL) +#define CLK_PLLXP_DIV_MAX (16UL) +#define CLK_PLLXP_DEFAULT (0x01UL) +#define CLK_PLLXQ_DEFAULT (0x01UL) +#define CLK_PLLXR_DEFAULT (0x01UL) +#define CLK_PLLXN_DEFAULT (0x13UL) +#define CLK_PLLXM_DEFAULT (0x00UL) + +#define CLK_PLLX_FREQ_MAX (240UL*1000UL*1000UL) +#define CLK_PLL_FREQ_MIN (375UL*100UL*1000UL) +#define CLK_PLL_FREQ_MAX (240UL*1000UL*1000UL) +#define CLK_PLL_VCO_IN_MIN (8UL*1000UL*1000UL) +#define CLK_PLL_VCO_IN_MAX (25UL*1000UL*1000UL) +#define CLK_PLL_VCO_OUT_MIN (600UL*1000UL*1000UL) +#define CLK_PLL_VCO_OUT_MAX (1200UL*1000UL*1000UL) +#define CLK_PLLM_DIV_MIN (1UL) +#define CLK_PLLM_DIV_MAX (4UL) +#define CLK_PLLN_MULTI_MIN (25UL) +#define CLK_PLLN_MULTI_MAX (150UL) + +/** + * @brief Clk PLL Register Redefinition + */ +#define PLL_SRC_REG (CM_CMU->PLLHCFGR) +#define PLL_SRC_BIT (CMU_PLLHCFGR_PLLSRC) +#define PLL_SRC_POS (CMU_PLLHCFGR_PLLSRC_POS) +#define PLL_SRC ((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLSRC) >> CMU_PLLHCFGR_PLLSRC_POS) +#define PLL_EN_REG (CM_CMU->PLLHCR) +#define PLLX_EN_REG (CM_CMU->PLLACR) + +/** + * @brief Switch clock stable time + * @note Approx. 30us + */ +#define CLK_SYSCLK_SW_STB (HCLK_VALUE / 50000UL) + +/** + * @brief Clk FCG Default Value + */ +#define CLK_FCG0_DEFAULT (0xFFFFFA0EUL) +#define CLK_FCG1_DEFAULT (0xFFFFFFFFUL) +#define CLK_FCG2_DEFAULT (0xFFFFFFFFUL) +#define CLK_FCG3_DEFAULT (0xFFFFFFFFUL) + +/** + * @defgroup CLK_Check_Parameters_Validity CLK Check Parameters Validity + * @{ + */ +/* Check CLK register lock status. */ +#define IS_CLK_UNLOCKED() ((CM_PWC->FPRC & PWC_FPRC_FPRCB0) == PWC_FPRC_FPRCB0) + +/* Parameter valid check for XTAL state */ +#define IS_CLK_XTAL_STATE(x) \ +( ((x) == CLK_XTAL_OFF) || \ + ((x) == CLK_XTAL_ON)) + +/* Parameter valid check for XTAL mode */ +#define IS_CLK_XTAL_MD(x) \ +( ((x) == CLK_XTAL_MD_OSC) || \ + ((x) == CLK_XTAL_MD_EXCLK)) + +/* Parameter valid check for XTAL driver ability mode */ +#define IS_CLK_XTAL_DRV_MD(x) \ +( ((x) == CLK_XTAL_DRV_HIGH) || \ + ((x) == CLK_XTAL_DRV_MID) || \ + ((x) == CLK_XTAL_DRV_LOW) || \ + ((x) == CLK_XTAL_DRV_ULOW)) + +/* Parameter valid check for XTAL stable time selection */ +#define IS_CLK_XTAL_STB_SEL(x) \ +( ((x) == CLK_XTAL_STB_133US) || \ + ((x) == CLK_XTAL_STB_255US) || \ + ((x) == CLK_XTAL_STB_499US) || \ + ((x) == CLK_XTAL_STB_988US) || \ + ((x) == CLK_XTAL_STB_2MS) || \ + ((x) == CLK_XTAL_STB_4MS) || \ + ((x) == CLK_XTAL_STB_8MS) || \ + ((x) == CLK_XTAL_STB_16MS) || \ + ((x) == CLK_XTAL_STB_31MS)) + +/* Parameter valid check for XTALSTD state */ +#define IS_CLK_XTALSTD_STATE(x) \ +( ((x) == CLK_XTALSTD_OFF) || \ + ((x) == CLK_XTALSTD_ON)) + +/* Parameter valid check for XTALSTD mode */ +#define IS_CLK_XTALSTD_MD(x) \ +( ((x) == CLK_XTALSTD_MD_RST) || \ + ((x) == CLK_XTALSTD_MD_INT)) + +/* Parameter valid check for XTALSTD interrupt state */ +#define IS_CLK_XTALSTD_INT_STATE(x) \ +( ((x) == CLK_XTALSTD_INT_OFF) || \ + ((x) == CLK_XTALSTD_INT_ON)) + +/* Parameter valid check for XTALSTD reset state */ +#define IS_CLK_XTALSTD_RST_STATE(x) \ +( ((x) == CLK_XTALSTD_RST_OFF) || \ + ((x) == CLK_XTALSTD_RST_ON)) + +/* Parameter valid check for PLL state */ +#define IS_CLK_PLL_STATE(x) \ +( ((x) == CLK_PLL_OFF) || \ + ((x) == CLK_PLL_ON)) + +/* Parameter validity check for PLL input source */ +#define IS_CLK_PLL_SRC(x) \ +( ((x) == CLK_PLL_SRC_XTAL) || \ + ((x) == CLK_PLL_SRC_HRC)) + +/* Parameter validity check for PLL frequency range */ +#define IS_CLK_PLL_FREQ(x) \ +( ((x) <= CLK_PLL_FREQ_MAX) && \ + ((x) >= CLK_PLL_FREQ_MIN)) + +/* Parameter validity check for PLL M divide */ +#define IS_CLK_PLLM_DIV(x) \ +( ((x) <= CLK_PLLM_DIV_MAX) && \ + ((x) >= CLK_PLLM_DIV_MIN)) + +/* Parameter validity check for PLL N multi- */ +#define IS_CLK_PLLN_MULTI(x) \ +( ((x) <= CLK_PLLN_MULTI_MAX) && \ + ((x) >= CLK_PLLN_MULTI_MIN)) + +/* Parameter validity check for PLL P divide */ +#define IS_CLK_PLLP_DIV(x) \ +( ((x) <= CLK_PLLP_DIV_MAX) && \ + ((x) >= CLK_PLLP_DIV_MIN)) + +/* Parameter validity check for PLL_input freq./PLLM(vco_in) */ +#define IS_CLK_PLL_VCO_IN(x) \ +( ((x) <= CLK_PLL_VCO_IN_MAX) && \ + ((x) >= CLK_PLL_VCO_IN_MIN)) + +/* Parameter validity check for PLL vco_in*PLLN(vco_out) */ +#define IS_CLK_PLL_VCO_OUT(x) \ +( ((x) <= CLK_PLL_VCO_OUT_MAX) && \ + ((x) >= CLK_PLL_VCO_OUT_MIN)) + +/* Parameter validity check for PLL R divide */ +#define IS_CLK_PLLR_DIV(x) \ +( ((x) <= CLK_PLLR_DIV_MAX) && \ + ((x) >= CLK_PLLR_DIV_MIN)) + +/* Parameter validity check for PLL Q divede */ +#define IS_CLK_PLLQ_DIV(x) \ +( ((x) <= CLK_PLLQ_DIV_MAX) && \ + ((x) >= CLK_PLLQ_DIV_MIN)) + +/* Parameter valid check for PLLX state */ +#define IS_CLK_PLLX_STATE(x) \ +( ((x) == CLK_PLLX_OFF) || \ + ((x) == CLK_PLLX_ON)) + +/* Parameter validity check for PLLX frequency range */ +#define IS_CLK_PLLX_FREQ(x) \ +( (CLK_PLLX_FREQ_MIN <= (x)) && \ + (CLK_PLLX_FREQ_MAX >= (x))) + +/* Parameter validity check for PLLX M divide */ +#define IS_CLK_PLLXM_DIV(x) \ +( (CLK_PLLXM_DIV_MIN <= (x)) && \ + (CLK_PLLXM_DIV_MAX >= (x))) + +/* Parameter validity check for PLLX N multi- */ +#define IS_CLK_PLLXN_MULTI(x) \ +( (CLK_PLLXN_MULTI_MIN <= (x)) && \ + (CLK_PLLXN_MULTI_MAX >= (x))) + +/* Parameter validity check for PLLX R divide */ +#define IS_CLK_PLLXR_DIV(x) \ +( (CLK_PLLXR_DIV_MIN <= (x)) && \ + (CLK_PLLXR_DIV_MAX >= (x))) + +/* Parameter validity check for PLLX Q divede */ +#define IS_CLK_PLLXQ_DIV(x) \ +( (CLK_PLLXQ_DIV_MIN <= (x)) && \ + (CLK_PLLXQ_DIV_MAX >= (x))) + +/* Parameter validity check for PLLX P divide */ +#define IS_CLK_PLLXP_DIV(x) \ +( (CLK_PLLXP_DIV_MIN <= (x)) && \ + (CLK_PLLXP_DIV_MAX >= (x))) + +/* Parameter validity check for PLLX_input freq./PLLM(vco_in) */ +#define IS_CLK_PLLX_VCO_IN(x) \ +( (CLK_PLLX_VCO_IN_MIN <= (x)) && \ + (CLK_PLLX_VCO_IN_MAX >= (x))) + +/* Parameter validity check for PLLX vco_in*PLLN(vco_out) */ +#define IS_CLK_PLLX_VCO_OUT(x) \ +( (CLK_PLLX_VCO_OUT_MIN <= (x)) && \ + (CLK_PLLX_VCO_OUT_MAX >= (x))) + +/* Parameter valid check for XTAL32 state */ +#define IS_CLK_XTAL32_STATE(x) \ +( ((x) == CLK_XTAL32_OFF) || \ + ((x) == CLK_XTAL32_ON)) + +/* Parameter valid check for XTAL32 driver ability mode */ +#define IS_CLK_XTAL32_DRV_MD(x) \ +( ((x) == CLK_XTAL32_DRV_MID) || \ + ((x) == CLK_XTAL32_DRV_HIGH)) + +/* Parameter valid check for XTAL32 filtering selection */ +#define IS_CLK_XTAL32_FILT_SEL(x) \ +( ((x) == CLK_XTAL32_FILTER_ALL_MD) || \ + ((x) == CLK_XTAL32_FILTER_RUN_MD) || \ + ((x) == CLK_XTAL32_FILTER_OFF)) + +/* Parameter valid check for system clock source */ +#define IS_CLK_SYSCLK_SRC(x) \ +( ((x) == CLK_SYSCLK_SRC_HRC) || \ + ((x) == CLK_SYSCLK_SRC_MRC) || \ + ((x) == CLK_SYSCLK_SRC_LRC) || \ + ((x) == CLK_SYSCLK_SRC_XTAL) || \ + ((x) == CLK_SYSCLK_SRC_XTAL32) || \ + ((x) == CLK_SYSCLK_SRC_PLL)) + +/* Parameter valid check for CLK stable flag. */ +#define IS_CLK_STB_FLAG(x) \ +( ((x) != 0x00U) && \ + (((x) | CLK_STB_FLAG_MASK) == CLK_STB_FLAG_MASK)) + +/* Parameter valid check for bus clock category */ +#define IS_CLK_BUS_CLK_CATE(x) (((x) & CLK_BUS_CLK_ALL) != (0x00U)) + +/* Parameter valid check for HCLK divider */ +#define IS_CLK_HCLK_DIV(x) \ +( ((x) == CLK_HCLK_DIV1) || \ + ((x) == CLK_HCLK_DIV2) || \ + ((x) == CLK_HCLK_DIV4) || \ + ((x) == CLK_HCLK_DIV8) || \ + ((x) == CLK_HCLK_DIV16) || \ + ((x) == CLK_HCLK_DIV32) || \ + ((x) == CLK_HCLK_DIV64)) + +/* Parameter valid check for PCLK1 divider */ +#define IS_CLK_PCLK1_DIV(x) \ +( ((x) == CLK_PCLK1_DIV1) || \ + ((x) == CLK_PCLK1_DIV2) || \ + ((x) == CLK_PCLK1_DIV4) || \ + ((x) == CLK_PCLK1_DIV8) || \ + ((x) == CLK_PCLK1_DIV16) || \ + ((x) == CLK_PCLK1_DIV32) || \ + ((x) == CLK_PCLK1_DIV64)) + +/* Parameter valid check for PCLK4 divider */ +#define IS_CLK_PCLK4_DIV(x) \ +( ((x) == CLK_PCLK4_DIV1) || \ + ((x) == CLK_PCLK4_DIV2) || \ + ((x) == CLK_PCLK4_DIV4) || \ + ((x) == CLK_PCLK4_DIV8) || \ + ((x) == CLK_PCLK4_DIV16) || \ + ((x) == CLK_PCLK4_DIV32) || \ + ((x) == CLK_PCLK4_DIV64)) + +/* Parameter valid check for PCLK3 divider */ +#define IS_CLK_PCLK3_DIV(x) \ +( ((x) == CLK_PCLK3_DIV1) || \ + ((x) == CLK_PCLK3_DIV2) || \ + ((x) == CLK_PCLK3_DIV4) || \ + ((x) == CLK_PCLK3_DIV8) || \ + ((x) == CLK_PCLK3_DIV16) || \ + ((x) == CLK_PCLK3_DIV32) || \ + ((x) == CLK_PCLK3_DIV64)) + +/* Parameter valid check for EXCLK divider */ +#define IS_CLK_EXCLK_DIV(x) \ +( ((x) == CLK_EXCLK_DIV1) || \ + ((x) == CLK_EXCLK_DIV2) || \ + ((x) == CLK_EXCLK_DIV4) || \ + ((x) == CLK_EXCLK_DIV8) || \ + ((x) == CLK_EXCLK_DIV16) || \ + ((x) == CLK_EXCLK_DIV32) || \ + ((x) == CLK_EXCLK_DIV64)) + +/* Parameter valid check for PCLK0 divider */ +#define IS_CLK_PCLK0_DIV(x) \ +( ((x) == CLK_PCLK0_DIV1) || \ + ((x) == CLK_PCLK0_DIV2) || \ + ((x) == CLK_PCLK0_DIV4) || \ + ((x) == CLK_PCLK0_DIV8) || \ + ((x) == CLK_PCLK0_DIV16) || \ + ((x) == CLK_PCLK0_DIV32) || \ + ((x) == CLK_PCLK0_DIV64)) + +/* Parameter valid check for PCLK2 divider */ +#define IS_CLK_PCLK2_DIV(x) \ +( ((x) == CLK_PCLK2_DIV1) || \ + ((x) == CLK_PCLK2_DIV2) || \ + ((x) == CLK_PCLK2_DIV4) || \ + ((x) == CLK_PCLK2_DIV8) || \ + ((x) == CLK_PCLK2_DIV16) || \ + ((x) == CLK_PCLK2_DIV32) || \ + ((x) == CLK_PCLK2_DIV64)) + +/* Parameter valid check for bus clock */ +#define IS_CLK_BUS_CLK(x) \ +( ((x) == CLK_BUS_HCLK) || \ + ((x) == CLK_BUS_EXCLK) || \ + ((x) == CLK_BUS_PCLK0) || \ + ((x) == CLK_BUS_PCLK1) || \ + ((x) == CLK_BUS_PCLK2) || \ + ((x) == CLK_BUS_PCLK3) || \ + ((x) == CLK_BUS_PCLK4)) + +/* Parameter valid check for USB clock source */ +#define IS_CLK_USBCLK_SRC(x) \ +( ((x) == CLK_USBCLK_SYSCLK_DIV2) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV3) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV4) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV5) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV6) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV7) || \ + ((x) == CLK_USBCLK_SYSCLK_DIV8) || \ + ((x) == CLK_USBCLK_PLLQ) || \ + ((x) == CLK_USBCLK_PLLR) || \ + ((x) == CLK_USBCLK_PLLXP) || \ + ((x) == CLK_USBCLK_PLLXQ) || \ + ((x) == CLK_USBCLK_PLLXR)) + +/* Parameter valid check for CAN clock source */ +#define IS_CLK_CANCLK(x) \ +( ((x) == CLK_CANCLK_SYSCLK_DIV2) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV3) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV4) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV5) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV6) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV7) || \ + ((x) == CLK_CANCLK_SYSCLK_DIV8) || \ + ((x) == CLK_CANCLK_PLLQ) || \ + ((x) == CLK_CANCLK_PLLR) || \ + ((x) == CLK_CANCLK_PLLXP) || \ + ((x) == CLK_CANCLK_PLLXQ) || \ + ((x) == CLK_CANCLK_PLLXR) || \ + ((x) == CLK_CANCLK_XTAL )) + +/* Parameter valid check for CAN channel for clock source config */ +#define IS_CLK_CAN_UNIT(x) \ +( ((x) == CLK_CAN1) || \ + ((x) == CLK_CAN2)) + +/* Parameter valid check for I2S channel for clock source config */ +#define IS_CLK_I2S_UNIT(x) \ +( ((x) == CLK_I2S1) || \ + ((x) == CLK_I2S2) || \ + ((x) == CLK_I2S3) || \ + ((x) == CLK_I2S4)) + +/* Parameter valid check for peripheral source */ +#define IS_CLK_PERIPHCLK_SRC(x) \ +( ((x) == CLK_PERIPHCLK_PCLK) || \ + ((x) == CLK_PERIPHCLK_PLLQ) || \ + ((x) == CLK_PERIPHCLK_PLLR) || \ + ((x) == CLK_PERIPHCLK_PLLXP) || \ + ((x) == CLK_PERIPHCLK_PLLXQ) || \ + ((x) == CLK_PERIPHCLK_PLLXR)) + +/* Parameter valid check for TPIU clock divider */ +#define IS_CLK_TPIUCLK_DIV(x) \ +( ((x) == CLK_TPIUCLK_DIV1) || \ + ((x) == CLK_TPIUCLK_DIV2) || \ + ((x) == CLK_TPIUCLK_DIV4)) + +/* Parameter valid check for CLK MCO clock source . */ +#define IS_CLK_MCO_SRC(x) \ +( ((x) == CLK_MCO_SRC_HRC) || \ + ((x) == CLK_MCO_SRC_MRC) || \ + ((x) == CLK_MCO_SRC_LRC) || \ + ((x) == CLK_MCO_SRC_XTAL) || \ + ((x) == CLK_MCO_SRC_XTAL32) || \ + ((x) == CLK_MCO_SRC_PLLP) || \ + ((x) == CLK_MCO_SRC_PLLQ) || \ + ((x) == CLK_MCO_SRC_PLLXP) || \ + ((x) == CLK_MCO_SRC_PLLXQ) || \ + ((x) == CLK_MCO_SRC_PLLXR) || \ + ((x) == CLK_MCO_SRC_HCLK)) + +/* Parameter valid check for CLK MCO clock divide. */ +#define IS_CLK_MCO_DIV(x) \ +( ((x) == CLK_MCO_DIV1) || \ + ((x) == CLK_MCO_DIV2) || \ + ((x) == CLK_MCO_DIV4) || \ + ((x) == CLK_MCO_DIV8) || \ + ((x) == CLK_MCO_DIV16) || \ + ((x) == CLK_MCO_DIV32) || \ + ((x) == CLK_MCO_DIV64) || \ + ((x) == CLK_MCO_DIV128)) + +/* Parameter valid check for CLK MCO channel. */ +#define IS_CLK_MCO_CH(x) \ +( ((x) == CLK_MCO1) || \ + ((x) == CLK_MCO2)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup CLK_Local_Functions CLK Local Functions + * @{ + */ +/** + * @brief Clk delay function + * @param [in] u32Delay count + * @retval when switch clock srouce,shoud be delay some time to wait stable. + */ +static void CLK_Delay(uint32_t u32Delay) +{ + __IO uint32_t u32Timeout = 0UL; + + while (u32Timeout < u32Delay) { + u32Timeout++; + } +} + +/** + * @brief Wait clock stable flag. + * @param [in] u8Flag Specifies the stable flag to be wait. @ref CLK_STB_Flag + * @param [in] u32Time Specifies the time to wait while the flag not be set. + * @retval int32_t + */ +static int32_t CLK_WaitStable(uint8_t u8Flag, uint32_t u32Time) +{ + __IO uint32_t u32Timeout = 0UL; + int32_t i32Ret = LL_ERR_TIMEOUT; + + while (u32Timeout <= u32Time) { + if (SET == CLK_GetStableStatus(u8Flag)) { + i32Ret = LL_OK; + break; + } + u32Timeout++; + } + return i32Ret; +} +/** + * @} + */ + +/** + * @defgroup CLK_Local_Functions CLK Local Functions + * @{ + */ +#ifdef __DEBUG +/* + * @note The pll_input/PLLM (VCOIN) must between 1 ~ 24MHz. + * The VCOIN*PLLN (VCOOUT) is between 240 ~ 480MHz. + * The PLLx frequency (VCOOUT/PLLxP_Q_R) is between 15 ~ 240MHz. +*/ +static void PLLxParamCheck(const stc_clock_pllx_init_t *pstcPLLxInit) +{ + uint32_t vcoIn; + uint32_t vcoOut; + + DDL_ASSERT(IS_CLK_PLLXM_DIV(pstcPLLxInit->PLLCFGR_f.PLLM + 1UL)); + DDL_ASSERT(IS_CLK_PLLXN_MULTI(pstcPLLxInit->PLLCFGR_f.PLLN + 1UL)); + DDL_ASSERT(IS_CLK_PLLXR_DIV(pstcPLLxInit->PLLCFGR_f.PLLR + 1UL)); + DDL_ASSERT(IS_CLK_PLLXQ_DIV(pstcPLLxInit->PLLCFGR_f.PLLQ + 1UL)); + DDL_ASSERT(IS_CLK_PLLXP_DIV(pstcPLLxInit->PLLCFGR_f.PLLP + 1UL)); + + vcoIn = ((CLK_PLL_SRC_XTAL == PLL_SRC ? + XTAL_VALUE : HRC_VALUE) / (pstcPLLxInit->PLLCFGR_f.PLLM + 1UL)); + vcoOut = vcoIn * (pstcPLLxInit->PLLCFGR_f.PLLN + 1UL); + + DDL_ASSERT(IS_CLK_PLLX_VCO_IN(vcoIn)); + DDL_ASSERT(IS_CLK_PLLX_VCO_OUT(vcoOut)); + DDL_ASSERT(IS_CLK_PLLX_FREQ(vcoOut / (pstcPLLxInit->PLLCFGR_f.PLLR + 1UL))); + DDL_ASSERT(IS_CLK_PLLX_FREQ(vcoOut / (pstcPLLxInit->PLLCFGR_f.PLLQ + 1UL))); + DDL_ASSERT(IS_CLK_PLLX_FREQ(vcoOut / (pstcPLLxInit->PLLCFGR_f.PLLP + 1UL))); + DDL_ASSERT(IS_CLK_PLLX_STATE(pstcPLLxInit->u8PLLState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); +} +#endif /* __DEBUG */ + +static void SetSysClockSrc(uint8_t u8Src) +{ + uint8_t u8TmpFlag = 0U; + /* backup FCGx setting */ + __IO uint32_t fcg0 = CM_PWC->FCG0; + __IO uint32_t fcg1 = CM_PWC->FCG1; + __IO uint32_t fcg2 = CM_PWC->FCG2; + __IO uint32_t fcg3 = CM_PWC->FCG3; + + DDL_ASSERT(IS_CLK_SYSCLK_SRC(u8Src)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + /* Only current system clock source or target system clock source is PLLH + need to close fcg0~fcg3 and open fcg0~fcg3 during switch system clock source. + We need to backup fcg0~fcg3 before close them. */ + if (CLK_SYSCLK_SRC_PLL == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW) || (CLK_SYSCLK_SRC_PLL == u8Src)) { + u8TmpFlag = 1U; + /* FCG0 protect judgment */ + DDL_ASSERT((CM_PWC->FCG0PC & PWC_FCG0PC_PRT0) == PWC_FCG0PC_PRT0); + /* Close FCGx. */ + WRITE_REG32(CM_PWC->FCG0, CLK_FCG0_DEFAULT); + WRITE_REG32(CM_PWC->FCG1, CLK_FCG1_DEFAULT); + WRITE_REG32(CM_PWC->FCG2, CLK_FCG2_DEFAULT); + WRITE_REG32(CM_PWC->FCG3, CLK_FCG3_DEFAULT); + + /* Wait stable after close FCGx. */ + CLK_Delay(CLK_SYSCLK_SW_STB); + } + + /* Set system clock source */ + WRITE_REG8(CM_CMU->CKSWR, u8Src); + + /* Wait stable after setting system clock source */ + CLK_Delay(CLK_SYSCLK_SW_STB); + + if (1U == u8TmpFlag) { + WRITE_REG32(CM_PWC->FCG0, fcg0); + WRITE_REG32(CM_PWC->FCG1, fcg1); + WRITE_REG32(CM_PWC->FCG2, fcg2); + WRITE_REG32(CM_PWC->FCG3, fcg3); + /* Wait stable after open fcg. */ + CLK_Delay(CLK_SYSCLK_SW_STB); + } +} + +static void GetClockFreq(stc_clock_freq_t *pstcClockFreq) +{ + stc_clock_scale_t *pstcClockScale; + uint32_t u32HrcValue; + uint32_t plln; + uint32_t pllp; + uint32_t pllm; + + switch (READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + case CLK_SYSCLK_SRC_HRC: + /* HRC is used to system clock */ + pstcClockFreq->u32SysclkFreq = HRC_VALUE; + break; + case CLK_SYSCLK_SRC_MRC: + /* MRC is used to system clock */ + pstcClockFreq->u32SysclkFreq = MRC_VALUE; + break; + case CLK_SYSCLK_SRC_LRC: + /* LRC is used to system clock */ + pstcClockFreq->u32SysclkFreq = LRC_VALUE; + break; + case CLK_SYSCLK_SRC_XTAL: + /* XTAL is used to system clock */ + pstcClockFreq->u32SysclkFreq = XTAL_VALUE; + break; + case CLK_SYSCLK_SRC_XTAL32: + /* XTAL32 is used to system clock */ + pstcClockFreq->u32SysclkFreq = HRC_VALUE; + break; + case CLK_SYSCLK_SRC_PLL: + /* PLLHP is used as system clock. */ + pllp = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHP) >> CMU_PLLHCFGR_PLLHP_POS); + plln = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHN) >> CMU_PLLHCFGR_PLLHN_POS); + pllm = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHM) >> CMU_PLLHCFGR_PLLHM_POS); + + /* fpll = ((pllin / pllm) * plln) / pllp */ + if (CLK_PLL_SRC_XTAL == PLL_SRC) { + pstcClockFreq->u32SysclkFreq = ((XTAL_VALUE / (pllm + 1UL)) * (plln + 1UL)) / (pllp + 1UL); + } else { + u32HrcValue = HRC_VALUE; + pstcClockFreq->u32SysclkFreq = ((u32HrcValue / (pllm + 1UL)) * (plln + 1UL)) / (pllp + 1UL); + } + break; + default: + break; + } + + pstcClockScale = (stc_clock_scale_t *)((uint32_t)&CM_CMU->SCFGR); + pstcClockScale->SCFGR = READ_REG32(CM_CMU->SCFGR); + /* Get hclk. */ + pstcClockFreq->u32HclkFreq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.HCLKS; + /* Get pclk1. */ + pstcClockFreq->u32Pclk1Freq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.PCLK1S; + /* Get pclk4. */ + pstcClockFreq->u32Pclk4Freq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.PCLK4S; + /* Get pclk3. */ + pstcClockFreq->u32Pclk3Freq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.PCLK3S; + /* Get exck. */ + pstcClockFreq->u32ExclkFreq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.EXCKS; + /* Get pclk0. */ + pstcClockFreq->u32Pclk0Freq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.PCLK0S; + /* Get pclk2. */ + pstcClockFreq->u32Pclk2Freq = pstcClockFreq->u32SysclkFreq >> pstcClockScale->SCFGR_f.PCLK2S; +} + +static void SetSysClockDiv(uint32_t u32Clock, uint32_t u32Div) +{ + uint8_t u8TmpFlag = 0U; + + /* backup FCGx setting */ + __IO uint32_t fcg0 = CM_PWC->FCG0; + __IO uint32_t fcg1 = CM_PWC->FCG1; + __IO uint32_t fcg2 = CM_PWC->FCG2; + __IO uint32_t fcg3 = CM_PWC->FCG3; + + DDL_ASSERT(IS_CLK_HCLK_DIV(u32Div & CMU_SCFGR_HCLKS)); + DDL_ASSERT(IS_CLK_PCLK1_DIV(u32Div & CMU_SCFGR_PCLK1S)); + DDL_ASSERT(IS_CLK_PCLK4_DIV(u32Div & CMU_SCFGR_PCLK4S)); + + DDL_ASSERT(IS_CLK_EXCLK_DIV(u32Div & CMU_SCFGR_EXCKS)); + DDL_ASSERT(IS_CLK_PCLK0_DIV(u32Div & CMU_SCFGR_PCLK0S)); + DDL_ASSERT(IS_CLK_PCLK2_DIV(u32Div & CMU_SCFGR_PCLK2S)); + DDL_ASSERT(IS_CLK_PCLK3_DIV(u32Div & CMU_SCFGR_PCLK3S)); + + DDL_ASSERT(IS_CLK_BUS_CLK_CATE(u32Clock)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + /* Only current system clock source or target system clock source is PLLH + need to close fcg0~fcg3 and open fcg0~fcg3 during switch system clock source. + We need to backup fcg0~fcg3 before close them. */ + if (CLK_SYSCLK_SRC_PLL == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + u8TmpFlag = 1U; + DDL_ASSERT((CM_PWC->FCG0PC & PWC_FCG0PC_PRT0) == PWC_FCG0PC_PRT0); + /* Close FCGx. */ + WRITE_REG32(CM_PWC->FCG0, CLK_FCG0_DEFAULT); + WRITE_REG32(CM_PWC->FCG1, CLK_FCG1_DEFAULT); + WRITE_REG32(CM_PWC->FCG2, CLK_FCG2_DEFAULT); + WRITE_REG32(CM_PWC->FCG3, CLK_FCG3_DEFAULT); + /* Wait stable after close FCGx. */ + CLK_Delay(CLK_SYSCLK_SW_STB); + } + + MODIFY_REG32(CM_CMU->SCFGR, u32Clock, u32Div); + CLK_Delay(CLK_SYSCLK_SW_STB); + + if (1U == u8TmpFlag) { + WRITE_REG32(CM_PWC->FCG0, fcg0); + WRITE_REG32(CM_PWC->FCG1, fcg1); + WRITE_REG32(CM_PWC->FCG2, fcg2); + WRITE_REG32(CM_PWC->FCG3, fcg3); + /* Wait stable after open fcg. */ + CLK_Delay(CLK_SYSCLK_SW_STB); + } +} + +/** +* @} +*/ + +/** + * @defgroup CLK_Global_Functions CLK Global Functions + * @{ + */ +/** + * @brief LRC function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: LRC operate successfully + * - LL_ERR_BUSY: LRC is the system clock, CANNOT stop it. + * @note DO NOT STOP LRC while using it as system clock. + */ +int32_t CLK_LrcCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_LRC == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(CM_CMU->LRCCR, CLK_LRC_OFF); + } + } else { + WRITE_REG8(CM_CMU->LRCCR, CLK_LRC_ON); + + CLK_Delay(CLK_LRC_TIMEOUT); + } + + return i32Ret; +} + +/** + * @brief MRC function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: MRC operate successfully + * - LL_ERR_BUSY: MRC is the system clock, CANNOT stop it. + * @note DO NOT STOP MRC while using it as system clock. + */ +int32_t CLK_MrcCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_MRC == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(CM_CMU->MRCCR, CLK_MRC_OFF); + } + } else { + WRITE_REG8(CM_CMU->MRCCR, CLK_MRC_ON); + + CLK_Delay(CLK_MRC_TIMEOUT); + } + + return i32Ret; +} + +/** + * @brief HRC function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: HRC operate successfully + * - LL_ERR_BUSY: HRC is the system clock or as the PLL source clock, CANNOT stop it. + * - LL_ERR_TIMEOUT: HRC operate Timeout + * @note DO NOT STOP HRC while using it as system clock or as the PLL source clock. + */ +int32_t CLK_HrcCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_HRC == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } else if (CLK_PLL_SRC_HRC == PLL_SRC) { + /* HRC as PLL clock source and PLL is working */ + if (0UL == PLL_EN_REG) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(CM_CMU->HRCCR, CLK_HRC_OFF); + } + } else { + WRITE_REG8(CM_CMU->HRCCR, CLK_HRC_OFF); + } + } else { + WRITE_REG8(CM_CMU->HRCCR, CLK_HRC_ON); + i32Ret = CLK_WaitStable(CLK_STB_FLAG_HRC, CLK_TIMEOUT); + } + + return i32Ret; +} + +/** + * @brief Set HRC trimming value. + * @param [in] i8TrimVal specifies the trimming value for HRC. + * @retval None + */ +void CLK_HrcTrim(int8_t i8TrimVal) +{ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->HRCTRM, i8TrimVal); +} + +/** + * @brief Set MRC trimming value. + * @param [in] i8TrimVal specifies the trimming value for MRC. + * @retval None + */ +void CLK_MrcTrim(int8_t i8TrimVal) +{ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->MRCTRM, i8TrimVal); +} + +/** + * @brief Set LRC trimming value. + * @param [in] i8TrimVal specifies the trimming value for LRC. + * @retval None + */ +void CLK_LrcTrim(int8_t i8TrimVal) +{ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->LRCTRM, i8TrimVal); +} + +/** + * @brief Set RTC LRC trimming value. + * @param [in] i8TrimVal specifies the trimming value for RTC LRC. + * @retval None + */ +void CLK_RtcLrcTrim(int8_t i8TrimVal) +{ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->RTCLRCTRM, i8TrimVal); +} + +/** + * @brief Init Xtal initial structure with default value. + * @param [in] pstcXtalInit specifies the Parameter of XTAL. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t CLK_XtalStructInit(stc_clock_xtal_init_t *pstcXtalInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcXtalInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcXtalInit->u8State = CLK_XTAL_OFF; + pstcXtalInit->u8Mode = CLK_XTAL_MD_OSC; + pstcXtalInit->u8Drv = CLK_XTAL_DRV_HIGH; + pstcXtalInit->u8StableTime = CLK_XTAL_STB_2MS; + } + return i32Ret; +} + +/** + * @brief XTAL initialize. + * @param [in] pstcXtalInit specifies the XTAL initial config. + * @arg u8State : The new state of the XTAL. + * @arg u8Drv : The XTAL drive ability. + * @arg u8Mode : The XTAL mode selection osc or exclk. + * @arg u8StableTime : The XTAL stable time selection. + * @retval int32_t: + * - LL_OK: XTAL initial successfully. + * - LL_ERR_TIMEOUT: XTAL operate timeout. + * - LL_ERR_BUSY: XTAL is the system clock, CANNOT stop it. + * - LL_ERR_INVD_PARAM: NULL pointer. + * @note DO NOT STOP XTAL while using it as system clock. + */ +int32_t CLK_XtalInit(const stc_clock_xtal_init_t *pstcXtalInit) +{ + int32_t i32Ret; + + if (NULL == pstcXtalInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_CLK_XTAL_STATE(pstcXtalInit->u8State)); + DDL_ASSERT(IS_CLK_XTAL_DRV_MD(pstcXtalInit->u8Drv)); + DDL_ASSERT(IS_CLK_XTAL_MD(pstcXtalInit->u8Mode)); + DDL_ASSERT(IS_CLK_XTAL_STB_SEL(pstcXtalInit->u8StableTime)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->XTALSTBCR, pstcXtalInit->u8StableTime); + + WRITE_REG8(CM_CMU->XTALCFGR, (0x80U | pstcXtalInit->u8Drv | pstcXtalInit->u8Mode)); + + if (CLK_XTAL_ON == pstcXtalInit->u8State) { + i32Ret = CLK_XtalCmd(ENABLE); + } else { + i32Ret = CLK_XtalCmd(DISABLE); + } + } + + return i32Ret; +} + +/** + * @brief XTAL function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: XTAL operate successfully + * - LL_ERR_BUSY: XTAL is the system clock or as the PLL source clock, CANNOT stop it. + * - LL_ERR_TIMEOUT: XTAL operate timeout. + * @note DO NOT STOP XTAL while using it as system clock or as the PLL source clock. + */ +int32_t CLK_XtalCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_XTAL == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } + /* XTAL as PLL clock source and PLL is working */ + else if (CLK_PLL_SRC_XTAL == PLL_SRC) { + if (0UL == PLL_EN_REG) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(CM_CMU->XTALCR, CLK_XTAL_OFF); + } + } else { + WRITE_REG8(CM_CMU->XTALCR, CLK_XTAL_OFF); + } + } else { + WRITE_REG8(CM_CMU->XTALCR, CLK_XTAL_ON); + i32Ret = CLK_WaitStable(CLK_STB_FLAG_XTAL, CLK_TIMEOUT); + } + + return i32Ret; +} + +/** + * @brief Init XtalStd initial structure with default value. + * @param [in] pstcXtalStdInit specifies the Parameter of XTALSTD. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t CLK_XtalStdStructInit(stc_clock_xtalstd_init_t *pstcXtalStdInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcXtalStdInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcXtalStdInit->u8State = CLK_XTALSTD_OFF; + pstcXtalStdInit->u8Mode = CLK_XTALSTD_MD_INT; + pstcXtalStdInit->u8Int = CLK_XTALSTD_INT_OFF; + pstcXtalStdInit->u8Reset = CLK_XTALSTD_RST_OFF; + } + + return i32Ret; +} + +/** + * @brief Initialise the XTAL status detection. + * @param [in] pstcXtalStdInit specifies the Parameter of XTALSTD. + * @arg u8State: The new state of the XTALSTD. + * @arg u8Mode: The XTAL status detection occur interrupt or reset. + * @arg u8Int: The XTAL status detection interrupt on or off. + * @arg u8Reset: The XTAL status detection reset on or off. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t CLK_XtalStdInit(const stc_clock_xtalstd_init_t *pstcXtalStdInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcXtalStdInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameter valid check */ + DDL_ASSERT(IS_CLK_XTALSTD_STATE(pstcXtalStdInit->u8State)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + /* Parameter valid check */ + DDL_ASSERT(IS_CLK_XTALSTD_MD(pstcXtalStdInit->u8Mode)); + DDL_ASSERT(IS_CLK_XTALSTD_INT_STATE(pstcXtalStdInit->u8Int)); + DDL_ASSERT(IS_CLK_XTALSTD_RST_STATE(pstcXtalStdInit->u8Reset)); + + /* Configure and enable XTALSTD */ + WRITE_REG8(CM_CMU->XTALSTDCR, (pstcXtalStdInit->u8State | \ + pstcXtalStdInit->u8Mode | \ + pstcXtalStdInit->u8Int | \ + pstcXtalStdInit->u8Reset)); + } + + return i32Ret; +} + +/** + * @brief Clear the XTAL error flag. + * @param None + * @retval None + * @note The system clock should not be XTAL before call this function. + */ +void CLK_ClearXtalStdStatus(void) +{ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (0x01U == READ_REG8(CM_CMU->XTALSTDSR)) { + /* Clear the XTAL STD flag */ + WRITE_REG8(CM_CMU->XTALSTDSR, 0x00U); + } +} + +/** + * @brief Get the XTAL error flag. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t CLK_GetXtalStdStatus(void) +{ + return ((0x00U != READ_REG32(CM_CMU->XTALSTDSR)) ? SET : RESET); +} + +/** + * @brief Init Xtal32 initial structure with default value. + * @param [in] pstcXtal32Init specifies the Parameter of XTAL32. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t CLK_Xtal32StructInit(stc_clock_xtal32_init_t *pstcXtal32Init) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcXtal32Init) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcXtal32Init->u8State = CLK_XTAL32_ON; + pstcXtal32Init->u8Drv = CLK_XTAL32_DRV_MID; + pstcXtal32Init->u8Filter = CLK_XTAL32_FILTER_ALL_MD; + } + + return i32Ret; +} + +/** + * @brief XTAL32 initialize. + * @param [in] pstcXtal32Init specifies the XTAL32 initial config. + * @arg u8State : The new state of the XTAL32. + * @arg u8Drv : The XTAL32 drive capacity. + * @arg u8Filter : The XTAL32 noise filter on or off. + * @retval int32_t: + * - LL_OK: XTAL32 initial successfully. + * - LL_ERR_BUSY: XTAL32 is the system clock, CANNOT stop it. + * - LL_ERR_INVD_PARAM: NULL pointer. + * @note DO NOT STOP XTAL32 while using it as system clock. + */ +int32_t CLK_Xtal32Init(const stc_clock_xtal32_init_t *pstcXtal32Init) +{ + int32_t i32Ret; + + if (NULL == pstcXtal32Init) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameters check */ + DDL_ASSERT(IS_CLK_XTAL32_STATE(pstcXtal32Init->u8State)); + DDL_ASSERT(IS_CLK_XTAL32_DRV_MD(pstcXtal32Init->u8Drv)); + DDL_ASSERT(IS_CLK_XTAL32_FILT_SEL(pstcXtal32Init->u8Filter)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->XTAL32CFGR, pstcXtal32Init->u8Drv); + WRITE_REG8(CM_CMU->XTAL32NFR, pstcXtal32Init->u8Filter); + + if (CLK_XTAL32_ON == pstcXtal32Init->u8State) { + i32Ret = CLK_Xtal32Cmd(ENABLE); + } else { + i32Ret = CLK_Xtal32Cmd(DISABLE); + } + } + + return i32Ret; +} + +/** + * @brief XTAL32 function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: XTAL32 operate successfully + * - LL_ERR_BUSY: XTAL32 is the system clock, CANNOT stop it. + * @note DO NOT STOP XTAL32 while using it as system clock. + */ +int32_t CLK_Xtal32Cmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_XTAL32 == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(CM_CMU->XTAL32CR, CLK_XTAL32_OFF); + } + } else { + WRITE_REG8(CM_CMU->XTAL32CR, CLK_XTAL32_ON); + /* wait stable*/ + CLK_Delay(CLK_XTAL32_TIMEOUT); + } + + return i32Ret; +} + +/** + * @brief XTAL32 clock input function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note None + */ +void CLK_Xtal32InputCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG32(bCM_CMU->XTAL32CFGR_b.XTAL32IE, enNewState); +} + +/** + * @brief Set PLL source clock. + * @param [in] u32PllSrc PLL source clock. + * @arg CLK_PLL_SRC_XTAL + * @arg CLK_PLL_SRC_HRC + * @retval None + */ +void CLK_SetPLLSrc(uint32_t u32PllSrc) +{ + DDL_ASSERT(IS_CLK_PLL_SRC(u32PllSrc)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + MODIFY_REG32(PLL_SRC_REG, PLL_SRC_BIT, u32PllSrc << PLL_SRC_POS); +} + +/** + * @brief Init PLL initial structure with default value. + * @param [in] pstcPLLInit specifies the Parameter of PLL. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t CLK_PLLStructInit(stc_clock_pll_init_t *pstcPLLInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcPLLInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcPLLInit->PLLCFGR = 0UL; + pstcPLLInit->PLLCFGR_f.PLLSRC = CLK_PLL_SRC_XTAL; + pstcPLLInit->PLLCFGR_f.PLLM = CLK_PLLM_DEFAULT; + pstcPLLInit->PLLCFGR_f.PLLN = CLK_PLLN_DEFAULT; + pstcPLLInit->PLLCFGR_f.PLLP = CLK_PLLP_DEFAULT; + pstcPLLInit->PLLCFGR_f.PLLQ = CLK_PLLQ_DEFAULT; + pstcPLLInit->PLLCFGR_f.PLLR = CLK_PLLR_DEFAULT; + pstcPLLInit->u8PLLState = CLK_PLL_OFF; + } + return i32Ret; +} + +/** + * @brief PLLH initialize. + * @param [in] pstcPLLInit specifies the structure of PLLH initial config. + * @arg u8PLLState : The new state of the PLLH. + * @arg PLLCFGR : PLLH config. + * @retval int32_t: + * - LL_OK: PLLH initial successfully + * - LL_ERR_TIMEOUT: PLLH initial timeout + * - LL_ERR_BUSY: PLLH is the source clock, CANNOT stop it. + * - LL_ERR_INVD_PARAM: NULL pointer + * @note The pll_input/PLLM (VCOIN) must between 8 ~ 24MHz. + * The VCOIN*PLLN (VCOOUT) is between 600 ~ 1200MHz. + * The PLLH frequency (VCOOUT/PLLHP_Q_R) is between 40 ~ 240MHz. + */ +int32_t CLK_PLLInit(const stc_clock_pll_init_t *pstcPLLInit) +{ + int32_t i32Ret; + +#ifdef __DEBUG + uint32_t vcoIn; + uint32_t vcoOut; +#endif + + if (NULL == pstcPLLInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { +#ifdef __DEBUG + DDL_ASSERT(IS_CLK_PLL_SRC(pstcPLLInit->PLLCFGR_f.PLLSRC)); + DDL_ASSERT(IS_CLK_PLLM_DIV(pstcPLLInit->PLLCFGR_f.PLLM + 1UL)); + DDL_ASSERT(IS_CLK_PLLN_MULTI(pstcPLLInit->PLLCFGR_f.PLLN + 1UL)); + DDL_ASSERT(IS_CLK_PLLP_DIV(pstcPLLInit->PLLCFGR_f.PLLP + 1UL)); + + vcoIn = ((CLK_PLL_SRC_XTAL == pstcPLLInit->PLLCFGR_f.PLLSRC ? + XTAL_VALUE : HRC_VALUE) / (pstcPLLInit->PLLCFGR_f.PLLM + 1UL)); + vcoOut = vcoIn * (pstcPLLInit->PLLCFGR_f.PLLN + 1UL); + + DDL_ASSERT(IS_CLK_PLL_VCO_IN(vcoIn)); + DDL_ASSERT(IS_CLK_PLL_VCO_OUT(vcoOut)); + DDL_ASSERT(IS_CLK_PLL_FREQ(vcoOut / (pstcPLLInit->PLLCFGR_f.PLLP + 1UL))); + DDL_ASSERT(IS_CLK_PLLQ_DIV(pstcPLLInit->PLLCFGR_f.PLLQ + 1UL)); + DDL_ASSERT(IS_CLK_PLLR_DIV(pstcPLLInit->PLLCFGR_f.PLLR + 1UL)); + DDL_ASSERT(IS_CLK_PLL_FREQ(vcoOut / (pstcPLLInit->PLLCFGR_f.PLLR + 1UL))); + DDL_ASSERT(IS_CLK_PLL_FREQ(vcoOut / (pstcPLLInit->PLLCFGR_f.PLLQ + 1UL))); + DDL_ASSERT(IS_CLK_PLL_STATE(pstcPLLInit->u8PLLState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); +#endif /* __DEBUG */ + + /* set PLL source in advance */ + MODIFY_REG32(PLL_SRC_REG, PLL_SRC_BIT, pstcPLLInit->PLLCFGR_f.PLLSRC << PLL_SRC_POS); + WRITE_REG32(CM_CMU->PLLHCFGR, pstcPLLInit->PLLCFGR); + + if (CLK_PLL_ON == pstcPLLInit->u8PLLState) { + i32Ret = CLK_PLLCmd(ENABLE); + } else { + i32Ret = CLK_PLLCmd(DISABLE); + } + } + + return i32Ret; +} + +/** + * @brief PLL function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: PLL operate successfully + * - LL_ERR_BUSY: PLL is the system clock, CANNOT stop it. + * - LL_ERR_TIMEOUT: PLL operate timeout + * @note DO NOT STOP PLL while using it as system clock. + */ +int32_t CLK_PLLCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + if (CLK_SYSCLK_SRC_PLL == READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + i32Ret = LL_ERR_BUSY; + } else { + WRITE_REG8(PLL_EN_REG, CLK_PLL_OFF); + } + } else { + if (CLK_PLL_SRC_XTAL == PLL_SRC) { + i32Ret = CLK_WaitStable(CLK_STB_FLAG_XTAL, CLK_TIMEOUT); + } else { + i32Ret = CLK_WaitStable(CLK_STB_FLAG_HRC, CLK_TIMEOUT); + } + if (LL_OK == i32Ret) { + WRITE_REG8(PLL_EN_REG, CLK_PLL_ON); + i32Ret = CLK_WaitStable(CLK_STB_FLAG_PLL, CLK_TIMEOUT); + } + } + + return i32Ret; +} + +/** + * @brief Init PLLx initial structure with default value. + * @param [in] pstcPLLxInit specifies the Parameter of PLLx. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + * @note Pllx for UPLL while HC32F460, HC32F451, HC32F452 + * Pllx for PLLA while HC32F4A0 + */ +int32_t CLK_PLLxStructInit(stc_clock_pllx_init_t *pstcPLLxInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcPLLxInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcPLLxInit->PLLCFGR = 0UL; + pstcPLLxInit->u8PLLState = CLK_PLLX_OFF; + pstcPLLxInit->PLLCFGR_f.PLLP = CLK_PLLXP_DEFAULT; + pstcPLLxInit->PLLCFGR_f.PLLQ = CLK_PLLXQ_DEFAULT; + pstcPLLxInit->PLLCFGR_f.PLLR = CLK_PLLXR_DEFAULT; + pstcPLLxInit->PLLCFGR_f.PLLN = CLK_PLLXN_DEFAULT; + pstcPLLxInit->PLLCFGR_f.PLLM = CLK_PLLXM_DEFAULT; + } + return i32Ret; +} + +/** + * @brief PLLx Initialize. + * @param [in] pstcPLLxInit specifies the structure of UPLL initial config. + * @arg u8PLLState : The new state of the UPLL. + * @arg PLLCFGR : UPLL config. + * @retval int32_t: + * - LL_OK: UPLL initial successfully + * - LL_ERR_TIMEOUT: UPLL initial timeout + * - LL_ERR_INVD_PARAM: NULL pointer + * @note The pll_input/PLLM (VCOIN) must between 1 ~ 24MHz. + * The VCOIN*PLLN (VCOOUT) is between 240 ~ 480MHz. + * The UPLL frequency (VCOOUT/UPLLP_Q_R) is between 15 ~ 240MHz. + */ +int32_t CLK_PLLxInit(const stc_clock_pllx_init_t *pstcPLLxInit) +{ + int32_t i32Ret; + + if (NULL == pstcPLLxInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { +#ifdef __DEBUG + PLLxParamCheck(pstcPLLxInit); +#endif + + WRITE_REG32(CM_CMU->PLLACFGR, pstcPLLxInit->PLLCFGR); + + if (CLK_PLLX_ON == pstcPLLxInit->u8PLLState) { + i32Ret = CLK_PLLxCmd(ENABLE); + } else { + i32Ret = CLK_PLLxCmd(DISABLE); + } + } + return i32Ret; +} + +/** + * @brief PLLx function enable/disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: UPLL operate successfully + * - LL_ERR_TIMEOUT: UPLL operate timeout + * @note PLLx for UPLL while HC32F460, HC32F451, HC32F452 + * PLLx for PLLA while HC32F4A0 + */ +int32_t CLK_PLLxCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (DISABLE == enNewState) { + WRITE_REG8(PLLX_EN_REG, CLK_PLLX_OFF); + } else { + if (CLK_PLL_SRC_XTAL == PLL_SRC) { + i32Ret = CLK_WaitStable(CLK_STB_FLAG_XTAL, CLK_TIMEOUT); + } else { + i32Ret = CLK_WaitStable(CLK_STB_FLAG_HRC, CLK_TIMEOUT); + } + if (LL_OK == i32Ret) { + WRITE_REG8(PLLX_EN_REG, CLK_PLLX_ON); + i32Ret = CLK_WaitStable(CLK_STB_FLAG_PLLX, CLK_TIMEOUT); + } + } + + return i32Ret; +} + +/** + * @brief Selects the clock source to output on MCO pin. + * @param [in] u8Ch Specifies the MCO channel. @ref CLK_MCO_Channel_Sel + * @param [in] u8Src Specifies the clock source to output. @ref CLK_MCO_Clock_Source + * @param [in] u8Div Specifies the MCOx prescaler. @ref CLK_MCO_Clock_Prescaler + * @retval None + * @note MCO pin should be configured in alternate function 1 mode. + */ +void CLK_MCOConfig(uint8_t u8Ch, uint8_t u8Src, uint8_t u8Div) +{ + __IO uint8_t *MCOCFGRx; + + /* Check the parameters. */ + DDL_ASSERT(IS_CLK_MCO_SRC(u8Src)); + DDL_ASSERT(IS_CLK_MCO_DIV(u8Div)); + DDL_ASSERT(IS_CLK_MCO_CH(u8Ch)); + /* enable register write. */ + DDL_ASSERT(IS_CLK_UNLOCKED()); + + MCOCFGRx = &(*(__IO uint8_t *)((uint32_t)&CM_CMU->MCOCFGR1 + u8Ch)); + + /* Config the MCO */ + MODIFY_REG8(*MCOCFGRx, (CMU_MCOCFGR_MCOSEL | CMU_MCOCFGR_MCODIV), (u8Src | u8Div)); +} + +/** + * @brief Enable or disable the MCO1 output. + * @param [in] u8Ch Specifies the MCO channel. @ref CLK_MCO_Channel_Sel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CLK_MCOCmd(uint8_t u8Ch, en_functional_state_t enNewState) +{ + __IO uint8_t *MCOCFGRx; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + DDL_ASSERT(IS_CLK_MCO_CH(u8Ch)); + + MCOCFGRx = &(*(__IO uint8_t *)((uint32_t)&CM_CMU->MCOCFGR1 + u8Ch)); + + /* Enable or disable clock output. */ + MODIFY_REG8(*MCOCFGRx, CMU_MCOCFGR_MCOEN, (uint8_t)enNewState << CMU_MCOCFGR_MCOEN_POS); +} + +/** + * @brief PLL/XTAL/HRC stable flag read. + * @param [in] u8Flag specifies the stable flag to be read. @ref CLK_STB_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t CLK_GetStableStatus(uint8_t u8Flag) +{ + DDL_ASSERT(IS_CLK_STB_FLAG(u8Flag)); + + return ((0x00U != READ_REG8_BIT(CM_CMU->OSCSTBSR, u8Flag)) ? SET : RESET); +} + +/** + * @brief Set the system clock source. + * @param [in] u8Src specifies the source of system clock. @ref CLK_System_Clock_Source + * @retval None + */ +void CLK_SetSysClockSrc(uint8_t u8Src) +{ + /* Set system clock source */ + SetSysClockSrc(u8Src); + /* Update system clock */ + SystemCoreClockUpdate(); +} + +/** + * @brief Get bus clock frequency. + * @param [out] pstcClockFreq specifies the pointer to get bus frequency. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t CLK_GetClockFreq(stc_clock_freq_t *pstcClockFreq) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcClockFreq) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + GetClockFreq(pstcClockFreq); + } + return i32Ret; +} + +/** + * @brief Get bus clock frequency. + * @param [in] u32Clock specifies the bus clock to get frequency. @ref CLK_Bus_Clock_Sel + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +uint32_t CLK_GetBusClockFreq(uint32_t u32Clock) +{ + uint32_t u32ClockFreq; + DDL_ASSERT(IS_CLK_BUS_CLK(u32Clock)); + + switch (u32Clock) { + case CLK_BUS_HCLK: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_HCLKS) >> CMU_SCFGR_HCLKS_POS); + break; + case CLK_BUS_PCLK1: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK1S) >> CMU_SCFGR_PCLK1S_POS); + break; + case CLK_BUS_PCLK4: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK4S) >> CMU_SCFGR_PCLK4S_POS); + break; + case CLK_BUS_PCLK3: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK3S) >> CMU_SCFGR_PCLK3S_POS); + break; + case CLK_BUS_EXCLK: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_EXCKS) >> CMU_SCFGR_EXCKS_POS); + break; + case CLK_BUS_PCLK0: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK0S) >> CMU_SCFGR_PCLK0S_POS); + break; + case CLK_BUS_PCLK2: + u32ClockFreq = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK2S) >> CMU_SCFGR_PCLK2S_POS); + break; + default: + u32ClockFreq = SystemCoreClock; + break; + } + return u32ClockFreq; +} + +/** + * @brief Get PLL clock frequency. + * @param [out] pstcPllClkFreq specifies the pointer to get PLL frequency. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + * @note PLL for MPLL, PLLx for UPLL while HC32F460, HC32F451, HC32F452 + * PLL for PLLH, PLLx for PLLA while HC32F4A0 + */ +int32_t CLK_GetPLLClockFreq(stc_pll_clock_freq_t *pstcPllClkFreq) +{ + int32_t i32Ret = LL_OK; + uint32_t pllin; + uint32_t plln; + uint32_t pllm; + uint32_t pllp; + uint32_t pllq; + uint32_t pllr; + uint32_t pllxn; + uint32_t pllxm; + uint32_t pllxp; + uint32_t pllxq; + uint32_t pllxr; + + if (NULL == pstcPllClkFreq) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pllp = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHP) >> CMU_PLLHCFGR_PLLHP_POS); + pllq = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHQ) >> CMU_PLLHCFGR_PLLHQ_POS); + pllr = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHR) >> CMU_PLLHCFGR_PLLHR_POS); + plln = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHN) >> CMU_PLLHCFGR_PLLHN_POS); + pllm = (uint32_t)((CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHM) >> CMU_PLLHCFGR_PLLHM_POS); + + pllxp = (uint32_t)((CM_CMU->PLLACFGR & CMU_PLLACFGR_PLLAP) >> CMU_PLLACFGR_PLLAP_POS); + pllxq = (uint32_t)((CM_CMU->PLLACFGR & CMU_PLLACFGR_PLLAQ) >> CMU_PLLACFGR_PLLAQ_POS); + pllxr = (uint32_t)((CM_CMU->PLLACFGR & CMU_PLLACFGR_PLLAR) >> CMU_PLLACFGR_PLLAR_POS); + pllxn = (uint32_t)((CM_CMU->PLLACFGR & CMU_PLLACFGR_PLLAN) >> CMU_PLLACFGR_PLLAN_POS); + pllxm = (uint32_t)((CM_CMU->PLLACFGR & CMU_PLLACFGR_PLLAM) >> CMU_PLLACFGR_PLLAM_POS); + + /* PLLHP is used as system clock. */ + if (CLK_PLL_SRC_XTAL == PLL_SRC) { + pllin = XTAL_VALUE; + } else { + pllin = HRC_VALUE; + } + + pstcPllClkFreq->u32PllVcin = (pllin / (pllm + 1UL)); + pstcPllClkFreq->u32PllVco = ((pllin / (pllm + 1UL)) * (plln + 1UL)); + pstcPllClkFreq->u32PllP = ((pllin / (pllm + 1UL)) * (plln + 1UL)) / (pllp + 1UL); + + pstcPllClkFreq->u32PllQ = ((pllin / (pllm + 1UL)) * (plln + 1UL)) / (pllq + 1UL); + pstcPllClkFreq->u32PllR = ((pllin / (pllm + 1UL)) * (plln + 1UL)) / (pllr + 1UL); + pstcPllClkFreq->u32PllxVcin = (pllin / (pllxm + 1UL)); + pstcPllClkFreq->u32PllxVco = ((pllin / (pllxm + 1UL)) * (pllxn + 1UL)); + pstcPllClkFreq->u32PllxP = ((pllin / (pllxm + 1UL)) * (pllxn + 1UL)) / (pllxp + 1UL); + pstcPllClkFreq->u32PllxQ = ((pllin / (pllxm + 1UL)) * (pllxn + 1UL)) / (pllxq + 1UL); + pstcPllClkFreq->u32PllxR = ((pllin / (pllxm + 1UL)) * (pllxn + 1UL)) / (pllxr + 1UL); + } + return i32Ret; +} + +/** + * @brief HCLK/PCLK divide setting. + * @param [in] u32Clock specifies the clock to be divided. @ref CLK_Bus_Clock_Sel + * @param [in] u32Div specifies the clock divide factor. @ref CLK_Clock_Divider + * @retval None + * @note u32Div could choose CLK_HCLK_Divider, CLK_PCLK0_Divider, CLK_PCLK1_Divider, + * CLK_PCLK2_Divider, CLK_PCLK3_Divider, CLK_PCLK4_Divider, CLK_EXCLK_Divider, according to the MCU + */ +void CLK_SetClockDiv(uint32_t u32Clock, uint32_t u32Div) +{ + /* Set clock divider */ + SetSysClockDiv(u32Clock, u32Div); + + /* Update system clock */ + SystemCoreClockUpdate(); +} + +/** + * @brief Set peripheral clock source. + * @param [in] u16Src specifies the peripheral clock source. @ref CLK_PERIPH_Sel + * @retval None + * @note peripheral for ADC/DAC/TRNG while HC32F460,HC32F4A0, HC32F451, HC32F452 + * peripheral only for ADC while HC32M423,HC32F120,HC32F160,HC32M120 + */ +void CLK_SetPeriClockSrc(uint16_t u16Src) +{ + DDL_ASSERT(IS_CLK_PERIPHCLK_SRC(u16Src)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->PERICKSEL, u16Src); +} + +/** + * @brief USB clock source config. + * @param [in] u8Src specifies the USB clock source. @ref CLK_USBCLK_Sel + * @retval None + */ +void CLK_SetUSBClockSrc(uint8_t u8Src) +{ + DDL_ASSERT(IS_CLK_USBCLK_SRC(u8Src)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + WRITE_REG8(CM_CMU->USBCKCFGR, u8Src); +} + +/** + * @brief I2S clock source config. + * @param [in] u8Unit specifies the I2S channel for clock source. @ref CLK_I2S_Sel + * @arg CLK_I2S1: I2S Channel 1 + * @arg CLK_I2S2: I2S Channel 2 + * @arg CLK_I2S3: I2S Channel 3 + * @arg CLK_I2S4: I2S Channel 4 + * @param [in] u8Src specifies the I2S clock source. @ref CLK_PERIPH_Sel + * @retval None + */ +void CLK_SetI2SClockSrc(uint8_t u8Unit, uint8_t u8Src) +{ + DDL_ASSERT(IS_CLK_I2S_UNIT(u8Unit)); + DDL_ASSERT(IS_CLK_PERIPHCLK_SRC(u8Src)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + MODIFY_REG16(CM_CMU->I2SCKSEL, (uint16_t)CMU_I2SCKSEL_I2S1CKSEL << (u8Unit * CMU_I2SCKSEL_I2S2CKSEL_POS), \ + (uint16_t)u8Src << (u8Unit * CMU_I2SCKSEL_I2S2CKSEL_POS)); +} + +/** + * @brief CAN clock source config. + * @param [in] u8Unit specifies the CAN channel for clock source. @ref CLK_CAN_Sel + * @arg CLK_CAN1: CAN Channel 1 + * @arg CLK_CAN2: CAN Channel 2 + * @arg CLK_CAN2: CAN Channel 3 (for HC32F472 only) + * @param [in] u8Src specifies the CAN clock source. @ref CLK_CANCLK_Sel + * @retval None + */ +void CLK_SetCANClockSrc(uint8_t u8Unit, uint8_t u8Src) +{ + DDL_ASSERT(IS_CLK_CAN_UNIT(u8Unit)); + DDL_ASSERT(IS_CLK_CANCLK(u8Src)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + if (0U != (CLK_CAN1 & u8Unit)) { + MODIFY_REG8(CM_CMU->CANCKCFGR, CMU_CANCKCFGR_CAN1CKS, u8Src); + } + if (0U != (CLK_CAN2 & u8Unit)) { + MODIFY_REG8(CM_CMU->CANCKCFGR, CMU_CANCKCFGR_CAN2CKS, u8Src << CMU_CANCKCFGR_CAN2CKS_POS); + } +} + +/** + * @brief Enable or disable the TPIU clock. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CLK_TpiuClockCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + MODIFY_REG8(CM_CMU->TPIUCKCFGR, CMU_TPIUCKCFGR_TPIUCKOE, (uint8_t)enNewState << CMU_TPIUCKCFGR_TPIUCKOE_POS); +} + +/** + * @brief TPIU clock divider config. + * @param [in] u8Div specifies the TPIU clock divide factor. @ref CLK_TPIU_Divider + * @arg CLK_TPIUCLK_DIV1: TPIU clock no divide + * @arg CLK_TPIUCLK_DIV2: TPIU clock divide by 2 + * @arg CLK_TPIUCLK_DIV4: TPIU clock divide by 4 + * @retval None + */ +void CLK_SetTpiuClockDiv(uint8_t u8Div) +{ + DDL_ASSERT(IS_CLK_TPIUCLK_DIV(u8Div)); + DDL_ASSERT(IS_CLK_UNLOCKED()); + + MODIFY_REG8(CM_CMU->TPIUCKCFGR, CMU_TPIUCKCFGR_TPIUCKS, u8Div); +} +/** + * @} + */ + +#endif /* LL_CLK_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_cmp.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_cmp.c new file mode 100644 index 00000000..c7b66419 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_cmp.c @@ -0,0 +1,716 @@ +/** + ******************************************************************************* + * @file hc32_ll_cmp.c + * @brief This file provides firmware functions to manage the Comparator(CMP). + * + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_cmp.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_CMP CMP + * @brief CMP Driver Library + * @{ + */ + +#if (LL_CMP_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CMP_Local_Macros CMP Local Macros + * @{ + */ + +/** + * @defgroup CMP_Check_Parameters_Validity CMP Check Parameters Validity + * @{ + */ +#define IS_CMP_UNIT(x) \ +( ((x) == CM_CMP1) || \ + ((x) == CM_CMP2) || \ + ((x) == CM_CMP3) || \ + ((x) == CM_CMP4)) + +#define IS_CMP_WIN_MD_UNIT(x) \ +( ((x) == CMP_WIN_CMP12) || \ + ((x) == CMP_WIN_CMP34)) + +#define IS_CMP1_3_POSITIVE_IN(x) \ +( ((x) == CMP_POSITIVE_NONE) || \ + ((x) == CMP1_POSITIVE_PGA1_BP) || \ + ((x) == CMP1_POSITIVE_PGA1) || \ + ((x) == CMP1_POSITIVE_PGA2) || \ + ((x) == CMP1_POSITIVE_CMP1_INP2) || \ + ((x) == CMP1_POSITIVE_CMP1_INP3) || \ + ((x) == CMP1_POSITIVE_CMP2_INP3) || \ + ((x) == CMP1_POSITIVE_CMP1_INP4)) + +#define IS_CMP2_4_POSITIVE_IN(x) \ +( ((x) == CMP_POSITIVE_NONE) || \ + ((x) == CMP2_POSITIVE_PGA2_BP) || \ + ((x) == CMP2_POSITIVE_PGA2) || \ + ((x) == CMP2_POSITIVE_CMP2_INP3) || \ + ((x) == CMP2_POSITIVE_CMP2_INP4)) + +#define IS_CMP_NEGATIVE_IN(x) \ +( ((x) == CMP_NEGATIVE_NONE) || \ + ((x) == CMP1_NEGATIVE_DAC1_OUT1) || \ + ((x) == CMP1_NEGATIVE_DAC1_OUT2) || \ + ((x) == CMP1_NEGATIVE_CMP123_INM3) || \ + ((x) == CMP1_NEGATIVE_CMP1_INM4)) + +#define IS_CMP_WIN_LOW_IN(x) \ +( ((x) == CMP_WIN_LOW_NONE) || \ + ((x) == CMP12_WIN_LOW_DAC1_OUT1) || \ + ((x) == CMP12_WIN_LOW_DAC1_OUT2) || \ + ((x) == CMP12_WIN_LOW_CMP123_INM3) || \ + ((x) == CMP12_WIN_LOW_CMP1_INM4)) + +#define IS_CMP_WIN_HIGH_IN(x) \ +( ((x) == CMP_WIN_HIGH_NONE) || \ + ((x) == CMP12_WIN_HIGH_DAC1_OUT1) || \ + ((x) == CMP12_WIN_HIGH_DAC1_OUT2) || \ + ((x) == CMP12_WIN_HIGH_CMP123_INM3) || \ + ((x) == CMP12_WIN_HIGH_CMP2_INM4)) + +#define IS_CMP_OUT_POLARITY(x) \ +( ((x) == CMP_OUT_INVT_OFF) || \ + ((x) == CMP_OUT_INVT_ON)) + +#define IS_CMP_OUT_FILTER(x) \ +( ((x) == CMP_OUT_FILTER_NONE) || \ + ((x) == CMP_OUT_FILTER_CLK) || \ + ((x) == CMP_OUT_FILTER_CLK_DIV8) || \ + ((x) == CMP_OUT_FILTER_CLK_DIV32)) + +#define IS_CMP_OUT_DETECT_EDGE(x) \ +( ((x) == CMP_DETECT_EDGS_NONE) || \ + ((x) == CMP_DETECT_EDGS_RISING) || \ + ((x) == CMP_DETECT_EDGS_FALLING) || \ + ((x) == CMP_DETECT_EDGS_BOTH)) + +#define IS_CMP_BLANKWIN_VALID_LVL(x) \ +( ((x) == CMP_BLANKWIN_VALID_LVL_LOW) || \ + ((x) == CMP_BLANKWIN_VALID_LVL_HIGH)) + +#define IS_CMP_BLANKWIN_OUT_LVL(x) \ +( ((x) == CMP_BLANKWIN_OUTPUT_LVL_LOW) || \ + ((x) == CMP_BLANKWIN_OUTPUT_LVL_HIGH)) + +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup CMP_Local_Functions CMP Local Functions + * @{ + */ + +/** + * @brief Delay function, delay us approximately + * @param [in] u32Count us + * @retval None + */ +static void CMP_DelayUS(uint32_t u32Count) +{ + __IO uint32_t i; + const uint32_t u32Cyc = HCLK_VALUE / 10000000UL; + + while (u32Count-- > 0UL) { + i = u32Cyc; + while (i-- > 0UL) { + ; + } + } +} + +/** + * @brief Get CMP function status and disable CMP + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @retval uint16_t The register value + */ +static uint16_t GetCmpFuncStatusAndDisFunc(CM_CMP_TypeDef *CMPx) +{ + uint16_t u16temp; + /* Read CMP status */ + u16temp = (uint16_t)(uint8_t)READ_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + /* Stop CMP function */ + CLR_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + return u16temp; +} + +/** + * @brief Revcover CMP function status + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u16CmpFuncStatus CMP function status backup value + * @retval None + */ +static void RecoverCmpFuncStatus(CM_CMP_TypeDef *CMPx, uint16_t u16CmpFuncStatus) +{ + if (u16CmpFuncStatus != 0U) { + /* Recover CMP status */ + MODIFY_REG8(CMPx->MDR, CMP_MDR_CENB, u16CmpFuncStatus); + /* Delay 1us */ + CMP_DelayUS(1U); + } +} + +/** + * @} + */ + +/** + * @defgroup CMP_Global_Functions CMP Global Functions + * @{ + */ + +/** + * @brief Initialize structure stc_cmp_init_t variable with default value. + * @param [in] pstcCmpInit Pointer to a structure variable which will be initialized. @ref stc_cmp_init_t + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t CMP_StructInit(stc_cmp_init_t *pstcCmpInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (pstcCmpInit != NULL) { + pstcCmpInit->u16PositiveInput = CMP_POSITIVE_NONE; + pstcCmpInit->u16NegativeInput = CMP_NEGATIVE_NONE; + pstcCmpInit->u16OutPolarity = CMP_OUT_INVT_OFF; + pstcCmpInit->u16OutDetectEdge = CMP_DETECT_EDGS_NONE; + pstcCmpInit->u16OutFilter = CMP_OUT_FILTER_NONE; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Initialize structure stc_cmp_init_t variable with default value. + * @param [in] pstcCmpWindowInit Pointer to a structure variable. @ref stc_cmp_window_init_t + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t CMP_WindowStructInit(stc_cmp_window_init_t *pstcCmpWindowInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (pstcCmpWindowInit != NULL) { + pstcCmpWindowInit->u8WinVolLow = CMP_NEGATIVE_NONE; + pstcCmpWindowInit->u8WinVolHigh = CMP_NEGATIVE_NONE; + pstcCmpWindowInit->u16OutPolarity = CMP_OUT_INVT_OFF; + pstcCmpWindowInit->u16OutDetectEdge = CMP_DETECT_EDGS_NONE; + pstcCmpWindowInit->u16OutFilter = CMP_OUT_FILTER_NONE; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief De-initialize CMP unit + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @retval None + */ +void CMP_DeInit(CM_CMP_TypeDef *CMPx) +{ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + + CLR_REG8(CMPx->MDR); + CLR_REG8(CMPx->FIR); + CLR_REG8(CMPx->OCR); + CLR_REG8(CMPx->PMSR); + CLR_REG16(CMPx->VISR); + CLR_REG16(CMPx->TWSR); + CLR_REG16(CMPx->TWPR); +} + +/** + * @brief CMP normal mode initialize + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] pstcCmpInit CMP function base parameter structure + * @arg pstcCmpInit->u16PositiveInput: @ref CMP_Positive_Input_Select + * @arg pstcCmpInit->u16NegativeInput: @ref CMP_Negative_Input_Select + * @arg pstcCmpInit->u16OutPolarity: @ref CMP_Out_Polarity_Select + * @arg pstcCmpInit->u16OutDetectEdge: @ref CMP_Out_Detect_Edge_Select + * @arg pstcCmpInit->u16OutFilter: @ref CMP_Out_Filter + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t CMP_NormalModeInit(CM_CMP_TypeDef *CMPx, const stc_cmp_init_t *pstcCmpInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check CMPx instance and configuration structure*/ + if (NULL != pstcCmpInit) { + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_OUT_POLARITY(pstcCmpInit->u16OutPolarity)); + DDL_ASSERT(IS_CMP_OUT_DETECT_EDGE(pstcCmpInit->u16OutDetectEdge)); + DDL_ASSERT(IS_CMP_OUT_FILTER(pstcCmpInit->u16OutFilter)); + if ((CM_CMP1 == CMPx) || (CM_CMP3 == CMPx)) { + DDL_ASSERT(IS_CMP1_3_POSITIVE_IN(pstcCmpInit->u16PositiveInput)); + } else { + DDL_ASSERT(IS_CMP2_4_POSITIVE_IN(pstcCmpInit->u16PositiveInput)); + } + DDL_ASSERT(IS_CMP_NEGATIVE_IN(pstcCmpInit->u16NegativeInput)); + + /* Stop CMP compare */ + CLR_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + + /* Set voltage in */ + WRITE_REG8(CMPx->PMSR, (pstcCmpInit->u16PositiveInput & CMP_PMSR_CVSL) | pstcCmpInit->u16NegativeInput); + if ((CM_CMP1 == CMPx) || (CM_CMP3 == CMPx)) { + if ((CMP_PMSR_CVSL_1 == (pstcCmpInit->u16PositiveInput & CMP_PMSR_CVSL)) \ + || (CMP_PMSR_CVSL_2 == (pstcCmpInit->u16PositiveInput & CMP_PMSR_CVSL))) { + WRITE_REG16(CMPx->VISR, (pstcCmpInit->u16PositiveInput >> VISR_OFFSET) & (CMP_VISR_P3SL | CMP_VISR_P2SL)); + } + } + + /* Delay 1us*/ + CMP_DelayUS(1U); + /* Start CMP compare */ + SET_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + /* Delay 1us*/ + CMP_DelayUS(1U); + /* Set output filter and output detect edge and output polarity */ + WRITE_REG8(CMPx->FIR, (pstcCmpInit->u16OutFilter | pstcCmpInit->u16OutDetectEdge)); + WRITE_REG8(CMPx->OCR, pstcCmpInit->u16OutPolarity); + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Voltage compare function command + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CMP_FuncCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState) +{ + /* Check CMPx instance */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + /* Delay 1us*/ + CMP_DelayUS(1U); + } else { + CLR_REG8_BIT(CMPx->MDR, CMP_MDR_CENB); + } + +} + +/** + * @brief Voltage compare interrupt function command + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CMP_IntCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG8_BIT(CMPx->FIR, CMP_FIR_CIEN); + } else { + CLR_REG8_BIT(CMPx->FIR, CMP_FIR_CIEN); + } +} + +/** + * @brief Voltage compare output command + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CMP_CompareOutCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG8_BIT(CMPx->OCR, CMP_OCR_COEN); + } else { + CLR_REG8_BIT(CMPx->OCR, CMP_OCR_COEN); + } + +} + +/** + * @brief Voltage compare output port VCOUT function command + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CMP_PinVcoutCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG8_BIT(CMPx->OCR, CMP_OCR_CPOE); + } else { + CLR_REG8_BIT(CMPx->OCR, CMP_OCR_CPOE); + } + +} + +/** + * @brief Voltage compare result flag read + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @retval An @ref en_flag_status_t enumeration type value. + * In normal mode + * - RESET: compare voltage < reference voltage + * - SET: compare voltage > reference voltage + * In Window mode + * - RESET: compare voltage < reference low voltage or compare voltage > reference high voltage + * - SET: reference low voltage < compare voltage < reference high voltage + */ +en_flag_status_t CMP_GetStatus(const CM_CMP_TypeDef *CMPx) +{ + en_flag_status_t i32Ret; + /* Check CMPx instance */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + i32Ret = (READ_REG8_BIT(CMPx->MDR, CMP_MDR_CMON) != 0U) ? SET : RESET; + return i32Ret; +} + +/** + * @brief Set output detect edge + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u8CmpEdges CMP output detect edge selection. @ref CMP_Out_Detect_Edge_Select + * @retval None + */ +void CMP_SetOutDetectEdge(CM_CMP_TypeDef *CMPx, uint8_t u8CmpEdges) +{ + uint16_t u16temp; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_OUT_DETECT_EDGE(u8CmpEdges)); + /* Read CMP status */ + u16temp = GetCmpFuncStatusAndDisFunc(CMPx); + + /* CMP output detect edge selection */ + MODIFY_REG8(CMPx->FIR, CMP_FIR_EDGS, u8CmpEdges); + /* Recover CMP function */ + RecoverCmpFuncStatus(CMPx, u16temp); +} + +/** + * @brief Set output filter + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u8CmpFilter CMP output filter selection. @ref CMP_Out_Filter + * @retval None + */ +void CMP_SetOutFilter(CM_CMP_TypeDef *CMPx, uint8_t u8CmpFilter) +{ + uint16_t u16temp; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_OUT_FILTER(u8CmpFilter)); + /* Read CMP status */ + u16temp = GetCmpFuncStatusAndDisFunc(CMPx); + /* CMP output filter selection */ + MODIFY_REG8(CMPx->FIR, CMP_FIR_FCKS, u8CmpFilter); + /* Recover CMP function */ + RecoverCmpFuncStatus(CMPx, u16temp); +} + +/** + * @brief Set output polarity + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u16CmpPolarity CMP output polarity selection. @ref CMP_Out_Polarity_Select + * @retval None + */ +void CMP_SetOutPolarity(CM_CMP_TypeDef *CMPx, uint16_t u16CmpPolarity) +{ + uint16_t u16temp; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_OUT_POLARITY(u16CmpPolarity)); + /* Read CMP status */ + u16temp = GetCmpFuncStatusAndDisFunc(CMPx); + + /* CMP output polarity selection */ + MODIFY_REG8(CMPx->OCR, CMP_OCR_COPS, u16CmpPolarity); + /* Recover CMP function */ + RecoverCmpFuncStatus(CMPx, u16temp); +} + +/** + * @brief Set positive in(compare voltage) + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u16PositiveInput @ref CMP_Positive_Input_Select + * @retval None + */ +void CMP_SetPositiveInput(CM_CMP_TypeDef *CMPx, uint16_t u16PositiveInput) +{ + uint16_t u16temp; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + if ((CM_CMP1 == CMPx) || (CM_CMP3 == CMPx)) { + DDL_ASSERT(IS_CMP1_3_POSITIVE_IN(u16PositiveInput)); + } else { + DDL_ASSERT(IS_CMP2_4_POSITIVE_IN(u16PositiveInput)); + } + + /* Read CMP status */ + u16temp = GetCmpFuncStatusAndDisFunc(CMPx); + + /* Set voltage in */ + MODIFY_REG8(CMPx->PMSR, CMP_PMSR_CVSL, (u16PositiveInput & CMP_PMSR_CVSL)); + if ((CM_CMP1 == CMPx) || (CM_CMP3 == CMPx)) { + if ((CMP_PMSR_CVSL_1 == (u16PositiveInput & CMP_PMSR_CVSL)) || (CMP_PMSR_CVSL_2 == (u16PositiveInput & CMP_PMSR_CVSL))) { + MODIFY_REG16(CMPx->VISR, (CMP_VISR_P3SL | CMP_VISR_P2SL), (u16PositiveInput >> VISR_OFFSET)); + } + } + + /* Recover CMP function */ + RecoverCmpFuncStatus(CMPx, u16temp); +} + +/** + * @brief Set negative in(reference voltage) + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u16NegativeInput @ref CMP_Negative_Input_Select + * @retval None + */ +void CMP_SetNegativeInput(CM_CMP_TypeDef *CMPx, uint16_t u16NegativeInput) +{ + uint16_t u16temp; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_NEGATIVE_IN(u16NegativeInput)); + /* Read CMP status */ + u16temp = GetCmpFuncStatusAndDisFunc(CMPx); + + /* Set voltage in */ + MODIFY_REG8(CMPx->PMSR, CMP_PMSR_RVSL, u16NegativeInput); + + /* Recover CMP function */ + RecoverCmpFuncStatus(CMPx, u16temp); +} + +/** + * @brief CMP window mode initialize + * @param [in] u8WinCMPx @ref CMP_Window_Mode_Unit + * @param [in] pstcCmpWindowInit CMP function base parameter structure @ref stc_cmp_window_init_t + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + * @note Window mode compare input: + * HC32F4A0: + * CMP2_INP3 valid for u16PositiveInput of CMP_WIN_CMP12 + * CMP4_INP3 valid for u16PositiveInput of CMP_WIN_CMP34 + * HC32M423 + * IVCMP2_2 valid for u16PositiveInput of CMP_WIN_CMP23 + * HC32M424 + * IVCMP1_0 or IVCMP1_1 valid for u16PositiveInput CMP_WIN_CMP13 + * IVCMP2_0 or IVCMP2_1 valid for u16PositiveInput CMP_WIN_CMP24 + * HC32M120 + * IVCMP2_0 valid for u16PositiveInput of CMP_WIN_CMP12 + */ +int32_t CMP_WindowModeInit(uint8_t u8WinCMPx, const stc_cmp_window_init_t *pstcCmpWindowInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check configuration structure */ + if (NULL != pstcCmpWindowInit) { + /* Check parameters */ + DDL_ASSERT(IS_CMP_WIN_MD_UNIT(u8WinCMPx)); + DDL_ASSERT(IS_CMP_OUT_POLARITY(pstcCmpWindowInit->u16OutPolarity)); + DDL_ASSERT(IS_CMP_OUT_DETECT_EDGE(pstcCmpWindowInit->u16OutDetectEdge)); + DDL_ASSERT(IS_CMP_OUT_FILTER(pstcCmpWindowInit->u16OutFilter)); + DDL_ASSERT(IS_CMP_WIN_LOW_IN(pstcCmpWindowInit->u8WinVolLow)); + DDL_ASSERT(IS_CMP_WIN_HIGH_IN(pstcCmpWindowInit->u8WinVolHigh)); + + CM_CMP_TypeDef *pCMP_MAIN; + CM_CMP_TypeDef *pCMP_MINOR; + + if (u8WinCMPx == CMP_WIN_CMP12) { + pCMP_MAIN = CM_CMP2; + pCMP_MINOR = CM_CMP1; + } else { + pCMP_MAIN = CM_CMP4; + pCMP_MINOR = CM_CMP3; + } + /* Stop CMP compare */ + CLR_REG8_BIT(pCMP_MINOR->MDR, CMP_MDR_CENB); + CLR_REG8_BIT(pCMP_MAIN->MDR, CMP_MDR_CENB); + + /* Set positive in(compare voltage), window voltage */ + WRITE_REG8(pCMP_MINOR->PMSR, (CMP1_POSITIVE_CMP2_INP3 & CMP_PMSR_CVSL) | pstcCmpWindowInit->u8WinVolLow); + WRITE_REG8(pCMP_MAIN->PMSR, (CMP2_POSITIVE_CMP2_INP3 & CMP_PMSR_CVSL) | pstcCmpWindowInit->u8WinVolHigh); + WRITE_REG16(pCMP_MINOR->VISR, (CMP1_POSITIVE_CMP2_INP3 >> VISR_OFFSET) & (CMP_VISR_P3SL | CMP_VISR_P2SL)); + WRITE_REG16(pCMP_MAIN->VISR, (CMP2_POSITIVE_CMP2_INP3 >> VISR_OFFSET) & (CMP_VISR_P3SL | CMP_VISR_P2SL)); + /* Select window compare mode */ + SET_REG8_BIT(pCMP_MAIN->MDR, CMP_MDR_CWDE); + /* Start CMP compare function */ + SET_REG8_BIT(pCMP_MINOR->MDR, CMP_MDR_CENB); + SET_REG8_BIT(pCMP_MAIN->MDR, CMP_MDR_CENB); + /* Delay 1us*/ + CMP_DelayUS(1U); + /* Set output filter and output detect edge and output polarity */ + WRITE_REG8(pCMP_MAIN->FIR, pstcCmpWindowInit->u16OutFilter | pstcCmpWindowInit->u16OutDetectEdge); + WRITE_REG8(pCMP_MAIN->OCR, pstcCmpWindowInit->u16OutPolarity); + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Blank window function disable specified window source + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] u16BlankWindowSrc Blank window source. + * @retval None + */ +void CMP_BlankWindowSrcDisable(CM_CMP_TypeDef *CMPx, uint16_t u16BlankWindowSrc) +{ + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + + /* Set blank window valid level high */ + CLR_REG16_BIT(CMPx->TWPR, u16BlankWindowSrc); + /* Disable blank window source */ + CLR_REG16_BIT(CMPx->TWSR, u16BlankWindowSrc); +} + +/** + * @brief Voltage compare blank window function configuration + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] pstcBlankWindowInit Configuration structure for blank window mode. + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t CMP_BlankWindowConfig(CM_CMP_TypeDef *CMPx, const stc_cmp_blankwindow_t *pstcBlankWindowInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check CMPx instance and configuration structure*/ + if (NULL != pstcBlankWindowInit) { + i32Ret = LL_OK; + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_CMP_BLANKWIN_VALID_LVL(pstcBlankWindowInit->u8ValidLevel)); + DDL_ASSERT(IS_CMP_BLANKWIN_OUT_LVL(pstcBlankWindowInit->u8OutLevel)); + + /* Select output level when blank window valid */ + MODIFY_REG8(CMPx->OCR, CMP_OCR_TWOL, pstcBlankWindowInit->u8OutLevel); + /* Select blank window valid level */ + if (CMP_BLANKWIN_VALID_LVL_LOW == pstcBlankWindowInit->u8ValidLevel) { + SET_REG16_BIT(CMPx->TWPR, pstcBlankWindowInit->u16Src); + } else { + CLR_REG16_BIT(CMPx->TWPR, pstcBlankWindowInit->u16Src); + } + /* Select blank window source */ + SET_REG16_BIT(CMPx->TWSR, pstcBlankWindowInit->u16Src); + } + return i32Ret; +} + +/** + * @brief CMP out blank window function command + * @param [in] CMPx Pointer to CMP instance register base + * @arg CM_CMPx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CMP_BlankWindowCmd(CM_CMP_TypeDef *CMPx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_CMP_UNIT(CMPx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG8_BIT(CMPx->OCR, CMP_OCR_TWOE); + } else { + CLR_REG8_BIT(CMPx->OCR, CMP_OCR_TWOE); + } +} + +/** + * @} + */ + +#endif /* LL_CMP_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_crc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_crc.c new file mode 100644 index 00000000..a321beb4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_crc.c @@ -0,0 +1,584 @@ +/** + ******************************************************************************* + * @file hc32_ll_crc.c + * @brief This file provides firmware functions to manage the Cyclic Redundancy + * Check(CRC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_crc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_CRC CRC + * @brief Cyclic Redundancy Check Driver Library + * @{ + */ + +#if (LL_CRC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CRC_Local_Macros CRC Local Macros + * @{ + */ + +/** + * @defgroup CRC_Check_Parameters_Validity CRC Check Parameters Validity + * @{ + */ +/*! Parameter validity check for CRC protocol. */ +#define IS_CRC_PROTOCOL(x) \ +( ((x) == CRC_CRC16) || \ + ((x) == CRC_CRC32)) + +/*! Parameter validity check for CRC data width. */ +#define IS_CRC_DATA_WIDTH(x) \ +( ((x) == CRC_DATA_WIDTH_8BIT) || \ + ((x) == CRC_DATA_WIDTH_16BIT) || \ + ((x) == CRC_DATA_WIDTH_32BIT)) + +/** + * @} + */ + +/** + * @defgroup CRC_Registers_Reset_Value_definition CRC Registers Reset Value + * @{ + */ +#define CRC_CR_RST_VALUE (0x0001UL) +/** + * @} + */ + +/** + * @defgroup CRC_DATA_Bit_Width CRC Data Bit Width + * @{ + */ +#define CRC_DATA_WIDTH_8BIT (1U) +#define CRC_DATA_WIDTH_16BIT (2U) +#define CRC_DATA_WIDTH_32BIT (4U) +/** + * @} + */ + +/** + * @defgroup CRC_Register_Address CRC Register Address + * @{ + */ +#define CRC_DATA_ADDR ((uint32_t)(&CM_CRC->DAT0)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup CRC_Local_Functions CRC Local Functions + * @{ + */ + +/** + * @brief Calculate the CRC value of a 8-bit data buffer. + * @param [in] au8Data Pointer to the input data buffer. + * @param [in] u32Len The length(counted in byte) of the data to be calculated. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: The au8Data value is NULL or u32Len value is 0. + */ +static int32_t CRC_WriteData8(const uint8_t au8Data[], uint32_t u32Len) +{ + uint32_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + const uint32_t u32DataAddr = CRC_DATA_ADDR; + + if ((au8Data != NULL) && (u32Len != 0UL)) { + for (i = 0UL; i < u32Len; i++) { + RW_MEM8(u32DataAddr) = au8Data[i]; + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Calculate the CRC value of a 16-bit data buffer. + * @param [in] au16Data Pointer to the input data buffer. + * @param [in] u32Len The length(counted in half-word) of the data to be calculated. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: The au16Data value is NULL or u32Len value is 0. + */ +static int32_t CRC_WriteData16(const uint16_t au16Data[], uint32_t u32Len) +{ + uint32_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + const uint32_t u32DataAddr = CRC_DATA_ADDR; + + if ((au16Data != NULL) && (u32Len != 0UL)) { + for (i = 0UL; i < u32Len; i++) { + RW_MEM16(u32DataAddr) = au16Data[i]; + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Calculate the CRC value of a 32-bit data buffer. + * @param [in] au32Data Pointer to the input data buffer. + * @param [in] u32Len The length(counted in word) of the data to be calculated. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: The au32Data value is NULL or u32Len value is 0. + */ +static int32_t CRC_WriteData32(const uint32_t au32Data[], uint32_t u32Len) +{ + uint32_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + const uint32_t u32DataAddr = CRC_DATA_ADDR; + + if ((au32Data != NULL) && (u32Len != 0UL)) { + for (i = 0UL; i < u32Len; i++) { + RW_MEM32(u32DataAddr) = au32Data[i]; + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Calculate the CRC value and start with the previously calculated CRC as initial value. + * @param [in] u8DataWidth Bit width of the data. + * This parameter can be one of the macros group @ref CRC_DATA_Bit_Width + * @arg CRC_DATA_WIDTH_8BIT: 8 Bit + * @arg CRC_DATA_WIDTH_16BIT: 16 Bit + * @arg CRC_DATA_WIDTH_32BIT: 32 Bit + * @param [in] pvData Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in bytes or half word or word, depending on + * the bit width) of the data to be calculated. + * @retval The CRC value. + * @note The function fetch data in byte or half word or word depending on the data bit width(the parameter u8DataWidth). + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +static uint32_t CRC_Accumulate(uint8_t u8DataWidth, const void *pvData, uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((pvData != NULL) && (u32Len != 0UL)) { + DDL_ASSERT(IS_CRC_DATA_WIDTH(u8DataWidth)); + + /* Write data */ + if (CRC_DATA_WIDTH_32BIT == u8DataWidth) { + (void)CRC_WriteData32((const uint32_t *)pvData, u32Len); + } else if (CRC_DATA_WIDTH_16BIT == u8DataWidth) { + (void)CRC_WriteData16((const uint16_t *)pvData, u32Len); + } else { + (void)CRC_WriteData8((const uint8_t *)pvData, u32Len); + } + + /* Get checksum */ + if (READ_REG32_BIT(CM_CRC->CR, CRC_CR_CR) == CRC_CRC32) { + u32CrcValue = READ_REG32(CM_CRC->RESLT); + } else { + u32CrcValue = (READ_REG16(CM_CRC->RESLT) & CRC16_INIT_VALUE); + } + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the specified initial value(u32InitValue). + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] u8DataWidth Bit width of the data. + * This parameter can be one of the following values: + * @arg CRC_DATA_WIDTH_8BIT: 8 Bit + * @arg CRC_DATA_WIDTH_16BIT: 16 Bit + * @arg CRC_DATA_WIDTH_32BIT: 32 Bit + * @param [in] pvData Pointer to the buffer containing the data to be computed. + * @param [in] u32Len The length(counted in bytes or half word or word, depending on + * the bit width) of the data to be computed. + * @retval The CRC value. + * @note The function fetch data in byte or half word or word depending on the data bit width(the parameter u8DataWidth). + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +static uint32_t CRC_Calculate(uint32_t u32InitValue, uint8_t u8DataWidth, const void *pvData, uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((pvData != NULL) && (u32Len != 0UL)) { + /* Set initial value */ + if (READ_REG32_BIT(CM_CRC->CR, CRC_CR_CR) == CRC_CRC32) { + WRITE_REG32(CM_CRC->RESLT, u32InitValue); + } else { + WRITE_REG16(CM_CRC->RESLT, (u32InitValue & CRC16_INIT_VALUE)); + } + + u32CrcValue = CRC_Accumulate(u8DataWidth, pvData, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Check the CRC calculating result with the expected value. + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] u8DataWidth Bit width of the data. + * This parameter can be one of the following values: + * @arg CRC_DATA_WIDTH_8BIT: 8 Bit + * @arg CRC_DATA_WIDTH_16BIT: 16 Bit + * @arg CRC_DATA_WIDTH_32BIT: 32 Bit + * @param [in] pvData Pointer to the buffer containing the data to be computed. + * @param [in] u32Len The length(counted in byte) of the data to be calculated. + * @param [in] u32ExpectValue The expected CRC value to be checked. + * @retval An @ref en_flag_status_t enumeration type value. + * @note The upper 16 bit of CRC result value and the expected value are ignored when using CRC16 + */ +static en_flag_status_t CRC_CheckData(uint32_t u32InitValue, uint8_t u8DataWidth, + const void *pvData, uint32_t u32Len, uint32_t u32ExpectValue) +{ + en_flag_status_t enStatus = RESET; + + if ((pvData != NULL) && (u32Len != 0UL)) { + (void)CRC_Calculate(u32InitValue, u8DataWidth, pvData, u32Len); + + if (READ_REG32_BIT(CM_CRC->CR, CRC_CR_CR) == CRC_CRC32) { + (void)CRC_WriteData32(&u32ExpectValue, 1UL); + } else { + (void)CRC_WriteData16((uint16_t *)((void *)&u32ExpectValue), 1UL); + } + + enStatus = CRC_GetResultStatus(); + } + + return enStatus; +} +/** + * @} + */ + +/** + * @defgroup CRC_Global_Functions CRC Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_crc_init_t to default values. + * @param [out] pstcCrcInit Pointer to a @ref stc_crc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcCrcInit value is NULL. + */ +int32_t CRC_StructInit(stc_crc_init_t *pstcCrcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcCrcInit) { + pstcCrcInit->u32Protocol = CRC_CRC16; + pstcCrcInit->u32InitValue = CRC16_INIT_VALUE; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize the CRC. + * @param [in] pstcCrcInit Pointer to a @ref stc_crc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcCrcInit value is NULL. + */ +int32_t CRC_Init(const stc_crc_init_t *pstcCrcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcCrcInit) { + DDL_ASSERT(IS_CRC_PROTOCOL(pstcCrcInit->u32Protocol)); + CRC_DeInit(); + + MODIFY_REG32(CM_CRC->CR, CRC_CRC32, pstcCrcInit->u32Protocol); + + /* Set initial value */ + if (CRC_CRC32 == pstcCrcInit->u32Protocol) { + WRITE_REG32(CM_CRC->RESLT, pstcCrcInit->u32InitValue); + } else { + WRITE_REG16(CM_CRC->RESLT, pstcCrcInit->u32InitValue); + } + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief De-initialize the CRC. + * @param None + * @retval None + */ +void CRC_DeInit(void) +{ + WRITE_REG32(CM_CRC->CR, CRC_CR_RST_VALUE); +} + +/** + * @brief Get status of the CRC operation result. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t CRC_GetResultStatus(void) +{ + uint32_t u32Status; + + u32Status = READ_REG32_BIT(CM_CRC->CR, CRC_CR_FLAG); + + return (u32Status > 0UL) ? SET : RESET; +} + +/** + * @brief Calculate the CRC value and start with the previously calculated CRC as initial value. + * @param [in] au8Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in bytes) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_AccumulateData8(const uint8_t au8Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au8Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Accumulate(CRC_DATA_WIDTH_8BIT, au8Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the previously calculated CRC as initial value. + * @param [in] au16Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in half-word) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_AccumulateData16(const uint16_t au16Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au16Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Accumulate(CRC_DATA_WIDTH_16BIT, au16Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the previously calculated CRC as initial value. + * @param [in] au32Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in word) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_AccumulateData32(const uint32_t au32Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au32Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Accumulate(CRC_DATA_WIDTH_32BIT, au32Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the specified initial value(u32InitValue). + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au8Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in byte) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_CalculateData8(uint32_t u32InitValue, const uint8_t au8Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au8Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Calculate(u32InitValue, CRC_DATA_WIDTH_8BIT, au8Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the specified initial value(u32InitValue). + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au16Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in half-word) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_CalculateData16(uint32_t u32InitValue, const uint16_t au16Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au16Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Calculate(u32InitValue, CRC_DATA_WIDTH_16BIT, au16Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Calculate the CRC value and start with the specified initial value(u32InitValue). + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au32Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in word) of the data to be calculated. + * @retval The CRC value. + * @note The upper 16 bit of CRC result value is ignored when using CRC16 + */ +uint32_t CRC_CalculateData32(uint32_t u32InitValue, const uint32_t au32Data[], uint32_t u32Len) +{ + uint32_t u32CrcValue = 0UL; + + if ((au32Data != NULL) && (u32Len != 0UL)) { + u32CrcValue = CRC_Calculate(u32InitValue, CRC_DATA_WIDTH_32BIT, au32Data, u32Len); + } + + return u32CrcValue; +} + +/** + * @brief Check the CRC calculating result with the expected value. + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au8Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in byte) of the data to be calculated. + * @param [in] u32ExpectValue The expected CRC value to be checked. + * @retval An @ref en_flag_status_t enumeration type value. + * @note The upper 16 bit of CRC result value and the expected value are ignored when using CRC16 + */ +en_flag_status_t CRC_CheckData8(uint32_t u32InitValue, const uint8_t au8Data[], + uint32_t u32Len, uint32_t u32ExpectValue) +{ + en_flag_status_t enStatus = RESET; + + if ((au8Data != NULL) && (u32Len != 0UL)) { + enStatus = CRC_CheckData(u32InitValue, CRC_DATA_WIDTH_8BIT, au8Data, u32Len, u32ExpectValue); + } + + return enStatus; +} + +/** + * @brief Check the CRC calculating result with the expected value. + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au16Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in half-word) of the data to be calculated. + * @param [in] u32ExpectValue The expected CRC value to be checked. + * @retval An @ref en_flag_status_t enumeration type value. + * @note The upper 16 bit of CRC result value and the expected value are ignored when using CRC16 + */ +en_flag_status_t CRC_CheckData16(uint32_t u32InitValue, const uint16_t au16Data[], + uint32_t u32Len, uint32_t u32ExpectValue) +{ + en_flag_status_t enStatus = RESET; + + if ((au16Data != NULL) && (u32Len != 0UL)) { + enStatus = CRC_CheckData(u32InitValue, CRC_DATA_WIDTH_16BIT, au16Data, u32Len, u32ExpectValue); + } + + return enStatus; +} + +/** + * @brief Check the CRC calculating result with the expected value. + * @param [in] u32InitValue The CRC initialization value which is the valid bits same as + * the bits of CRC Protocol. + * @param [in] au32Data Pointer to the buffer containing the data to be calculated. + * @param [in] u32Len The length(counted in word) of the data to be calculated. + * @param [in] u32ExpectValue The expected CRC value to be checked. + * @retval An @ref en_flag_status_t enumeration type value. + * @note The upper 16 bit of CRC result value and the expected value are ignored when using CRC16 + */ +en_flag_status_t CRC_CheckData32(uint32_t u32InitValue, const uint32_t au32Data[], + uint32_t u32Len, uint32_t u32ExpectValue) +{ + en_flag_status_t enStatus = RESET; + + if ((au32Data != NULL) && (u32Len != 0UL)) { + enStatus = CRC_CheckData(u32InitValue, CRC_DATA_WIDTH_32BIT, au32Data, u32Len, u32ExpectValue); + } + + return enStatus; +} + +/** + * @} + */ + +#endif /* LL_CRC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ctc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ctc.c new file mode 100644 index 00000000..da133922 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ctc.c @@ -0,0 +1,384 @@ +/** + ******************************************************************************* + * @file hc32_ll_ctc.c + * @brief This file provides firmware functions to manage the Clock Trimming + * Controller(CTC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_ctc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_CTC CTC + * @brief CTC Driver Library + * @{ + */ + +#if (LL_CTC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup CTC_Local_Macros CTC Local Macros + * @{ + */ + +/** + * @defgroup CTC_Check_Parameters_Validity CTC Check Parameters Validity + * @{ + */ +#define IS_CTC_REF_CLK_SRC(x) \ +( ((x) == CTC_REF_CLK_SRC_XTAL) || \ + ((x) == CTC_REF_CLK_SRC_XTAL32) || \ + ((x) == CTC_REF_CLK_SRC_CTCREF)) + +#define IS_CTC_REF_CLK_DIV(x) \ +( ((x) == CTC_REF_CLK_DIV8) || \ + ((x) == CTC_REF_CLK_DIV32) || \ + ((x) == CTC_REF_CLK_DIV128) || \ + ((x) == CTC_REF_CLK_DIV256) || \ + ((x) == CTC_REF_CLK_DIV512) || \ + ((x) == CTC_REF_CLK_DIV1024) || \ + ((x) == CTC_REF_CLK_DIV2048) || \ + ((x) == CTC_REF_CLK_DIV4096)) + +#define IS_CTC_OFFSET_VALUE(x) ((x) <= 0xFFUL) + +#define IS_CTC_RELOAD_VALUE(x) ((x) <= 0xFFFFUL) + +#define IS_CTC_TRIM_VALUE(x) ((x) <= 0x3FUL) + +#define IS_CTC_TOLERANT_ERR(x) \ +( ((x) >= 0.0F) && \ + ((x) <= CTC_TOLERANT_ERR_MAX)) + +#define IS_CTC_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | CTC_FLAG_ALL) == CTC_FLAG_ALL)) + +/** + * @} + */ + +/** + * @defgroup CTC_Tolerant_Error_Max CTC Tolerant Error Max + * @{ + */ +#define CTC_TOLERANT_ERR_MAX (1.0F) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup CTC_Local_Functions CTC Local Functions + * @{ + */ + +/** + * @brief Get HRC clock frequency. + * @param None + * @retval HRC clock frequency. + */ +static uint32_t CTC_GetHrcClockFreq(void) +{ + return HRC_VALUE; +} + +/** + * @brief Get reference clock division. + * @param [in] u32Cr1RefPsc CTC CR1 REFPSC bits value. + * This parameter can be between Min_Data=0 and Max_Data=7 + * @retval Reference clock division. + */ +static uint32_t CTC_GetRefClockDiv(uint32_t u32Cr1RefPsc) +{ + uint32_t u32RefclkDiv; + + if (u32Cr1RefPsc < CTC_REF_CLK_DIV128) { + u32RefclkDiv = (8UL << (2UL * u32Cr1RefPsc)); + } else { + u32RefclkDiv = (32UL << u32Cr1RefPsc); + } + + return u32RefclkDiv; +} + +/** + * @} + */ + +/** + * @defgroup CTC_Global_Functions CTC Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_ctc_ct_init_t to default values. + * @param [out] pstcCtcInit Pointer to a @ref stc_ctc_ct_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcCtcInit value is NULL. + */ +int32_t CTC_CT_StructInit(stc_ctc_ct_init_t *pstcCtcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcCtcInit) { + pstcCtcInit->u32RefClockFreq = 0UL; + pstcCtcInit->u32RefClockSrc = CTC_REF_CLK_SRC_CTCREF; + pstcCtcInit->u32RefClockDiv = CTC_REF_CLK_DIV8; + pstcCtcInit->f32TolerantErrRate = 0.0F; + pstcCtcInit->u8TrimValue = 0U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize CTC function. + * @param [in] pstcCtcInit Pointer to a @ref stc_ctc_ct_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_BUSY: CTC state is busy. + * - LL_ERR_INVD_PARAM: If one of following cases matches: + * - The pointer pstcCtcInit value is NULL. + * - Reference frequency is out of range. + * - Calculate reload & offset value out of range. + */ +int32_t CTC_CT_Init(const stc_ctc_ct_init_t *pstcCtcInit) +{ + float32_t f32OffsetValue; + uint32_t u32RegValue; + uint32_t u32ReloadValue; + uint32_t u32OffsetValue; + uint32_t u32RefClockDiv; + uint32_t u32CtcHrcFreq; + uint32_t u32Multiplier; + uint64_t u64InterClock; + int32_t i32Ret = LL_ERR_BUSY; + + /* Check CTC status */ + if (CTC_FLAG_BUSY != (READ_REG32_BIT(CM_CTC->STR, CTC_FLAG_BUSY))) { + if ((NULL == pstcCtcInit) || (0UL == pstcCtcInit->u32RefClockFreq)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_CTC_REF_CLK_SRC(pstcCtcInit->u32RefClockSrc)); + DDL_ASSERT(IS_CTC_REF_CLK_DIV(pstcCtcInit->u32RefClockDiv)); + DDL_ASSERT(IS_CTC_TRIM_VALUE(pstcCtcInit->u8TrimValue)); + DDL_ASSERT(IS_CTC_TOLERANT_ERR(pstcCtcInit->f32TolerantErrRate)); + u32CtcHrcFreq = CTC_GetHrcClockFreq(); + + u32RefClockDiv = CTC_GetRefClockDiv(pstcCtcInit->u32RefClockDiv); + u64InterClock = ((uint64_t)u32CtcHrcFreq) * ((uint64_t)(u32RefClockDiv)); + u32Multiplier = (uint32_t)(u64InterClock / pstcCtcInit->u32RefClockFreq); + + /* Calculate offset value formula: OFSVAL = (Fhrc / (Fref * Fref_divsion)) * TA */ + f32OffsetValue = ((float32_t)u32Multiplier) * (pstcCtcInit->f32TolerantErrRate); + u32OffsetValue = (uint32_t)(f32OffsetValue); + + /* Calculate reload value formula: RLDVAL = (Fhrc / (Fref * Fref_divsion)) + OFSVAL */ + u32ReloadValue = u32Multiplier + u32OffsetValue; + + /* Check reload and offset value */ + if ((IS_CTC_OFFSET_VALUE(u32OffsetValue)) && (IS_CTC_RELOAD_VALUE(u32ReloadValue))) { + /* Set CR1 */ + u32RegValue = (pstcCtcInit->u32RefClockDiv | pstcCtcInit->u32RefClockSrc | \ + ((uint32_t)pstcCtcInit->u8TrimValue << CTC_CR1_TRMVAL_POS)); + WRITE_REG32(CM_CTC->CR1, u32RegValue); + + /* Set CR2 */ + u32RegValue = ((u32ReloadValue << CTC_CR2_RLDVAL_POS) | u32OffsetValue); + WRITE_REG32(CM_CTC->CR2, u32RegValue); + i32Ret = LL_OK; + } + } + } + + return i32Ret; +} + +/** + * @brief De-Initialize CTC function. + * @param None + * @retval int32_t: + * - LL_OK: De-Initialize success + * - LL_ERR_BUSY: CTC state is busy + */ +int32_t CTC_DeInit(void) +{ + int32_t i32Ret = LL_ERR_BUSY; + + /* Check CTC status */ + if (CTC_FLAG_BUSY != (READ_REG32_BIT(CM_CTC->STR, CTC_FLAG_BUSY))) { + /* Configures the registers to reset value. */ + WRITE_REG32(CM_CTC->CR1, 0UL); + WRITE_REG32(CM_CTC->CR2, 0UL); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Enable or disable CTC error interrupt function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void CTC_IntCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_CTC->CR1, CTC_CR1_ERRIE); + } else { + CLR_REG32_BIT(CM_CTC->CR1, CTC_CR1_ERRIE); + } +} + +/** + * @brief Get CTC flag status. + * @param [in] u32Flag CTC flag + * This parameter can be any composed value of the macros group @ref CTC_Flag + * @arg CTC_FLAG_TRIM_OK: Trimming OK flag + * @arg CTC_FLAG_TRIM_OVF: Trimming overflow flag + * @arg CTC_FLAG_TRIM_UDF: Trimming underflow flag + * @arg CTC_FLAG_BUSY: CTC busy flag + * @retval Returned value can be one of the following values: + */ +en_flag_status_t CTC_GetStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_CTC_FLAG(u32Flag)); + + return ((0UL == READ_REG32_BIT(CM_CTC->STR, u32Flag)) ? RESET : SET); +} + +/** + * @brief Set CTC trimming value. + * @param [in] u8TrimValue CTC trimming value + * This parameter can be Min_Data=0 && Max_Data=0x3F + * @retval None + */ +void CTC_SetTrimValue(uint8_t u8TrimValue) +{ + DDL_ASSERT(IS_CTC_TRIM_VALUE(u8TrimValue)); + + MODIFY_REG32(CM_CTC->CR1, CTC_CR1_TRMVAL, ((uint32_t)u8TrimValue << CTC_CR1_TRMVAL_POS)); +} + +/** + * @brief Get CTC trimming value. + * @param None + * @retval CTC trimming value(between Min_Data=0 and Max_Data=0x3F) + */ +uint8_t CTC_GetTrimValue(void) +{ + return (uint8_t)(READ_REG32_BIT(CM_CTC->CR1, CTC_CR1_TRMVAL) >> CTC_CR1_TRMVAL_POS); +} + +/** + * @brief Set CTC reload value. + * @param [in] u16ReloadValue CTC reload value + * This parameter can be between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +void CTC_SetReloadValue(uint16_t u16ReloadValue) +{ + MODIFY_REG32(CM_CTC->CR2, CTC_CR2_RLDVAL, ((uint32_t)u16ReloadValue << CTC_CR2_RLDVAL_POS)); +} + +/** + * @brief Get CTC reload value. + * @param None + * @retval CTC reload value (between Min_Data=0 and Max_Data=0xFFFF) + */ +uint16_t CTC_GetReloadValue(void) +{ + return (uint16_t)(READ_REG32_BIT(CM_CTC->CR2, CTC_CR2_RLDVAL) >> CTC_CR2_RLDVAL_POS); +} + +/** + * @brief Set CTC offset value. + * @param [in] u8OffsetValue CTC offset value + * This parameter can be between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +void CTC_SetOffsetValue(uint8_t u8OffsetValue) +{ + MODIFY_REG32(CM_CTC->CR2, CTC_CR2_OFSVAL, ((uint32_t)u8OffsetValue << CTC_CR2_OFSVAL_POS)); +} + +/** + * @brief Get CTC offset value. + * @param None + * @retval CTC offset value (between Min_Data=0 and Max_Data=0xFF) + */ +uint8_t CTC_GetOffsetValue(void) +{ + return (uint8_t)(READ_REG32_BIT(CM_CTC->CR2, CTC_CR2_OFSVAL) >> CTC_CR2_OFSVAL_POS); +} + +/** + * @} + */ + +#endif /* LL_CTC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dac.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dac.c new file mode 100644 index 00000000..5cf01421 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dac.c @@ -0,0 +1,529 @@ +/** + ******************************************************************************* + * @file hc32_ll_dac.c + * @brief This file provides firmware functions to manage the Digital-to-Analog + * Converter(DAC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_dac.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_DAC DAC + * @brief DAC Driver Library + * @{ + */ + +#if (LL_DAC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DAC_Local_Macros DAC Local Macros + * @{ + */ + +/** + * @defgroup DAC_Check_Parameters_Validity DAC Check Parameters Validity + * @{ + */ + +#define IS_VALID_UNIT(x) (((x) == CM_DAC1) || ((x) == CM_DAC2)) + +#define IS_VALID_CH(x) (((x) == DAC_CH1) || ((x) == DAC_CH2)) + +#define IS_VALID_DATA_ALIGN(x) (((x) == DAC_DATA_ALIGN_L) || ((x) == DAC_DATA_ALIGN_R)) + +#define IS_VALID_DATA_SRC(x) (((x) == DAC_DATA_SRC_DATAREG) || ((x) == DAC_DATA_SRC_DCU)) + +#define IS_VALID_ADCPRIO_CONFIG(x) ((0U != (x)) && (DAC_ADP_SELECT_ALL == ((x) | DAC_ADP_SELECT_ALL))) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup DAC_Global_Functions DAC Global Functions + * @{ + */ + +/** + * @brief Set DAC data source for specified channel + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify the DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @param [in] u16Src Specify the data source. + * This parameter can be a value of @ref DAC_DATA_SRC + * - DAC_DATA_SRC_DATAREG: convert source is from data register + * - DAC_DATA_SRC_DCU: convert source is from DCU + * @retval None + */ +void DAC_SetDataSrc(CM_DAC_TypeDef *DACx, uint16_t u16Ch, uint16_t u16Src) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + DDL_ASSERT(IS_VALID_DATA_SRC(u16Src)); + + MODIFY_REG16(DACx->DACR, DAC_DACR_EXTDSL1 << u16Ch, u16Src << u16Ch); +} + +/** + * @brief DAC data register's data alignment pattern configuration + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Align Specify the data alignment. + * This parameter can be a value of @ref DAC_DATAREG_ALIGN_PATTERN + * - DAC_DATA_ALIGN_L: left alignment + * - DAC_DATA_ALIGN_R: right alignment + * @retval None + */ +void DAC_DataRegAlignConfig(CM_DAC_TypeDef *DACx, uint16_t u16Align) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_DATA_ALIGN(u16Align)); + + MODIFY_REG16(DACx->DACR, DAC_DACR_ALIGN, u16Align); +} + +/** + * @brief DAC output function command + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DAC_OutputCmd(CM_DAC_TypeDef *DACx, uint16_t u16Ch, en_functional_state_t enNewState) +{ + uint16_t u16Cmd; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u16Cmd = (uint16_t)(1UL << (DAC_DAOCR_DAODIS1_POS + u16Ch)); + + if (ENABLE == enNewState) { + CLR_REG16_BIT(DACx->DAOCR, u16Cmd); + } else { + SET_REG16_BIT(DACx->DAOCR, u16Cmd); + } +} + +/** + * @brief DAC AMP function command + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_INVD_MD: cannot ENABLE AMP when data source is from DCU + */ +int32_t DAC_AMPCmd(CM_DAC_TypeDef *DACx, uint16_t u16Ch, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + uint16_t u16Cmd; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u16Cmd = (uint16_t)(1UL << (DAC_DACR_EXTDSL1_POS + u16Ch)); + + if ((0U != (READ_REG16_BIT(DACx->DACR, u16Cmd))) && (ENABLE == enNewState)) { + i32Ret = LL_ERR_INVD_MD; + } else { + u16Cmd = (uint16_t)(1UL << (DAC_DACR_DAAMP1_POS + u16Ch)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(DACx->DACR, u16Cmd); + } else { + CLR_REG16_BIT(DACx->DACR, u16Cmd); + } + } + + return i32Ret; +} + +/** + * @brief DAC ADC priority function command + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note please make sure ADC is in stoped status before calling DAC_ADCPrioCmd + */ +void DAC_ADCPrioCmd(CM_DAC_TypeDef *DACx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(DACx->DAADPCR, DAC_DAADPCR_ADPEN); + } else { + CLR_REG16_BIT(DACx->DAADPCR, DAC_DAADPCR_ADPEN); + } +} + +/** + * @brief Enable or Disable the ADC priority for the selected ADCx + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16ADCxPrio ADCx priority to be enabled or disabled. + * This parameter can be one or any combination of the following values: + * @arg DAC_ADP_SELECT_ADC1 + * @arg DAC_ADP_SELECT_ADC2 + * @arg DAC_ADP_SELECT_ADC3 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note please make sure ADC is in stoped status before calling DAC_ADCPrioConfig + */ +void DAC_ADCPrioConfig(CM_DAC_TypeDef *DACx, uint16_t u16ADCxPrio, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_ADCPRIO_CONFIG(u16ADCxPrio)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(DACx->DAADPCR, u16ADCxPrio); + } else { + CLR_REG16_BIT(DACx->DAADPCR, u16ADCxPrio); + } +} + +/** + * @brief Start the specified DAC channel + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_INVD_MD: cannot start single channel when \n + * this channel have already been started by \n + * @ref DAC_StartDualCh + */ +int32_t DAC_Start(CM_DAC_TypeDef *DACx, uint16_t u16Ch) +{ + int32_t i32Ret = LL_OK; + uint16_t u16Cmd; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + + if ((DACx->DACR & DAC_DACR_DAEN) != 0U) { + i32Ret = LL_ERR_INVD_MD; + } else { + u16Cmd = (uint16_t)(1UL << (DAC_DACR_DA1EN_POS + u16Ch)); + SET_REG16_BIT(DACx->DACR, u16Cmd); + } + + return i32Ret; +} + +/** + * @brief Stop the specified DAC channel + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_INVD_MD: cannot stop single channel when \n + * this channel is started by \n + * @ref DAC_StartDualCh + */ +int32_t DAC_Stop(CM_DAC_TypeDef *DACx, uint16_t u16Ch) +{ + int32_t i32Ret = LL_OK; + uint16_t u16Cmd; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + + if ((DACx->DACR & DAC_DACR_DAEN) != 0U) { + i32Ret = LL_ERR_INVD_MD; + } else { + u16Cmd = (uint16_t)(1UL << (DAC_DACR_DA1EN_POS + u16Ch)); + CLR_REG16_BIT(DACx->DACR, u16Cmd); + } + + return i32Ret; +} + +/** + * @brief Start DAC channel 1 and channel 2 + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @retval None + */ +void DAC_StartDualCh(CM_DAC_TypeDef *DACx) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + + SET_REG16_BIT(DACx->DACR, DAC_DACR_DAEN); +} + +/** + * @brief Stop DAC channel 1 and channel 2 + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @retval None + */ +void DAC_StopDualCh(CM_DAC_TypeDef *DACx) +{ + DDL_ASSERT(IS_VALID_UNIT(DACx)); + + CLR_REG16_BIT(DACx->DACR, DAC_DACR_DAEN); +} + +/** + * @brief Set the specified data to the data holding register of specified DAC channel + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @param [in] u16Data Data to be loaded into data holding register of specified channel + * @retval None + */ +void DAC_SetChData(CM_DAC_TypeDef *DACx, uint16_t u16Ch, uint16_t u16Data) +{ + __IO uint16_t *DADRx; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + + if (READ_REG16_BIT(DACx->DACR, DAC_DACR_ALIGN) == DAC_DATA_ALIGN_L) { + DDL_ASSERT(0U == (u16Data & 0xFU)); + } else { + DDL_ASSERT(0U == (u16Data & 0xF000U)); + } + + DADRx = (uint16_t *)((uint32_t) & (DACx->DADR1) + u16Ch * 2UL); + WRITE_REG16(*DADRx, u16Data); +} + +/** + * @brief Set the specified data to the data holding register of DAC channel 1 and channel 2 + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param u16Data1: Data to be loaded into data holding register of channel 1 + * @param u16Data2: Data to be loaded into data holding register of channel 2 + * @retval None + */ +void DAC_SetDualChData(CM_DAC_TypeDef *DACx, uint16_t u16Data1, uint16_t u16Data2) +{ + uint32_t u32Data; + __IO uint32_t *u32DADRx; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + + if (READ_REG16_BIT(DACx->DACR, DAC_DACR_ALIGN) == DAC_DATA_ALIGN_L) { + DDL_ASSERT(0U == (u16Data1 & 0xFU)); + DDL_ASSERT(0U == (u16Data2 & 0xFU)); + } else { + DDL_ASSERT(0U == (u16Data1 & 0xF000U)); + DDL_ASSERT(0U == (u16Data2 & 0xF000U)); + } + + u32Data = ((uint32_t)u16Data2 << 16U) | u16Data1; + u32DADRx = (__IO uint32_t *)(uint32_t)(&DACx->DADR1); + WRITE_REG32(*u32DADRx, u32Data); +} + +/** + * @brief Get convert status of specified channel in ADC priority mode + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH1 + * @arg DAC_CH2 + * @retval int32_t: + * - LL_ERR_INVD_MD: Could not get convert status when adc priority is not enabled + * - LL_OK: Data convert completed + * - LL_ERR_BUSY: Data convert is ongoing + */ +int32_t DAC_GetChConvertState(const CM_DAC_TypeDef *DACx, uint16_t u16Ch) +{ + int32_t i32Ret = LL_ERR_INVD_MD; + + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + + if (0U != READ_REG16_BIT(DACx->DAADPCR, DAC_DAADPCR_ADPEN)) { + i32Ret = LL_ERR_BUSY; + + if (READ_REG16_BIT(DACx->DAADPCR, (DAC_DAADPCR_DA1SF << u16Ch)) == 0U) { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Fills each pstcDacInit member with its default value + * @param [in] pstcDacInit pointer to a stc_dac_init_t structure which will + * be initialized. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcDacInit is NULL + */ +int32_t DAC_StructInit(stc_dac_init_t *pstcDacInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcDacInit != NULL) { + pstcDacInit->u16Src = DAC_DATA_SRC_DATAREG; + pstcDacInit->enOutput = ENABLE; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize the DAC peripheral according to the specified parameters + * in the stc_dac_init_t + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @param [in] u16Ch Specify the DAC channel @ref DAC_CH. + * This parameter can be a value of the following: + * @arg DAC_CH or DAC_CH_x + * @param [in] pstcDacInit pointer to a stc_dac_init_t structure that contains + * the configuration information for the specified DAC channel. + * @retval int32_t: + * - LL_OK: Initialize successfully + * - LL_ERR_INVD_PARAM: pstcDacInit is NULL + */ +int32_t DAC_Init(CM_DAC_TypeDef *DACx, uint16_t u16Ch, const stc_dac_init_t *pstcDacInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcDacInit != NULL) { + DDL_ASSERT(IS_VALID_UNIT(DACx)); + DDL_ASSERT(IS_VALID_CH(u16Ch)); + DDL_ASSERT(IS_VALID_DATA_SRC(pstcDacInit->u16Src)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(pstcDacInit->enOutput)); + + DAC_SetDataSrc(DACx, u16Ch, pstcDacInit->u16Src); + DAC_OutputCmd(DACx, u16Ch, pstcDacInit->enOutput); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Deinitialize the DAC peripheral registers to their default reset values. + * @param [in] DACx Pointer to the DAC peripheral register. + * This parameter can be a value of the following: + * @arg CM_DAC or CM_DACx + * @retval None + */ +void DAC_DeInit(CM_DAC_TypeDef *DACx) +{ + __IO uint32_t *u32DADRx; + + WRITE_REG16(DACx->DACR, 0x0000UL); + WRITE_REG16(DACx->DAOCR, 0x0000UL); + WRITE_REG16(DACx->DAADPCR, 0x0000UL); + u32DADRx = (__IO uint32_t *)(uint32_t)(&DACx->DADR1); + WRITE_REG32(*u32DADRx, 0x0000UL); +} + +/** + * @} + */ + +#endif /* LL_DAC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dcu.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dcu.c new file mode 100644 index 00000000..5edea225 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dcu.c @@ -0,0 +1,605 @@ +/** + ******************************************************************************* + * @file hc32_ll_dcu.c + * @brief This file provides firmware functions to manage the DCU(Data Computing + * Unit). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_dcu.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_DCU DCU + * @brief DCU Driver Library + * @{ + */ + +#if (LL_DCU_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DCU_Local_Macros DCU Local Macros + * @{ + */ + +/** + * @defgroup DCU_Check_Parameters_Validity DCU Check Parameters Validity + * @{ + */ + +#define IS_DCU_WAVE_FUNC_UNIT(x) \ +( ((x) == CM_DCU1) || \ + ((x) == CM_DCU2) || \ + ((x) == CM_DCU3) || \ + ((x) == CM_DCU4)) + +#define IS_DCU_BASE_FUNC_UNIT(x) \ +( ((x) == CM_DCU5) || \ + ((x) == CM_DCU6) || \ + ((x) == CM_DCU7) || \ + ((x) == CM_DCU8)) + +#define IS_DCU_UNIT(x) \ +( (IS_DCU_BASE_FUNC_UNIT(x)) || \ + (IS_DCU_WAVE_FUNC_UNIT(x))) + +#define IS_DCU_BASE_FUNC_UNIT_MD(x) \ +( ((x) == DCU_MD_CMP) || \ + ((x) == DCU_MD_ADD) || \ + ((x) == DCU_MD_SUB) || \ + ((x) == DCU_MD_HW_ADD) || \ + ((x) == DCU_MD_HW_SUB) || \ + ((x) == DCU_MD_INVD)) + +#define IS_DCU_WAVE_FUNC_UNIT_MD(x) \ +( IS_DCU_BASE_FUNC_UNIT_MD(x) || \ + ((x) == DCU_MD_TRIANGLE_WAVE) || \ + ((x) == DCU_MD_SAWTOOTH_WAVE_DEC) || \ + ((x) == DCU_MD_SAWTOOTH_WAVE_INC)) + +#define IS_DCU_BASE_FUNC_UNIT_FLAG(x) \ +( (0UL != (x)) && \ + (0UL == ((x) & (~DCU_BASE_FUNC_UNIT_FLAG_MASK)))) + +#define IS_DCU_WAVE_FUNC_UNIT_FLAG(x) \ +( (0UL != (x)) && \ + (0UL == ((x) & (~DCU_WAVE_FUNC_UNIT_FLAG_MASK)))) + +#define IS_DCU_CMP_COND(x) \ +( ((x) == DCU_CMP_TRIG_DATA0) || \ + ((x) == DCU_CMP_TRIG_DATA0_DATA1_DATA2)) + +#define IS_DCU_DATA_WIDTH(x) \ +( ((x) == DCU_DATA_WIDTH_8BIT) || \ + ((x) == DCU_DATA_WIDTH_16BIT) || \ + ((x) == DCU_DATA_WIDTH_32BIT)) + +#define IS_DCU_INT_CATEGORY(x) \ +( ((x) == DCU_CATEGORY_OP) || \ + ((x) == DCU_CATEGORY_CMP_WIN) || \ + ((x) == DCU_CATEGORY_CMP_NON_WIN) || \ + ((x) == DCU_CATEGORY_WAVE)) + +#define IS_DCU_INT_OP(x) ((x) == DCU_INT_OP_CARRY) + +#define IS_DCU_INT_CMP_WIN(x) \ +( ((x) == DCU_INT_CMP_WIN_INSIDE) || \ + ((x) == DCU_INT_CMP_WIN_OUTSIDE)) + +#define IS_DCU_INT_CMP_NON_WIN(x) \ +( ((x) != 0UL) || \ + (((x) | DCU_INT_CMP_NON_WIN_ALL) == DCU_INT_CMP_NON_WIN_ALL)) + +#define IS_DCU_INT_WAVE_MD(x) \ +( ((x) != 0UL) && \ + (((x) | DCU_INT_WAVE_MD_ALL) == DCU_INT_WAVE_MD_ALL)) + +#define IS_DCU_DATA_REG(x) \ +( ((x) == DCU_DATA0_IDX) || \ + ((x) == DCU_DATA1_IDX) || \ + ((x) == DCU_DATA2_IDX)) + +#define IS_DCU_WAVE_UPPER_LIMIT(x) ((x) <= 0xFFFUL) + +#define IS_DCU_WAVE_LOWER_LIMIT(x) ((x) <= 0xFFFUL) + +#define IS_DCU_WAVE_STEP(x) ((x) <= 0xFFFUL) +/** + * @} + */ + +/** + * @defgroup DCU_Flag_Mask DCU Flag Mask + * @{ + */ +#define DCU_BASE_FUNC_UNIT_FLAG_MASK (0x0E7FUL) +#define DCU_WAVE_FUNC_UNIT_FLAG_MASK (DCU_BASE_FUNC_UNIT_FLAG_MASK | 0x0E00UL) +/** + * @} + */ + +/** + * @defgroup DCU_DATA1_Limit_Position DCU_DATA1 Limit Position + * @{ + */ +#define DCU_DATA1_LOWER_LIMIT_POS (0UL) +#define DCU_DATA1_UPPER_LIMIT_POS (16UL) +/** + * @} + */ + +/** + * @defgroup DCU_Register_Address DCU Register Address + * @{ + */ +#define DCU_REG_ADDR(_REG_) ((uint32_t)(&(_REG_))) +#define DCU_DATA_REG_ADDR(_UNITx_, _IDX_) (DCU_REG_ADDR((_UNITx_)->DATA0) + ((_IDX_) << 2UL)) + +#define DCU_DATA_REG8(_UNITx_, _IDX_) (*(__IO uint8_t *)DCU_DATA_REG_ADDR(_UNITx_, _IDX_)) +#define DCU_DATA_REG16(_UNITx_, _IDX_) (*(__IO uint16_t *)DCU_DATA_REG_ADDR(_UNITx_, _IDX_)) +#define DCU_DATA_REG32(_UNITx_, _IDX_) (*(__IO uint32_t *)DCU_DATA_REG_ADDR(_UNITx_, _IDX_)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup DCU_Global_Functions DCU Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_dcu_init_t to default values. + * @param [out] pstcDcuInit Pointer to a @ref stc_dcu_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDcuInit value is NULL. + */ +int32_t DCU_StructInit(stc_dcu_init_t *pstcDcuInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDcuInit) { + pstcDcuInit->u32Mode = DCU_MD_INVD; + pstcDcuInit->u32DataWidth = DCU_DATA_WIDTH_8BIT; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize DCU function. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] pstcDcuInit Pointer to a @ref stc_dcu_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDcuInit value is NULL. + */ +int32_t DCU_Init(CM_DCU_TypeDef *DCUx, const stc_dcu_init_t *pstcDcuInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDcuInit) { + DDL_ASSERT((IS_DCU_WAVE_FUNC_UNIT(DCUx) && IS_DCU_WAVE_FUNC_UNIT_MD(pstcDcuInit->u32Mode)) || \ + (IS_DCU_BASE_FUNC_UNIT(DCUx) && IS_DCU_BASE_FUNC_UNIT_MD(pstcDcuInit->u32Mode))); + DDL_ASSERT(IS_DCU_DATA_WIDTH(pstcDcuInit->u32DataWidth)); + + /* Set register: CTL */ + WRITE_REG32(DCUx->CTL, (pstcDcuInit->u32Mode | pstcDcuInit->u32DataWidth)); + + /* Disable interrupt */ + WRITE_REG32(DCUx->INTSEL, 0x00000000UL); + + /* Clear Flag */ + WRITE_REG32(DCUx->FLAGCLR, 0x0000007FUL); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize DCU function. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @retval None + */ +int32_t DCU_DeInit(CM_DCU_TypeDef *DCUx) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + + /* Configures the registers to reset value. */ + WRITE_REG32(DCUx->CTL, 0x00000000UL); + WRITE_REG32(DCUx->INTSEL, 0x00000000UL); + + /* Clear Flag */ + WRITE_REG32(DCUx->FLAGCLR, 0x0000007FUL); + return LL_OK; +} + +/** + * @brief Initialize DCU function. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] pstcWaveconfig Pointer to a @ref stc_dcu_wave_config_t structure (DCU wave function configuration data structure). + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcWaveconfig value is NULL. + */ +int32_t DCU_WaveConfig(CM_DCU_TypeDef *DCUx, const stc_dcu_wave_config_t *pstcWaveconfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcWaveconfig) { + DDL_ASSERT(IS_DCU_WAVE_FUNC_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_WAVE_LOWER_LIMIT(pstcWaveconfig->u32LowerLimit)); + DDL_ASSERT(IS_DCU_WAVE_UPPER_LIMIT(pstcWaveconfig->u32UpperLimit)); + DDL_ASSERT(IS_DCU_WAVE_STEP(pstcWaveconfig->u32Step)); + + WRITE_REG32(DCUx->DATA0, 0x00000000UL); + WRITE_REG32(DCUx->DATA1, ((pstcWaveconfig->u32LowerLimit << DCU_DATA1_LOWER_LIMIT_POS) | \ + (pstcWaveconfig->u32UpperLimit << DCU_DATA1_UPPER_LIMIT_POS))); + WRITE_REG32(DCUx->DATA2, pstcWaveconfig->u32Step); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set DCU operation mode. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32Mode DCU mode + * This parameter can be one of the macros group @ref DCU_Mode. + * @retval None + */ +void DCU_SetMode(CM_DCU_TypeDef *DCUx, uint32_t u32Mode) +{ + DDL_ASSERT((IS_DCU_WAVE_FUNC_UNIT(DCUx) && IS_DCU_WAVE_FUNC_UNIT_MD(u32Mode)) || \ + (IS_DCU_BASE_FUNC_UNIT(DCUx) && IS_DCU_BASE_FUNC_UNIT_MD(u32Mode))); + + MODIFY_REG32(DCUx->CTL, DCU_CTL_MODE, u32Mode); +} + +/** + * @brief Set DCU data size. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataWidth DCU data width + * This parameter can be one of the macros group @ref DCU_Data_Width + * @arg DCU_DATA_WIDTH_8BIT: DCU data size 8 bit + * @arg DCU_DATA_WIDTH_16BIT: DCU data size 16 bit + * @arg DCU_DATA_WIDTH_32BIT: DCU data size 32 bit + * @retval None + */ +void DCU_SetDataWidth(CM_DCU_TypeDef *DCUx, uint32_t u32DataWidth) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_WIDTH(u32DataWidth)); + + MODIFY_REG32(DCUx->CTL, DCU_CTL_DATASIZE, u32DataWidth); +} + +/** + * @brief Set DCU compare trigger condition. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32Cond DCU compare trigger condition + * This parameter can be one of the macros group @ref DCU_Compare_Trigger_Condition + * @arg DCU_CMP_TRIG_DATA0: DCU compare triggered by DATA0. + * @arg DCU_CMP_TRIG_DATA0_DATA1_DATA2: DCU compare triggered by DATA0 or DATA1 or DATA2. + * @retval None + */ +void DCU_SetCompareCond(CM_DCU_TypeDef *DCUx, uint32_t u32Cond) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_CMP_COND(u32Cond)); + + MODIFY_REG32(DCUx->CTL, DCU_CTL_COMP_TRG, u32Cond); +} + +/** + * @brief Get DCU flag. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32Flag The specified DCU flag + * This parameter can be any composed value of the macros group @ref DCU_Flag. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t DCU_GetStatus(const CM_DCU_TypeDef *DCUx, uint32_t u32Flag) +{ + DDL_ASSERT((IS_DCU_WAVE_FUNC_UNIT(DCUx) && IS_DCU_WAVE_FUNC_UNIT_FLAG(u32Flag)) || \ + (IS_DCU_BASE_FUNC_UNIT(DCUx) && IS_DCU_BASE_FUNC_UNIT_FLAG(u32Flag))); + + return (0UL == READ_REG32_BIT(DCUx->FLAG, u32Flag)) ? RESET : SET; +} + +/** + * @brief Clear DCU flag. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32Flag The specified DCU flag + * This parameter can be any composed value of the macros group @ref DCU_Mode. + * @retval None + */ +void DCU_ClearStatus(CM_DCU_TypeDef *DCUx, uint32_t u32Flag) +{ + DDL_ASSERT((IS_DCU_WAVE_FUNC_UNIT(DCUx) && IS_DCU_WAVE_FUNC_UNIT_FLAG(u32Flag)) || \ + (IS_DCU_BASE_FUNC_UNIT(DCUx) && IS_DCU_BASE_FUNC_UNIT_FLAG(u32Flag))); + + WRITE_REG32(DCUx->FLAGCLR, u32Flag); +} + +/** + * @brief Enable or disable DCU interupt function. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DCU_GlobalIntCmd(CM_DCU_TypeDef *DCUx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(DCUx->CTL, DCU_CTL_INTEN); + } else { + CLR_REG32_BIT(DCUx->CTL, DCU_CTL_INTEN); + } +} + +/** + * @brief Enable/disable DCU the specified interrupt source. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32IntCategory DCU interrupt categorye + * This parameter can be one of the macros group @ref DCU_Category. + * @param [in] u32IntType DCU interrupt type + * This parameter can be one of the following case: + * a. this parameter can be one of the macros group @ref DCU_Operation_Interrupt when u32Category = DCU_CATEGORY_OP. + * b. this parameter can be one of the macros group @ref DCU_Window_Compare_Interrupt when u32Category = DCU_CATEGORY_CMP_WIN. + * c. this parameter can be one of the macros group @ref DCU_Compare_Interrupt when u32Category = DCU_CATEGORY_CMP_NON_WIN. + * d. this parameter can be one of the macros group @ref DCU_Wave_Mode_Interrupt when u32Category = DCU_CATEGORY_WAVE. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DCU_IntCmd(CM_DCU_TypeDef *DCUx, uint32_t u32IntCategory, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint32_t u32Type; + + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_INT_CATEGORY(u32IntCategory)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DCU_CATEGORY_OP == u32IntCategory) { + DDL_ASSERT(IS_DCU_INT_OP(u32IntType)); + u32Type = (u32IntType & DCU_INT_OP_CARRY); + } else if (DCU_CATEGORY_CMP_WIN == u32IntCategory) { + DDL_ASSERT(IS_DCU_INT_CMP_WIN(u32IntType)); + u32Type = (u32IntType & DCU_INT_CMP_WIN_ALL); + } else if (DCU_CATEGORY_CMP_NON_WIN == u32IntCategory) { + DDL_ASSERT(IS_DCU_INT_CMP_NON_WIN(u32IntType)); + u32Type = (u32IntType & DCU_INT_CMP_NON_WIN_ALL); + } else { + DDL_ASSERT(IS_DCU_WAVE_FUNC_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_INT_WAVE_MD(u32IntType)); + u32Type = (u32IntType & DCU_INT_WAVE_MD_ALL); + } + + if (ENABLE == enNewState) { + SET_REG32_BIT(DCUx->INTSEL, u32Type); + } else { + CLR_REG32_BIT(DCUx->INTSEL, u32Type); + } +} + +/** + * @brief Read DCU register DATA for byte. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @retval DCU register DATA value for byte + */ +uint8_t DCU_ReadData8(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + return READ_REG8(DCU_DATA_REG8(DCUx, u32DataIndex)); +} + +/** + * @brief Write DCU register DATA for byte. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @param [in] u8Data The data to write. + * @retval None + */ +void DCU_WriteData8(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint8_t u8Data) +{ + __IO uint8_t *DATA; + + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + DATA = &DCU_DATA_REG8(DCUx, u32DataIndex); + WRITE_REG8(*DATA, u8Data); +} + +/** + * @brief Read DCU register DATA for half-word. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @retval DCU register DATA value for half-word + */ +uint16_t DCU_ReadData16(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + return READ_REG16(DCU_DATA_REG16(DCUx, u32DataIndex)); +} + +/** + * @brief Write DCU register DATA for half-word. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @param [in] u16Data The data to write. + * @retval None + */ +void DCU_WriteData16(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint16_t u16Data) +{ + __IO uint16_t *DATA; + + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + DATA = &DCU_DATA_REG16(DCUx, u32DataIndex); + WRITE_REG16(*DATA, u16Data); +} + +/** + * @brief Read DCU register DATA for word. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @retval DCU register DATA value for word + */ +uint32_t DCU_ReadData32(const CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex) +{ + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + return READ_REG32(DCU_DATA_REG32(DCUx, u32DataIndex)); +} + +/** + * @brief Write DCU register DATA0 for word. + * @param [in] DCUx Pointer to DCU instance register base + * This parameter can be one of the following values: + * @arg CM_DCU or CM_DCUx: DCU instance register base + * @param [in] u32DataIndex DCU data register index + * This parameter can be one of the macros group @ref DCU_Data_Register_Index + * @arg DCU_DATA0_IDX: DCU DATA0 + * @arg DCU_DATA1_IDX: DCU DATA1 + * @arg DCU_DATA2_IDX: DCU DATA2 + * @param [in] u32Data The data to write. + * @retval None + */ +void DCU_WriteData32(CM_DCU_TypeDef *DCUx, uint32_t u32DataIndex, uint32_t u32Data) +{ + __IO uint32_t *DATA; + + DDL_ASSERT(IS_DCU_UNIT(DCUx)); + DDL_ASSERT(IS_DCU_DATA_REG(u32DataIndex)); + + DATA = &DCU_DATA_REG32(DCUx, u32DataIndex); + WRITE_REG32(*DATA, u32Data); +} + +/** + * @} + */ + +#endif /* LL_DCU_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dma.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dma.c new file mode 100644 index 00000000..472c4fd9 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dma.c @@ -0,0 +1,1196 @@ +/** + ******************************************************************************* + * @file hc32_ll_dma.c + * @brief This file provides firmware functions to manage the Direct Memory + * Access (DMA). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_dma.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_DMA DMA + * @brief Direct Memory Access Driver Library + * @{ + */ + +#if (LL_DMA_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DMA_Local_Macros DMA Local Macros + * @{ + */ +#define DMA_CH_REG(reg_base, ch) (*(__IO uint32_t *)((uint32_t)(&(reg_base)) + ((ch) * 0x40UL))) + +/** + * @defgroup DMA_Check_Parameters_Validity DMA Check Parameters Validity + * @{ + */ +/* Parameter valid check for DMA unit. */ +#define IS_DMA_UNIT(x) \ +( ((x) == CM_DMA1) || \ + ((x) == CM_DMA2)) + +/* Parameter valid check for DMA channel. */ +#define IS_DMA_CH(x) ((x) <= DMA_CH7) + +/* Parameter valid check for DMA multiplex channel. */ +#define IS_DMA_MX_CH(x) \ +( ((x) != 0x00UL) && \ + (((x) | DMA_MX_CH_ALL) == DMA_MX_CH_ALL)) + +/* Parameter valid check for DMA block size. */ +#define IS_DMA_BLOCK_SIZE(x) ((x) < 1024U) + +/* Parameter valid check for DMA non-sequence transfer count. */ +#define IS_DMA_NON_SEQ_TRANS_CNT(x) ((x) < 4096U) + +/* Parameter valid check for DMA non-sequence offset. */ +#define IS_DMA_NON_SEQ_OFFSET(x) ((x) <= ((1UL << 20U) - 1UL)) + +/* Parameter valid check for DMA LLP function. */ +#define IS_DMA_LLP_EN(x) \ +( ((x) == DMA_LLP_ENABLE) || \ + ((x) == DMA_LLP_DISABLE)) + +/* Parameter valid check for DMA linked-list-pointer mode. */ +#define IS_DMA_LLP_MD(x) \ +( ((x) == DMA_LLP_RUN) || \ + ((x) == DMA_LLP_WAIT)) + +/* Parameter valid check for DMA error flag. */ +#define IS_DMA_ERR_FLAG(x) \ +( ((x)!= 0x00000000UL) && \ + (((x)| DMA_FLAG_ERR_MASK) == DMA_FLAG_ERR_MASK)) + +/* Parameter valid check for DMA transfer flag. */ +#define IS_DMA_TRANS_FLAG(x) \ +( ((x)!= 0x00000000UL) && \ + (((x)| DMA_FLAG_TRANS_MASK) == DMA_FLAG_TRANS_MASK)) + +/* Parameter valid check for DMA error interrupt. */ +#define IS_DMA_ERR_INT(x) \ +( ((x)!= 0x00000000UL) && \ + (((x)| DMA_INT_ERR_MASK) == DMA_INT_ERR_MASK)) + +/* Parameter valid check for DMA transfer interrupt. */ +#define IS_DMA_TRANS_INT(x) \ +( ((x)!= 0x00000000UL) && \ + (((x)| DMA_INT_TRANS_MASK) == DMA_INT_TRANS_MASK)) + +/* Parameter valid check for DMA request status. */ +#define IS_DMA_REQ_STAT(x) \ +( ((x) != 0x00000000UL) && \ + (((x) | DMA_STAT_REQ_MASK) == DMA_STAT_REQ_MASK)) + +/* Parameter valid check for DMA channel status. */ +#define IS_DMA_TRANS_STAT(x) \ +( ((x) != 0x00000000UL) && \ + (((x) | DMA_STAT_TRANS_MASK) == DMA_STAT_TRANS_MASK)) + +/* Parameter valid check for DMA transfer data width. */ +#define IS_DMA_DATA_WIDTH(x) \ +( ((x) == DMA_DATAWIDTH_8BIT) || \ + ((x) == DMA_DATAWIDTH_16BIT) || \ + ((x) == DMA_DATAWIDTH_32BIT)) + +/* Parameter valid check for DMA source address mode. */ +#define IS_DMA_SADDR_MD(x) \ +( ((x) == DMA_SRC_ADDR_FIX) || \ + ((x) == DMA_SRC_ADDR_INC) || \ + ((x) == DMA_SRC_ADDR_DEC)) + +/* Parameter valid check for DMA destination address mode. */ +#define IS_DMA_DADDR_MD(x) \ +( ((x) == DMA_DEST_ADDR_FIX) || \ + ((x) == DMA_DEST_ADDR_INC) || \ + ((x) == DMA_DEST_ADDR_DEC)) + +/* Parameter valid check for DMA repeat mode. */ +#define IS_DMA_RPT_MD(x) \ +( ((x) == DMA_RPT_NONE) || \ + ((x) == DMA_RPT_SRC) || \ + ((x) == DMA_RPT_DEST) || \ + ((x) == DMA_RPT_BOTH)) + +/* Parameter valid check for DMA non_sequence mode. */ +#define IS_DMA_NON_SEQ_MD(x) \ +( ((x) == DMA_NON_SEQ_NONE) || \ + ((x) == DMA_NON_SEQ_SRC) || \ + ((x) == DMA_NON_SEQ_DEST) || \ + ((x) == DMA_NON_SEQ_BOTH)) + +/* Parameter valid check for DMA global interrupt function. */ +#define IS_DMA_INT_FUNC(x) \ +( ((x) == DMA_INT_ENABLE) || \ + ((x) == DMA_INT_DISABLE)) + +/* Parameter valid check for DMA reconfig count mode. */ +#define IS_DMA_RC_CNT_MD(x) \ +( ((x) == DMA_RC_CNT_KEEP) || \ + ((x) == DMA_RC_CNT_SRC) || \ + ((x) == DMA_RC_CNT_DEST)) + +/* Parameter valid check for DMA reconfig destination address mode. */ +#define IS_DMA_RC_DA_MD(x) \ +( ((x) == DMA_RC_DEST_ADDR_KEEP) || \ + ((x) == DMA_RC_DEST_ADDR_NS) || \ + ((x) == DMA_RC_DEST_ADDR_RPT)) + +/* Parameter valid check for DMA reconfig source address mode. */ +#define IS_DMA_RC_SA_MD(x) \ +( ((x) == DMA_RC_SRC_ADDR_KEEP) || \ + ((x) == DMA_RC_SRC_ADDR_NS) || \ + ((x) == DMA_RC_SRC_ADDR_RPT)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup DMA_Global_Functions DMA Global Functions + * @{ + */ + +/** + * @brief DMA global function config. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_Cmd(CM_DMA_TypeDef *DMAx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Global setting, ENABLE or DISABLE DMA */ + WRITE_REG32(DMAx->EN, enNewState); +} + +/** + * @brief DMA error IRQ function config. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32ErrInt DMA error IRQ flag. @ref DMA_Int_Request_Err_Sel, @ref DMA_Int_Trans_Err_Sel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_ErrIntCmd(CM_DMA_TypeDef *DMAx, uint32_t u32ErrInt, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_ERR_INT(u32ErrInt)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE == enNewState) { + SET_REG32_BIT(DMAx->INTMASK0, u32ErrInt); + } else { + CLR_REG32_BIT(DMAx->INTMASK0, u32ErrInt); + } +} + +/** + * @brief Get DMA error flag. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Flag DMA error IRQ flag. @ref DMA_Flag_Trans_Err_Sel, @ref DMA_Flag_Request_Err_Sel + * @retval An @ref en_flag_status_t enumeration type value. + * @note Include transfer error flag & request error flag + */ +en_flag_status_t DMA_GetErrStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_ERR_FLAG(u32Flag)); + + return (0U != READ_REG32_BIT(DMAx->INTSTAT0, u32Flag) ? SET : RESET); +} + +/** + * @brief Clear DMA error flag. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Flag DMA error IRQ flag. @ref DMA_Flag_Trans_Err_Sel, @ref DMA_Flag_Request_Err_Sel + * @retval None + * @note Include transfer error flag & request error flag + */ +void DMA_ClearErrStatus(CM_DMA_TypeDef *DMAx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_ERR_FLAG(u32Flag)); + + SET_REG32_BIT(DMAx->INTCLR0, u32Flag); +} + +/** + * @brief DMA transfer IRQ function config. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32TransCompleteInt DMA transfer complete IRQ flag. @ref DMA_Int_Btc_Sel, @ref DMA_Int_Tc_Sel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_TransCompleteIntCmd(CM_DMA_TypeDef *DMAx, uint32_t u32TransCompleteInt, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_TRANS_INT(u32TransCompleteInt)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE == enNewState) { + SET_REG32_BIT(DMAx->INTMASK1, u32TransCompleteInt); + } else { + CLR_REG32_BIT(DMAx->INTMASK1, u32TransCompleteInt); + } +} + +/** + * @brief Get DMA transfer flag. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Flag DMA transfer IRQ flag. @ref DMA_Flag_Btc_Sel, @ref DMA_Flag_Tc_Sel + * @retval An @ref en_flag_status_t enumeration type value. + * @note Include transfer complete flag & block transfer complete flag + */ +en_flag_status_t DMA_GetTransCompleteStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_DMA_TRANS_FLAG(u32Flag)); + return ((0U != READ_REG32_BIT(DMAx->INTSTAT1, u32Flag)) ? SET : RESET); +} + +/** + * @brief Clear DMA transfer flag. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Flag DMA transfer complete flag. @ref DMA_Flag_Btc_Sel, @ref DMA_Flag_Tc_Sel + * @retval None + * @note Include transfer complete flag & block transfer complete flag + */ +void DMA_ClearTransCompleteStatus(CM_DMA_TypeDef *DMAx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_TRANS_FLAG(u32Flag)); + + SET_REG32_BIT(DMAx->INTCLR1, u32Flag); +} + +/** + * @brief DMA multiplex channel function config. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8MxCh DMA multiplex channel. @ref DMA_Mx_Channel_selection + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_MxChCmd(CM_DMA_TypeDef *DMAx, uint8_t u8MxCh, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_MX_CH(u8MxCh)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + WRITE_REG32(DMAx->CHEN, u8MxCh); + } else { + WRITE_REG32(DMAx->CHENCLR, u8MxCh); + } +} + +/** + * @brief DMA channel function config. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t + */ +int32_t DMA_ChCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + WRITE_REG32(DMAx->CHEN, ((1UL << u8Ch) & DMA_CHEN_CHEN)); + } else { + WRITE_REG32(DMAx->CHENCLR, ((1UL << u8Ch) & DMA_CHENCLR_CHENCLR)); + } + + return LL_OK; +} + +/** + * @brief Get DMA transfer status. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Status DMA transfer status. @ref DMA_Trans_Status_Sel + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t DMA_GetTransStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Status) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_TRANS_STAT(u32Status)); + + return ((0U != READ_REG32_BIT(DMAx->CHSTAT, u32Status)) ? SET : RESET); +} + +/** + * @brief Get DMA request status. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u32Status DMA request status. @ref DMA_Req_Status_Sel + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t DMA_GetRequestStatus(const CM_DMA_TypeDef *DMAx, uint32_t u32Status) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_REQ_STAT(u32Status)); + + return ((0U != READ_REG32_BIT(DMAx->REQSTAT, u32Status)) ? SET : RESET); +} + +/** + * @brief Config DMA source address. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Addr DMA source address. + * @retval int32_t + */ +int32_t DMA_SetSrcAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr) +{ + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + WRITE_REG32(DMA_CH_REG(DMAx->SAR0, u8Ch), u32Addr); + + return LL_OK; +} + +/** + * @brief Config DMA destination address. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Addr DMA destination address. + * @retval int32_t + */ +int32_t DMA_SetDestAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr) +{ + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + WRITE_REG32(DMA_CH_REG(DMAx->DAR0, u8Ch), u32Addr); + + return LL_OK; +} + +/** + * @brief Config DMA transfer count. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u16Count DMA transfer count (0: infinite, 1 ~ 65535). + * @retval int32_t + */ +int32_t DMA_SetTransCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Count) +{ + __IO uint32_t *DTCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + DTCTLx = &DMA_CH_REG(DMAx->DTCTL0, u8Ch); + MODIFY_REG32(*DTCTLx, DMA_DTCTL_CNT, ((uint32_t)(u16Count) << DMA_DTCTL_CNT_POS)); + return LL_OK; +} + +/** + * @brief Config DMA block size per transfer. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u16Size DMA block size (range: 1~1024, 0 is for 1024). + * @retval int32_t + */ +int32_t DMA_SetBlockSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size) +{ + __IO uint32_t *DTCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(u16Size)); + + DTCTLx = &DMA_CH_REG(DMAx->DTCTL0, u8Ch); + MODIFY_REG32(*DTCTLx, DMA_DTCTL_BLKSIZE, u16Size); + + return LL_OK; +} + +/** + * @brief Config DMA source repeat size. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u16Size DMA source repeat size (0, 1024: 1024, 1 ~ 1023). + * @retval int32_t + */ +int32_t DMA_SetSrcRepeatSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size) +{ + __IO uint32_t *RPTx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(u16Size)); + + RPTx = &DMA_CH_REG(DMAx->RPT0, u8Ch); + MODIFY_REG32(*RPTx, DMA_RPT_SRPT, ((uint32_t)(u16Size) << DMA_RPT_SRPT_POS)); + + return LL_OK; +} + +/** + * @brief Config DMA destination repeat size. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u16Size DMA destination repeat size (0, 1024: 1024, 1 ~ 1023). + * @retval int32_t + */ +int32_t DMA_SetDestRepeatSize(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint16_t u16Size) +{ + __IO uint32_t *RPTx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(u16Size)); + + RPTx = &DMA_CH_REG(DMAx->RPT0, u8Ch); + MODIFY_REG32(*RPTx, DMA_RPT_DRPT, ((uint32_t)(u16Size) << DMA_RPT_DRPT_POS)); + + return LL_OK; +} + +/** + * @brief Config DMA source transfter count under non-sequence mode. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Count DMA source transfer count (0, 4096: 4096, 1 ~ 4095). + * @retval int32_t + */ +int32_t DMA_SetNonSeqSrcCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Count) +{ + __IO uint32_t *SNSEQCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_NON_SEQ_TRANS_CNT(u32Count)); + + SNSEQCTLx = &DMA_CH_REG(DMAx->SNSEQCTL0, u8Ch); + MODIFY_REG32(*SNSEQCTLx, DMA_SNSEQCTL_SNSCNT, (u32Count << DMA_SNSEQCTL_SNSCNT_POS)); + + return LL_OK; +} + +/** + * @brief Config DMA destination transfter count under non-sequence mode. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Count DMA destination transfer count (0, 4096: 4096, 1 ~ 4095). + * @retval int32_t + */ +int32_t DMA_SetNonSeqDestCount(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Count) +{ + __IO uint32_t *DNSEQCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_NON_SEQ_TRANS_CNT(u32Count)); + + DNSEQCTLx = &DMA_CH_REG(DMAx->DNSEQCTL0, u8Ch); + MODIFY_REG32(*DNSEQCTLx, DMA_DNSEQCTL_DNSCNT, (u32Count << DMA_DNSEQCTL_DNSCNT_POS)); + + return LL_OK; +} + +/** + * @brief Config DMA source offset number under non-sequence mode. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Offset DMA source offset (0 ~ 2^20 - 1). + * @retval int32_t + */ +int32_t DMA_SetNonSeqSrcOffset(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Offset) +{ + __IO uint32_t *SNSEQCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_NON_SEQ_OFFSET(u32Offset)); + + SNSEQCTLx = &DMA_CH_REG(DMAx->SNSEQCTL0, u8Ch); + MODIFY_REG32(*SNSEQCTLx, DMA_SNSEQCTL_SOFFSET, u32Offset); + + return LL_OK; +} + +/** + * @brief Config DMA destination offset number under non-sequence mode. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Offset DMA destination offset (0 ~ 2^20 - 1). + * @retval int32_t + */ +int32_t DMA_SetNonSeqDestOffset(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Offset) +{ + __IO uint32_t *DNSEQCTLx; + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_DMA_NON_SEQ_OFFSET(u32Offset)); + + DNSEQCTLx = &DMA_CH_REG(DMAx->DNSEQCTL0, u8Ch); + MODIFY_REG32(*DNSEQCTLx, DMA_DNSEQCTL_DOFFSET, u32Offset); + + return LL_OK; +} + +/** + * @brief De-Initialize DMA function. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval None + */ +void DMA_DeInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + /* Disable */ + SET_REG32_BIT(DMAx->CHENCLR, DMA_CHENCLR_CHENCLR << u8Ch); + + /* Set default value. */ + WRITE_REG32(DMA_CH_REG(DMAx->SAR0, u8Ch), 0UL); + WRITE_REG32(DMA_CH_REG(DMAx->DAR0, u8Ch), 0UL); + WRITE_REG32(DMAx->INTMASK0, 0UL); + WRITE_REG32(DMAx->INTMASK1, 0UL); + WRITE_REG32(DMAx->INTCLR0, DMA_INTCLR0_CLRTRNERR | DMA_INTCLR0_CLRREQERR); + WRITE_REG32(DMAx->INTCLR1, DMA_INTCLR1_CLRTC | DMA_INTCLR1_CLRBTC); + + WRITE_REG32(DMA_CH_REG(DMAx->DTCTL0, u8Ch), 1UL); + WRITE_REG32(DMA_CH_REG(DMAx->CHCTL0, u8Ch), 0x00001000UL); + WRITE_REG32(DMA_CH_REG(DMAx->RPT0, u8Ch), 0UL); + WRITE_REG32(DMA_CH_REG(DMAx->SNSEQCTL0, u8Ch), 0UL); + WRITE_REG32(DMA_CH_REG(DMAx->DNSEQCTL0, u8Ch), 0UL); + WRITE_REG32(DMA_CH_REG(DMAx->LLP0, u8Ch), 0UL); + +} + +/** + * @brief Initialize DMA config structure. Fill each pstcDmaInit with default value + * @param [in] pstcDmaInit Pointer to a stc_dma_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: DMA structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_StructInit(stc_dma_init_t *pstcDmaInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaInit->u32IntEn = DMA_INT_DISABLE; + pstcDmaInit->u32SrcAddr = 0x00UL; + pstcDmaInit->u32DestAddr = 0x00UL; + pstcDmaInit->u32DataWidth = DMA_DATAWIDTH_8BIT; + pstcDmaInit->u32BlockSize = 0x00UL; + pstcDmaInit->u32TransCount = 0x01UL; + pstcDmaInit->u32SrcAddrInc = DMA_SRC_ADDR_FIX; + pstcDmaInit->u32DestAddrInc = DMA_DEST_ADDR_FIX; + } + return i32Ret; +} + +/** + * @brief DMA basic function initialize. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] pstcDmaInit DMA config structure. + * @arg u32IntEn DMA interrupt ENABLE or DISABLE. + * @arg u32SrcAddr DMA source address. + * @arg u32DestAddr DMA destination address. + * @arg u32DataWidth DMA data width. + * @arg u32BlockSize DMA block size. + * @arg u32TransCount DMA transfer count. + * @arg u32SrcAddrInc DMA source address direction. + * @arg u32DestAddrInc DMA destination address direction. + * @retval int32_t: + * - LL_OK: DMA basic function initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_Init(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_init_t *pstcDmaInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *CHCTLx; + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + if (NULL == pstcDmaInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_DMA_DATA_WIDTH(pstcDmaInit->u32DataWidth)); + DDL_ASSERT(IS_DMA_SADDR_MD(pstcDmaInit->u32SrcAddrInc)); + DDL_ASSERT(IS_DMA_DADDR_MD(pstcDmaInit->u32DestAddrInc)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(pstcDmaInit->u32BlockSize)); + DDL_ASSERT(IS_DMA_INT_FUNC(pstcDmaInit->u32IntEn)); + + WRITE_REG32(DMA_CH_REG(DMAx->SAR0, u8Ch), pstcDmaInit->u32SrcAddr); + WRITE_REG32(DMA_CH_REG(DMAx->DAR0, u8Ch), pstcDmaInit->u32DestAddr); + + WRITE_REG32(DMA_CH_REG(DMAx->DTCTL0, u8Ch), \ + (pstcDmaInit->u32BlockSize | (pstcDmaInit->u32TransCount << DMA_DTCTL_CNT_POS))); + + CHCTLx = &DMA_CH_REG(DMAx->CHCTL0, u8Ch); + MODIFY_REG32(*CHCTLx, (DMA_CHCTL_SINC | DMA_CHCTL_DINC | DMA_CHCTL_HSIZE | DMA_CHCTL_IE), \ + (pstcDmaInit->u32IntEn | pstcDmaInit->u32DataWidth | pstcDmaInit->u32SrcAddrInc | \ + pstcDmaInit->u32DestAddrInc)); + + } + return i32Ret; +} + +/** + * @brief Initialize DMA repeat mode config structure. + * Fill each pstcDmaInit with default value + * @param [in] pstcDmaRepeatInit Pointer to a stc_dma_repeat_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: DMA repeat mode config structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_RepeatStructInit(stc_dma_repeat_init_t *pstcDmaRepeatInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaRepeatInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaRepeatInit->u32Mode = DMA_RPT_NONE; + pstcDmaRepeatInit->u32SrcCount = 0x00UL; + pstcDmaRepeatInit->u32DestCount = 0x00UL; + } + return i32Ret; +} + +/** + * @brief DMA repeat mode initialize. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] pstcDmaRepeatInit DMA repeat mode config structure. + * @note Call this function after DMA_Init(); + */ +int32_t DMA_RepeatInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_repeat_init_t *pstcDmaRepeatInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *CHCTLx; + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + if (NULL == pstcDmaRepeatInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_DMA_RPT_MD(pstcDmaRepeatInit->u32Mode)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(pstcDmaRepeatInit->u32DestCount)); + DDL_ASSERT(IS_DMA_BLOCK_SIZE(pstcDmaRepeatInit->u32SrcCount)); + + CHCTLx = &DMA_CH_REG(DMAx->CHCTL0, u8Ch); + MODIFY_REG32(*CHCTLx, (DMA_CHCTL_SRPTEN | DMA_CHCTL_DRPTEN), pstcDmaRepeatInit->u32Mode); + + WRITE_REG32(DMA_CH_REG(DMAx->RPT0, u8Ch), \ + ((pstcDmaRepeatInit->u32DestCount << DMA_RPT_DRPT_POS) | pstcDmaRepeatInit->u32SrcCount)); + + } + return i32Ret; +} + +/** + * @brief Initialize DMA non-sequence mode config structure. + * Fill each pstcDmaInit with default value + * @param [in] pstcDmaNonSeqInit Pointer to a stc_dma_nonseq_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: DMA non-sequence mode structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_NonSeqStructInit(stc_dma_nonseq_init_t *pstcDmaNonSeqInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaNonSeqInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaNonSeqInit->u32Mode = DMA_NON_SEQ_NONE; + pstcDmaNonSeqInit->u32SrcCount = 0x00UL; + pstcDmaNonSeqInit->u32SrcOffset = 0x00UL; + pstcDmaNonSeqInit->u32DestCount = 0x00UL; + pstcDmaNonSeqInit->u32DestOffset = 0x00UL; + } + return i32Ret; +} + +/** + * @brief DMA non-sequence mode initialize. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] pstcDmaNonSeqInit DMA non-sequence mode config structure. + * @retval int32_t: + * - LL_OK: DMA non-sequence function initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + * @note Call this function after DMA_Init(); + */ +int32_t DMA_NonSeqInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_nonseq_init_t *pstcDmaNonSeqInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *CHCTLx; + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + if (NULL == pstcDmaNonSeqInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_DMA_NON_SEQ_MD(pstcDmaNonSeqInit->u32Mode)); + + DDL_ASSERT(IS_DMA_NON_SEQ_TRANS_CNT(pstcDmaNonSeqInit->u32SrcCount)); + DDL_ASSERT(IS_DMA_NON_SEQ_TRANS_CNT(pstcDmaNonSeqInit->u32DestCount)); + DDL_ASSERT(IS_DMA_NON_SEQ_OFFSET(pstcDmaNonSeqInit->u32SrcOffset)); + DDL_ASSERT(IS_DMA_NON_SEQ_OFFSET(pstcDmaNonSeqInit->u32DestOffset)); + + CHCTLx = &DMA_CH_REG(DMAx->CHCTL0, u8Ch); + MODIFY_REG32(*CHCTLx, (DMA_CHCTL_SNSEQEN | DMA_CHCTL_DNSEQEN), pstcDmaNonSeqInit->u32Mode); + + WRITE_REG32(DMA_CH_REG(DMAx->SNSEQCTL0, u8Ch), ((pstcDmaNonSeqInit->u32SrcCount << DMA_SNSEQCTL_SNSCNT_POS) | \ + pstcDmaNonSeqInit->u32SrcOffset)); + WRITE_REG32(DMA_CH_REG(DMAx->DNSEQCTL0, u8Ch), ((pstcDmaNonSeqInit->u32DestCount << DMA_DNSEQCTL_DNSCNT_POS) | \ + pstcDmaNonSeqInit->u32DestOffset)); + + } + return i32Ret; +} + +/** + * @brief Initialize DMA Linked List Pointer (hereafter, LLP) mode config structure. + * Fill each pstcDmaInit with default value + * @param [in] pstcDmaLlpInit Pointer to a stc_dma_llp_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: DMA LLP mode config structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_LlpStructInit(stc_dma_llp_init_t *pstcDmaLlpInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaLlpInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaLlpInit->u32State = DMA_LLP_DISABLE; + pstcDmaLlpInit->u32Mode = DMA_LLP_WAIT; + pstcDmaLlpInit->u32Addr = 0x00UL; + } + return i32Ret; +} + +/** + * @brief DMA LLP mode initialize. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] pstcDmaLlpInit DMA LLP config structure. + * @arg u32State DMA LLP ENABLE or DISABLE. + * @arg u32Mode DMA LLP auto-run or wait request. + * @arg u32Addr DMA LLP next list pointer address. + * @arg u32AddrSelect DMA LLP address mode. + * @retval int32_t: + * - LL_OK: DMA LLP function initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + * @note Call this function after DMA_Init(); + */ +int32_t DMA_LlpInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_llp_init_t *pstcDmaLlpInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *CHCTLx; + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + if (NULL == pstcDmaLlpInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_DMA_LLP_EN(pstcDmaLlpInit->u32State)); + DDL_ASSERT(IS_DMA_LLP_MD(pstcDmaLlpInit->u32Mode)); + + CHCTLx = &DMA_CH_REG(DMAx->CHCTL0, u8Ch); + MODIFY_REG32(*CHCTLx, (DMA_CHCTL_LLPEN | DMA_CHCTL_LLPRUN), \ + (pstcDmaLlpInit->u32State | pstcDmaLlpInit->u32Mode)); + + WRITE_REG32(DMA_CH_REG(DMAx->LLP0, u8Ch), pstcDmaLlpInit->u32Addr & DMA_LLP_LLP); + + } + + return i32Ret; +} + +/** + * @brief Config DMA LLP value. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] u32Addr Next link pointer address for DMA LLP mode. + * @retval None + */ +void DMA_SetLlpAddr(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, uint32_t u32Addr) +{ + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + WRITE_REG32(DMA_CH_REG(DMAx->LLP0, u8Ch), (u32Addr & DMA_LLP_LLP)); +} + +/** + * @brief DMA LLP ENABLE or DISABLE. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_LlpCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(DMA_CH_REG(DMAx->CHCTL0, u8Ch), DMA_CHCTL_LLPEN); + + } else { + CLR_REG32_BIT(DMA_CH_REG(DMAx->CHCTL0, u8Ch), DMA_CHCTL_LLPEN); + + } +} + +/** + * @brief DMA reconfig function ENABLE or DISABLE. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_ReconfigCmd(CM_DMA_TypeDef *DMAx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(DMAx->RCFGCTL, 1UL); + } else { + CLR_REG32_BIT(DMAx->RCFGCTL, 1UL); + } +} + +/** + * @brief DMA LLP ENABLE or DISABLE for reconfig function. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DMA_ReconfigLlpCmd(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(DMAx->RCFGCTL, DMA_RCFGCTL_RCFGCHS | DMA_RCFGCTL_RCFGLLP, \ + ((uint32_t)(u8Ch) << DMA_RCFGCTL_RCFGCHS_POS) | ((uint32_t)enNewState << DMA_RCFGCTL_RCFGLLP_POS)); +} + +/** + * @brief Initialize DMA re-config mode config structure. + * Fill each pstcDmaRCInit with default value + * @param [in] pstcDmaRCInit Pointer to a stc_dma_reconfig_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: DMA reconfig mode config structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t DMA_ReconfigStructInit(stc_dma_reconfig_init_t *pstcDmaRCInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaRCInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaRCInit->u32CountMode = DMA_RC_CNT_KEEP; + pstcDmaRCInit->u32DestAddrMode = DMA_RC_DEST_ADDR_KEEP; + pstcDmaRCInit->u32SrcAddrMode = DMA_RC_SRC_ADDR_KEEP; + } + return i32Ret; +} + +/** + * @brief DMA reconfig mode initialize. + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @param [in] pstcDmaRCInit DMA reconfig mode config structure + * @arg u32CountMode DMA reconfig count mode. + * @arg u32DestAddrMode DMA reconfig destination address mode. + * @arg u32SrcAddrMode DMA reconfig source address mode. + * @retval int32_t: + * - LL_OK: DMA reconfig function initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer +*/ +int32_t DMA_ReconfigInit(CM_DMA_TypeDef *DMAx, uint8_t u8Ch, const stc_dma_reconfig_init_t *pstcDmaRCInit) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + if (NULL == pstcDmaRCInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_DMA_RC_CNT_MD(pstcDmaRCInit->u32CountMode)); + DDL_ASSERT(IS_DMA_RC_DA_MD(pstcDmaRCInit->u32DestAddrMode)); + DDL_ASSERT(IS_DMA_RC_SA_MD(pstcDmaRCInit->u32SrcAddrMode)); + + MODIFY_REG32(DMAx->RCFGCTL, \ + (DMA_RCFGCTL_RCFGCHS | DMA_RCFGCTL_SARMD | DMA_RCFGCTL_DARMD | DMA_RCFGCTL_CNTMD), \ + (pstcDmaRCInit->u32CountMode | pstcDmaRCInit->u32SrcAddrMode | \ + pstcDmaRCInit->u32DestAddrMode | ((uint32_t)(u8Ch) << DMA_RCFGCTL_RCFGCHS_POS))); + } + return i32Ret; +} + +/** + * @brief DMA get current source address + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current source address. + */ +uint32_t DMA_GetSrcAddr(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return READ_REG32(DMA_CH_REG(DMAx->MONSAR0, u8Ch)); +} + +/** + * @brief DMA get current destination address + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current destination address. + */ +uint32_t DMA_GetDestAddr(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return READ_REG32(DMA_CH_REG(DMAx->MONDAR0, u8Ch)); +} + +/** + * @brief DMA get current transfer count + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current transfer count. + */ +uint32_t DMA_GetTransCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return ((READ_REG32(DMA_CH_REG(DMAx->MONDTCTL0, u8Ch)) >> DMA_DTCTL_CNT_POS) & 0xFFFFUL); +} + +/** + * @brief DMA get current block size + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current block size. + */ +uint32_t DMA_GetBlockSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return (READ_REG32_BIT(DMA_CH_REG(DMAx->MONDTCTL0, u8Ch), DMA_DTCTL_BLKSIZE)); +} + +/** + * @brief DMA get current source repeat size + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current source repeat size. + */ +uint32_t DMA_GetSrcRepeatSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return (READ_REG32_BIT(DMA_CH_REG(DMAx->MONRPT0, u8Ch), DMA_RPT_SRPT)); +} + +/** + * @brief DMA get current destination repeat size + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current destination repeat size. + */ +uint32_t DMA_GetDestRepeatSize(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return ((READ_REG32(DMA_CH_REG(DMAx->MONRPT0, u8Ch)) >> DMA_RPT_DRPT_POS) & 0x3FFUL); +} + +/** + * @brief DMA get current source count in non-sequence mode + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current source count in non-sequence mode. + */ +uint32_t DMA_GetNonSeqSrcCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return ((READ_REG32(DMA_CH_REG(DMAx->MONSNSEQCTL0, u8Ch)) >> DMA_SNSEQCTLB_SNSCNTB_POS) & 0xFFFUL); +} + +/** + * @brief DMA get current destination count in non-sequence mode + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA,, x can be 0-1 + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current destination count in non-sequence mode. + */ +uint32_t DMA_GetNonSeqDestCount(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return ((READ_REG32(DMA_CH_REG(DMAx->MONDNSEQCTL0, u8Ch)) >> DMA_DNSEQCTL_DNSCNT_POS) & 0xFFFUL); +} + +/** + * @brief DMA get current source offset in non-sequence mode + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current source offset in non-sequence mode. + */ +uint32_t DMA_GetNonSeqSrcOffset(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return (READ_REG32_BIT(DMA_CH_REG(DMAx->MONSNSEQCTL0, u8Ch), DMA_SNSEQCTL_SOFFSET)); +} + +/** + * @brief DMA get current destination offset in non-sequence mode + * @param [in] DMAx DMA unit instance. + * @arg CM_DMAx or CM_DMA + * @param [in] u8Ch DMA channel. @ref DMA_Channel_selection + * @retval Current destination offset in non-sequence mode. + */ +uint32_t DMA_GetNonSeqDestOffset(const CM_DMA_TypeDef *DMAx, uint8_t u8Ch) +{ + DDL_ASSERT(IS_DMA_UNIT(DMAx)); + DDL_ASSERT(IS_DMA_CH(u8Ch)); + + return (READ_REG32_BIT(DMA_CH_REG(DMAx->MONDNSEQCTL0, u8Ch), DMA_DNSEQCTL_DOFFSET)); +} + +/** + * @} + */ + +#endif /* LL_DMA_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dmc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dmc.c new file mode 100644 index 00000000..a75932d8 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dmc.c @@ -0,0 +1,565 @@ +/** + ******************************************************************************* + * @file hc32_ll_dmc.c + * @brief This file provides firmware functions to manage the EXMC_DMC + * (External Memory Controller: Dynamic Memory Controller) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_dmc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EXMC EXMC + * @brief External Memory Controller Driver Library + * @{ + */ + +/** + * @defgroup LL_DMC DMC + * @brief Dynamic Memory Controller Driver Library + * @{ + */ + +#if (LL_DMC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_DMC_Local_Macros EXMC_DMC Local Macros + * @{ + */ + +/** + * @defgroup EXMC_DMC_Check_Parameters_Validity EXMC_DMC Check Parameters Validity + * @{ + */ + +#define IS_EXMC_DMC_MEM_WIDTH(x) \ +( ((x) == EXMC_DMC_MEMORY_WIDTH_16BIT) || \ + ((x) == EXMC_DMC_MEMORY_WIDTH_32BIT)) + +#define IS_EXMC_DMC_CHIP(x) \ +( ((x) == EXMC_DMC_CHIP0) || \ + ((x) == EXMC_DMC_CHIP1) || \ + ((x) == EXMC_DMC_CHIP2) || \ + ((x) == EXMC_DMC_CHIP3)) + +#define IS_EXMC_DMC_BANK(x) \ +( ((x) == EXMC_DMC_BANK0) || \ + ((x) == EXMC_DMC_BANK1) || \ + ((x) == EXMC_DMC_BANK2) || \ + ((x) == EXMC_DMC_BANK3)) + +#define IS_EXMC_DMC_CMD(x) \ +( ((x) == EXMC_DMC_CMD_PRECHARGE_ALL) || \ + ((x) == EXMC_DMC_CMD_AUTO_REFRESH) || \ + ((x) == EXMC_DMC_CMD_MDREG_CONFIG) || \ + ((x) == EXMC_DMC_CMD_NOP)) + +#define IS_EXMC_DMC_CS_DECODE_MD(x) \ +( ((x) == EXMC_DMC_CS_DECODE_ROWBANKCOL) || \ + ((x) == EXMC_DMC_CS_DECODE_BANKROWCOL)) + +#define IS_EXMC_DMC_COLUMN_BITS_NUM(x) \ +( ((x) == EXMC_DMC_COLUMN_BITS_NUM8) || \ + ((x) == EXMC_DMC_COLUMN_BITS_NUM9) || \ + ((x) == EXMC_DMC_COLUMN_BITS_NUM10) || \ + ((x) == EXMC_DMC_COLUMN_BITS_NUM11) || \ + ((x) == EXMC_DMC_COLUMN_BITS_NUM12)) + +#define IS_EXMC_DMC_ROW_BITS_NUM(x) \ +( ((x) == EXMC_DMC_ROW_BITS_NUM11) || \ + ((x) == EXMC_DMC_ROW_BITS_NUM12) || \ + ((x) == EXMC_DMC_ROW_BITS_NUM13) || \ + ((x) == EXMC_DMC_ROW_BITS_NUM14) || \ + ((x) == EXMC_DMC_ROW_BITS_NUM15) || \ + ((x) == EXMC_DMC_ROW_BITS_NUM16)) + +#define IS_EXMC_DMC_AUTO_PRECHARGE_PIN(x) \ +( ((x) == EXMC_DMC_AUTO_PRECHARGE_A8) || \ + ((x) == EXMC_DMC_AUTO_PRECHARGE_A10)) + +#define IS_EXMC_DMC_CKE_OUTPUT_SEL(x) \ +( ((x) == EXMC_DMC_CKE_OUTPUT_ENABLE) || \ + ((x) == EXMC_DMC_CKE_OUTPUT_DISABLE)) + +#define EXMC_DMC_CLK_SEL(x) \ +( ((x) == EXMC_DMC_CLK_NORMAL_OUTPUT) || \ + ((x) == EXMC_DMC_CLK_NOP_STOP_OUTPUT)) + +#define IS_EXMC_DMC_BURST(x) \ +( ((x) == EXMC_DMC_BURST_1BEAT) || \ + ((x) == EXMC_DMC_BURST_2BEAT) || \ + ((x) == EXMC_DMC_BURST_4BEAT) || \ + ((x) == EXMC_DMC_BURST_8BEAT) || \ + ((x) == EXMC_DMC_BURST_16BEAT)) + +#define IS_EXMC_DMC_AUTO_REFRESH_CHIPS(x) \ +( ((x) == EXMC_DMC_AUTO_REFRESH_1CHIP) || \ + ((x) == EXMC_DMC_AUTO_REFRESH_2CHIPS) || \ + ((x) == EXMC_DMC_AUTO_REFRESH_3CHIPS) || \ + ((x) == EXMC_DMC_AUTO_REFRESH_4CHIPS)) + +#define IS_EXMC_DMC_MAP_ADDR(match, msk) \ +( (EXMC_DMC_MAP_ADDR((match), (msk)) >= EXMC_DMC_ADDR_MIN) && \ + (EXMC_DMC_MAP_ADDR((match), (msk)) <= EXMC_DMC_ADDR_MAX)) + +#define IS_EXMC_DMC_STATE(x) \ +( ((x) == EXMC_DMC_CTRL_STATE_GO) || \ + ((x) == EXMC_DMC_CTRL_STATE_SLEEP) || \ + ((x) == EXMC_DMC_CTRL_STATE_WAKEUP) || \ + ((x) == EXMC_DMC_CTRL_STATE_PAUSE) || \ + ((x) == EXMC_DMC_CTRL_STATE_CONFIG)) + +#define IS_EXMC_DMC_SAMPLE_CLK(x) \ +( ((x) == EXMC_DMC_SAMPLE_CLK_EXTCLK) || \ + ((x) == EXMC_DMC_SAMPLE_CLK_INTERNCLK) || \ + ((x) == EXMC_DMC_SAMPLE_CLK_INTERNCLK_INVT)) + +#define IS_EXMC_DMC_TIMING_CASL_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_DQSS_CYCLE(x) ((x) <= 3UL) + +#define IS_EXMC_DMC_TIMING_MRD_CYCLE(x) ((x) <= 0x7FUL) + +#define IS_EXMC_DMC_TIMING_RAS_CYCLE(x) ((x) <= 0x0FUL) + +#define IS_EXMC_DMC_TIMING_RC_CYCLE(x) ((x) <= 0x0FUL) + +#define IS_EXMC_DMC_TIMING_RCD_B_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_RCD_P_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_RFC_B_CYCLE(x) ((x) <= 0x1FUL) + +#define IS_EXMC_DMC_TIMING_RFC_P_CYCLE(x) ((x) <= 0x1FUL) + +#define IS_EXMC_DMC_TIMING_RP_B_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_RP_P_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_RRD_CYCLE(x) ((x) <= 0x0FUL) + +#define IS_EXMC_DMC_TIMING_WR_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_TIMING_WTR_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_DMC_CKE_DISABLE_PERIOD(x) ((x) <= 0x3FUL) + +#define IS_EXMC_DMC_CMD_ADDR(x) ((x) <= 0x7FFFUL) + +#define IS_EXMC_DMC_REFRESH_PERIOD(x) ((x) <= 0x7FFFUL) + +/** + * @} + */ + +/** + * @defgroup EXMC_DMC_Register EXMC_DMC Register + * @{ + */ +#define EXMC_DMC_CSCRx(__CHIPx__) ((__IO uint32_t *)(((uint32_t)(&CM_DMC->CSCR0)) + (4UL * (__CHIPx__)))) +/** + * @} + */ + +/* EXMC_DMC map address */ +#define EXMC_DMC_MAP_ADDR(MATCH, MSK) ((~((MATCH) ^ (MSK))) << 24U) + +/** + * @defgroup EXMC_DMC_Timing EXMC_DMC Timing + * @{ + */ +#define DMC_TMCR_RP_MASK (DMC_TMCR_T_RP_T_RP_B | DMC_TMCR_T_RP_T_RP_P) +#define DMC_TMCR_RCD_MASK (DMC_TMCR_T_RCD_T_RCD_B | DMC_TMCR_T_RCD_T_RCD_P) +#define DMC_TMCR_RFC_MASK (DMC_TMCR_T_RFC_T_RFC_B | DMC_TMCR_T_RFC_T_RFC_P) + +#define DMC_TMCR_RP(x) \ +((uint32_t)(x)->stcTimingConfig.u8RP_B | ((uint32_t)(x)->stcTimingConfig.u8RP_P << DMC_TMCR_T_RP_T_RP_P_POS)) + +#define DMC_TMCR_RCD(x) \ +((uint32_t)(x)->stcTimingConfig.u8RCD_B | ((uint32_t)(x)->stcTimingConfig.u8RCD_P << DMC_TMCR_T_RCD_T_RCD_P_POS)) + +#define DMC_TMCR_RFC(x) \ +((uint32_t)(x)->stcTimingConfig.u8RFC_B | ((uint32_t)(x)->stcTimingConfig.u8RFC_P << DMC_TMCR_T_RFC_T_RFC_P_POS)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup EXMC_DMC_Global_Functions EXMC_DMC Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_exmc_dmc_init_t to default values + * @param [out] pstcDmcInit Pointer to a @ref stc_exmc_dmc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDmcInit value is NULL. + */ +int32_t EXMC_DMC_StructInit(stc_exmc_dmc_init_t *pstcDmcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDmcInit) { + pstcDmcInit->u32SampleClock = EXMC_DMC_SAMPLE_CLK_INTERNCLK; + pstcDmcInit->u32MemoryWidth = EXMC_DMC_MEMORY_WIDTH_16BIT; + pstcDmcInit->u32RefreshPeriod = 0xA60UL; + pstcDmcInit->u32ColumnBitsNumber = EXMC_DMC_COLUMN_BITS_NUM8; + pstcDmcInit->u32RowBitsNumber = EXMC_DMC_ROW_BITS_NUM15; + pstcDmcInit->u32AutoPrechargePin = EXMC_DMC_AUTO_PRECHARGE_A10; + pstcDmcInit->u32CkeOutputSel = EXMC_DMC_CKE_OUTPUT_ENABLE; + pstcDmcInit->u32MemClockSel = EXMC_DMC_CLK_NORMAL_OUTPUT; + pstcDmcInit->u32CkeDisablePeriod = 0UL; + pstcDmcInit->u32MemBurst = EXMC_DMC_BURST_4BEAT; + pstcDmcInit->u32AutoRefreshChips = EXMC_DMC_AUTO_REFRESH_1CHIP; + + pstcDmcInit->stcTimingConfig.u8CASL = 0x3U; + pstcDmcInit->stcTimingConfig.u8DQSS = 0x1U; + pstcDmcInit->stcTimingConfig.u8MRD = 0x02U; + pstcDmcInit->stcTimingConfig.u8RAS = 0x07U; + pstcDmcInit->stcTimingConfig.u8RC = 0x0BU; + pstcDmcInit->stcTimingConfig.u8RCD_B = 0x05U; + pstcDmcInit->stcTimingConfig.u8RCD_P = 0x00U; + pstcDmcInit->stcTimingConfig.u8RFC_B = 0x12U; + pstcDmcInit->stcTimingConfig.u8RFC_P = 0x0U; + pstcDmcInit->stcTimingConfig.u8RP_B = 0x05U; + pstcDmcInit->stcTimingConfig.u8RP_P = 0x00U; + pstcDmcInit->stcTimingConfig.u8RRD = 0x02U; + pstcDmcInit->stcTimingConfig.u8WR = 0x03U; + pstcDmcInit->stcTimingConfig.u8WTR = 0x02U; + pstcDmcInit->stcTimingConfig.u8XP = 0x01U; + pstcDmcInit->stcTimingConfig.u8XSR = 0x0AU; + pstcDmcInit->stcTimingConfig.u8ESR = 0x14U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize EXMC_DMC function. + * @param [in] pstcDmcInit Pointer to a @ref stc_exmc_dmc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDmcInit value is NULL. + */ +int32_t EXMC_DMC_Init(const stc_exmc_dmc_init_t *pstcDmcInit) +{ + uint32_t u32RegVal; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDmcInit) { + DDL_ASSERT(IS_EXMC_DMC_SAMPLE_CLK(pstcDmcInit->u32SampleClock)); + DDL_ASSERT(IS_EXMC_DMC_MEM_WIDTH(pstcDmcInit->u32MemoryWidth)); + DDL_ASSERT(IS_EXMC_DMC_REFRESH_PERIOD(pstcDmcInit->u32RefreshPeriod)); + DDL_ASSERT(IS_EXMC_DMC_COLUMN_BITS_NUM(pstcDmcInit->u32ColumnBitsNumber)); + DDL_ASSERT(IS_EXMC_DMC_ROW_BITS_NUM(pstcDmcInit->u32RowBitsNumber)); + DDL_ASSERT(IS_EXMC_DMC_AUTO_PRECHARGE_PIN(pstcDmcInit->u32AutoPrechargePin)); + DDL_ASSERT(IS_EXMC_DMC_CKE_OUTPUT_SEL(pstcDmcInit->u32CkeOutputSel)); + DDL_ASSERT(EXMC_DMC_CLK_SEL(pstcDmcInit->u32MemClockSel)); + DDL_ASSERT(IS_EXMC_DMC_CKE_DISABLE_PERIOD(pstcDmcInit->u32CkeDisablePeriod)); + DDL_ASSERT(IS_EXMC_DMC_BURST(pstcDmcInit->u32MemBurst)); + DDL_ASSERT(IS_EXMC_DMC_AUTO_REFRESH_CHIPS(pstcDmcInit->u32AutoRefreshChips)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_CASL_CYCLE(pstcDmcInit->stcTimingConfig.u8CASL)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_DQSS_CYCLE(pstcDmcInit->stcTimingConfig.u8DQSS)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_MRD_CYCLE(pstcDmcInit->stcTimingConfig.u8MRD)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RAS_CYCLE(pstcDmcInit->stcTimingConfig.u8RAS)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RC_CYCLE(pstcDmcInit->stcTimingConfig.u8RC)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RCD_B_CYCLE(pstcDmcInit->stcTimingConfig.u8RCD_B)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RCD_P_CYCLE(pstcDmcInit->stcTimingConfig.u8RCD_P)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RFC_B_CYCLE(pstcDmcInit->stcTimingConfig.u8RFC_B)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RFC_P_CYCLE(pstcDmcInit->stcTimingConfig.u8RFC_P)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RP_B_CYCLE(pstcDmcInit->stcTimingConfig.u8RP_B)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RP_P_CYCLE(pstcDmcInit->stcTimingConfig.u8RP_P)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_RRD_CYCLE(pstcDmcInit->stcTimingConfig.u8RRD)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_WR_CYCLE(pstcDmcInit->stcTimingConfig.u8WR)); + DDL_ASSERT(IS_EXMC_DMC_TIMING_WTR_CYCLE(pstcDmcInit->stcTimingConfig.u8WTR)); + + /* Set sample clock for DMC.*/ + MODIFY_REG32(CM_DMC->BACR, DMC_BACR_CKSEL, pstcDmcInit->u32SampleClock); + + /* Set memrory width(16bit or 32bit) for DMC.*/ + MODIFY_REG32(CM_DMC->BACR, DMC_BACR_DMCMW, pstcDmcInit->u32MemoryWidth); + + /* set auto refresh period*/ + WRITE_REG32(CM_DMC->RFTR, pstcDmcInit->u32RefreshPeriod); + + /* Set timing parameters for DMC.*/ + WRITE_REG32(CM_DMC->TMCR_T_CASL, pstcDmcInit->stcTimingConfig.u8CASL); + WRITE_REG32(CM_DMC->TMCR_T_DQSS, pstcDmcInit->stcTimingConfig.u8DQSS); + WRITE_REG32(CM_DMC->TMCR_T_MRD, pstcDmcInit->stcTimingConfig.u8MRD); + WRITE_REG32(CM_DMC->TMCR_T_RAS, pstcDmcInit->stcTimingConfig.u8RAS); + WRITE_REG32(CM_DMC->TMCR_T_RC, pstcDmcInit->stcTimingConfig.u8RC); + WRITE_REG32(CM_DMC->TMCR_T_RRD, pstcDmcInit->stcTimingConfig.u8RRD); + WRITE_REG32(CM_DMC->TMCR_T_WR, pstcDmcInit->stcTimingConfig.u8WR); + WRITE_REG32(CM_DMC->TMCR_T_WTR, pstcDmcInit->stcTimingConfig.u8WTR); + WRITE_REG32(CM_DMC->TMCR_T_XP, pstcDmcInit->stcTimingConfig.u8XP); + WRITE_REG32(CM_DMC->TMCR_T_XSR, pstcDmcInit->stcTimingConfig.u8XSR); + WRITE_REG32(CM_DMC->TMCR_T_ESR, pstcDmcInit->stcTimingConfig.u8ESR); + MODIFY_REG32(CM_DMC->TMCR_T_RP, DMC_TMCR_RP_MASK, DMC_TMCR_RP(pstcDmcInit)); + MODIFY_REG32(CM_DMC->TMCR_T_RCD, DMC_TMCR_RCD_MASK, DMC_TMCR_RCD(pstcDmcInit)); + MODIFY_REG32(CM_DMC->TMCR_T_RFC, DMC_TMCR_RFC_MASK, DMC_TMCR_RFC(pstcDmcInit)); + + /* Set base parameters for DMC: burst length, Rowbitwidth,ColbitWidth etc.*/ + u32RegVal = (pstcDmcInit->u32ColumnBitsNumber | pstcDmcInit->u32RowBitsNumber | \ + pstcDmcInit->u32AutoPrechargePin | pstcDmcInit->u32CkeOutputSel | \ + pstcDmcInit->u32AutoRefreshChips | pstcDmcInit->u32MemClockSel | \ + (pstcDmcInit->u32CkeDisablePeriod << DMC_CPCR_CKEDISPRD_POS) | \ + pstcDmcInit->u32MemBurst); + WRITE_REG32(CM_DMC->CPCR, u32RegVal); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize EXMC_DMC function. + * @param None + * @retval None + */ +void EXMC_DMC_DeInit(void) +{ + /* Disable */ + CLR_REG32_BIT(CM_PERIC->DMC_ENAR, PERIC_DMC_ENAR_DMCEN); + + /* Configures the registers to reset value. */ + WRITE_REG32(CM_DMC->CPCR, 0x00020040UL); + + WRITE_REG32(CM_DMC->TMCR_T_CASL, 0x00000003UL); + WRITE_REG32(CM_DMC->TMCR_T_DQSS, 0x00000001UL); + WRITE_REG32(CM_DMC->TMCR_T_MRD, 0x00000002UL); + WRITE_REG32(CM_DMC->TMCR_T_RAS, 0x00000007UL); + WRITE_REG32(CM_DMC->TMCR_T_RC, 0x0000000BUL); + WRITE_REG32(CM_DMC->TMCR_T_RCD, 0x00000035UL); + WRITE_REG32(CM_DMC->TMCR_T_RFC, 0x00001012UL); + WRITE_REG32(CM_DMC->TMCR_T_RP, 0x00000035UL); + WRITE_REG32(CM_DMC->TMCR_T_RRD, 0x00000002UL); + WRITE_REG32(CM_DMC->TMCR_T_WR, 0x00000003UL); + WRITE_REG32(CM_DMC->TMCR_T_WTR, 0x00000002UL); + WRITE_REG32(CM_DMC->TMCR_T_XP, 0x00000001UL); + WRITE_REG32(CM_DMC->TMCR_T_XSR, 0x0000000AUL); + WRITE_REG32(CM_DMC->TMCR_T_ESR, 0x00000014UL); +} + +/** + * @brief Enable/disable DMC. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_DMC_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_PERIC->DMC_ENAR, PERIC_DMC_ENAR_DMCEN); + } else { + CLR_REG32_BIT(CM_PERIC->DMC_ENAR, PERIC_DMC_ENAR_DMCEN); + } +} + +/** + * @brief Set EXMC_DMC state. + * @param [in] u32State The command chip number. + * This parameter can be one of the macros group @ref EXMC_DMC_Control_State + * @arg EXMC_DMC_CTRL_STATE_GO: Go + * @arg EXMC_DMC_CTRL_STATE_SLEEP: Sleep for low power + * @arg EXMC_DMC_CTRL_STATE_WAKEUP: Wake up + * @arg EXMC_DMC_CTRL_STATE_PAUSE: Pause + * @arg EXMC_DMC_CTRL_STATE_CONFIG: Configure + * @retval None + */ +void EXMC_DMC_SetState(uint32_t u32State) +{ + DDL_ASSERT(IS_EXMC_DMC_STATE(u32State)); + + WRITE_REG32(CM_DMC->STCR, u32State); +} + +/** + * @brief Configure EXMC_DMC CS function. + * @param [in] u32Chip The command chip number. + * This parameter can be one of the macros group @ref EXMC_DMC_Chip + * @arg EXMC_DMC_CHIP0: Chip 0 + * @arg EXMC_DMC_CHIP1: Chip 1 + * @arg EXMC_DMC_CHIP2: Chip 2 + * @arg EXMC_DMC_CHIP3: Chip 3 + * @param [in] pstcChipConfig Pointer to a @ref stc_exmc_dmc_chip_config_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcConfig value is NULL. + */ +int32_t EXMC_DMC_ChipConfig(uint32_t u32Chip, const stc_exmc_dmc_chip_config_t *pstcChipConfig) +{ + uint32_t u32RegVal; + __IO uint32_t *DMC_CSCRx; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcChipConfig) { + DDL_ASSERT(IS_EXMC_DMC_CHIP(u32Chip)); + DDL_ASSERT(IS_EXMC_DMC_CS_DECODE_MD(pstcChipConfig->u32AddrDecodeMode)); + DDL_ASSERT(IS_EXMC_DMC_MAP_ADDR(pstcChipConfig->u32AddrMatch, pstcChipConfig->u32AddrMask)); + + /* Set chip selection for DMC.*/ + DMC_CSCRx = EXMC_DMC_CSCRx(u32Chip); + u32RegVal = ((pstcChipConfig->u32AddrMask << DMC_CSCR_ADDMSK_POS) | \ + (pstcChipConfig->u32AddrMatch << DMC_CSCR_ADDMAT_POS) | \ + pstcChipConfig->u32AddrDecodeMode); + WRITE_REG32(*DMC_CSCRx, u32RegVal); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Get the start address of the specified DMC chip. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_DMC_Chip + * @arg EXMC_DMC_CHIP0: Chip 0 + * @arg EXMC_DMC_CHIP1: Chip 1 + * @arg EXMC_DMC_CHIP2: Chip 2 + * @arg EXMC_DMC_CHIP3: Chip 3 + * @retval The start address of the specified DMC chip. + */ +uint32_t EXMC_DMC_GetChipStartAddr(uint32_t u32Chip) +{ + __IO uint32_t *DMC_CSCRx; + + DDL_ASSERT(IS_EXMC_DMC_CHIP(u32Chip)); + + DMC_CSCRx = EXMC_DMC_CSCRx(u32Chip); + return (READ_REG32_BIT(*DMC_CSCRx, DMC_CSCR_ADDMAT) << 16U); +} + +/** + * @brief Get the end address of the specified DMC chip. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_DMC_Chip + * @arg EXMC_DMC_CHIP0: Chip 0 + * @arg EXMC_DMC_CHIP1: Chip 1 + * @arg EXMC_DMC_CHIP2: Chip 2 + * @arg EXMC_DMC_CHIP3: Chip 3 + * @retval The end address of the specified DMC chip + */ +uint32_t EXMC_DMC_GetChipEndAddr(uint32_t u32Chip) +{ + uint32_t u32Mask; + uint32_t u32Match; + __IO uint32_t *DMC_CSCRx; + + DDL_ASSERT(IS_EXMC_DMC_CHIP(u32Chip)); + + DMC_CSCRx = EXMC_DMC_CSCRx(u32Chip); + u32Mask = (READ_REG32_BIT(*DMC_CSCRx, DMC_CSCR_ADDMSK) >> DMC_CSCR_ADDMSK_POS); + u32Match = (READ_REG32_BIT(*DMC_CSCRx, DMC_CSCR_ADDMAT) >> DMC_CSCR_ADDMAT_POS); + return EXMC_DMC_MAP_ADDR(u32Match, u32Mask); +} + +/** + * @brief Set EXMC_SMC command. + * @param [in] u32Chip The command chip number. + * This parameter can be one of the macros group @ref EXMC_DMC_Chip + * @arg EXMC_DMC_CHIP0: Chip 0 + * @arg EXMC_DMC_CHIP1: Chip 1 + * @arg EXMC_DMC_CHIP2: Chip 2 + * @arg EXMC_DMC_CHIP3: Chip 3 + * @param [in] u32Bank The command bank. + * This parameter can be one of the macros group @ref EXMC_DMC_Bank + * @arg EXMC_DMC_BANK0: Bank 0 + * @arg EXMC_DMC_BANK1: Bank 1 + * @arg EXMC_DMC_BANK2: Bank 2 + * @arg EXMC_DMC_BANK3: Bank 3 + * @param [in] u32Cmd The command. + * This parameter can be one of the macros group @ref EXMC_DMC_Command + * @arg EXMC_DMC_CMD_PRECHARGE_ALL:Precharge all + * @arg EXMC_DMC_CMD_AUTO_REFRESH: Auto refresh + * @arg EXMC_DMC_CMD_MDREG_CONFIG: Set memory device mode register + * @arg EXMC_DMC_CMD_NOP: NOP + * @param [in] u32Addr The address parameter for CMD MdRegConfig only. + * This parameter can be a value between Min_Data = 0 and Max_Data = 0x7FFFUL + * @retval None + */ +void EXMC_DMC_SetCommand(uint32_t u32Chip, uint32_t u32Bank, uint32_t u32Cmd, uint32_t u32Addr) +{ + uint32_t u32RegVal; + + DDL_ASSERT(IS_EXMC_DMC_CHIP(u32Chip)); + DDL_ASSERT(IS_EXMC_DMC_BANK(u32Bank)); + DDL_ASSERT(IS_EXMC_DMC_CMD(u32Cmd)); + DDL_ASSERT(IS_EXMC_DMC_CMD_ADDR(u32Addr)); + + u32RegVal = (u32Addr | (u32Bank << DMC_CMDR_CMDBA_POS) | u32Cmd | (u32Chip << DMC_CMDR_CMDCHIP_POS)); + WRITE_REG32(CM_DMC->CMDR, u32RegVal); +} + +/** + * @} + */ + +#endif /* LL_DMC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dvp.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dvp.c new file mode 100644 index 00000000..ea3c9933 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_dvp.c @@ -0,0 +1,426 @@ +/** + ******************************************************************************* + * @file hc32_ll_dvp.c + * @brief This file provides firmware functions to manage the DVP(Digital Video + * Processor) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_dvp.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_DVP DVP + * @brief Digital Video Processor Driver Library + * @{ + */ + +#if (LL_DVP_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup DVP_Local_Macros DVP Local Macros + * @{ + */ + +/** + * @defgroup DVP_Check_Parameters_Validity DVP Check Parameters Validity + * @{ + */ + +#define IS_DVP_CAPT_MD(x) \ +( ((x) == DVP_CAPT_MD_CONTINUOS_FRAME) || \ + ((x) == DVP_CAPT_MD_SINGLE_FRAME)) + +#define IS_DVP_SYNC_MD(x) \ +( ((x) == DVP_SYNC_MD_HW) || \ + ((x) == DVP_SYNC_MD_SW)) + +#define IS_DVP_PIXCLK_POLARITY(x) \ +( ((x) == DVP_PIXCLK_RISING) || \ + ((x) == DVP_PIXCLK_FALLING)) + +#define IS_DVP_HSYNC_POLARITY(x) \ +( ((x) == DVP_HSYNC_LOW) || \ + ((x) == DVP_HSYNC_HIGH)) + +#define IS_DVP_VSYNC_POLARITY(x) \ +( ((x) == DVP_VSYNC_LOW) || \ + ((x) == DVP_VSYNC_HIGH)) + +#define IS_DVP_CAPT_FREQ(x) \ +( ((x) == DVP_CAPT_FREQ_ALL_FRAME) || \ + ((x) == DVP_CAPT_FREQ_ONT_TIME_2FRAME) || \ + ((x) == DVP_CAPT_FREQ_ONT_TIME_4FRAME)) + +#define IS_DVP_DATA_WIDTH(x) \ +( ((x) == DVP_DATA_WIDTH_8BIT) || \ + ((x) == DVP_DATA_WIDTH_10BIT) || \ + ((x) == DVP_DATA_WIDTH_12BIT) || \ + ((x) == DVP_DATA_WIDTH_14BIT)) + +#define IS_DVP_FLAG(x) \ +( ((x) != 0UL) || \ + (((x) | DVP_FLAG_ALL) == DVP_FLAG_ALL)) + +#define IS_DVP_INT(x) \ +( ((x) != 0UL) || \ + (((x) | DVP_INT_ALL) == DVP_INT_ALL)) + +#define IS_DVP_CROP_WIN_ROW_START_LINE(x) ((x) <= 0x3FFFU) + +#define IS_DVP_CROP_WIN_COLOUM_START_LINE(x) ((x) <= 0x3FFFU) + +#define IS_DVP_CROP_WIN_ROW_LINE_SIZE(x) (((x) >= 0x04U) && ((x) <= 0x3FFFU)) + +#define IS_DVP_CROP_WIN_COLOUM_LINE_SIZE(x) ((x) <= 0x3FFFU) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup DVP_Global_Functions DVP Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_dvp_init_t to default values + * @param [out] pstcDvpInit Pointer to a @ref stc_dvp_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDvpInit value is NULL. + */ +int32_t DVP_StructInit(stc_dvp_init_t *pstcDvpInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDvpInit) { + pstcDvpInit->u32SyncMode = DVP_SYNC_MD_HW; + pstcDvpInit->u32DataWidth = DVP_DATA_WIDTH_8BIT; + pstcDvpInit->u32CaptureMode = DVP_CAPT_MD_CONTINUOS_FRAME; + pstcDvpInit->u32CaptureFreq = DVP_CAPT_FREQ_ALL_FRAME; + pstcDvpInit->u32PIXCLKPolarity = DVP_PIXCLK_FALLING; + pstcDvpInit->u32HSYNCPolarity = DVP_HSYNC_LOW; + pstcDvpInit->u32VSYNCPolarity = DVP_VSYNC_LOW; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize DVP function. + * @param [in] pstcDvpInit Pointer to a @ref stc_dvp_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcDvpInit value is NULL. + */ +int32_t DVP_Init(const stc_dvp_init_t *pstcDvpInit) +{ + uint32_t u32Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDvpInit) { + DDL_ASSERT(IS_DVP_SYNC_MD(pstcDvpInit->u32SyncMode)); + DDL_ASSERT(IS_DVP_DATA_WIDTH(pstcDvpInit->u32DataWidth)); + DDL_ASSERT(IS_DVP_CAPT_MD(pstcDvpInit->u32CaptureMode)); + DDL_ASSERT(IS_DVP_CAPT_FREQ(pstcDvpInit->u32CaptureFreq)); + DDL_ASSERT(IS_DVP_PIXCLK_POLARITY(pstcDvpInit->u32PIXCLKPolarity)); + DDL_ASSERT(IS_DVP_HSYNC_POLARITY(pstcDvpInit->u32HSYNCPolarity)); + DDL_ASSERT(IS_DVP_VSYNC_POLARITY(pstcDvpInit->u32VSYNCPolarity)); + + /* Configure DVP */ + u32Value = (pstcDvpInit->u32SyncMode | pstcDvpInit->u32DataWidth | pstcDvpInit->u32CaptureMode | \ + pstcDvpInit->u32CaptureFreq | pstcDvpInit->u32PIXCLKPolarity | pstcDvpInit->u32HSYNCPolarity | \ + pstcDvpInit->u32VSYNCPolarity); + WRITE_REG32(CM_DVP->CTR, u32Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize DVP function. + * @param None + * @retval None + */ +void DVP_DeInit(void) +{ + WRITE_REG32(CM_DVP->CTR, 0UL); + WRITE_REG32(CM_DVP->STR, 0UL); + WRITE_REG32(CM_DVP->IER, 0UL); + WRITE_REG32(CM_DVP->SSYNDR, 0UL); + WRITE_REG32(CM_DVP->SSYNMR, 0xFFFFFFFFUL); + WRITE_REG32(CM_DVP->CPSFTR, 0UL); + WRITE_REG32(CM_DVP->CPSZER, 0UL); +} + +/** + * @brief Enable/disable DVP. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DVP_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_DVP->CTR, DVP_CTR_DVPEN); + } else { + CLR_REG32_BIT(CM_DVP->CTR, DVP_CTR_DVPEN); + } +} + +/** + * @brief Enable/disable the specified DVP interrupt. + * @param [in] u32IntType DVP interrupt type + * This parameter can be any composed value of the macros group @ref DVP_Interrupt + * @arg DVP_INT_FRAME_START: Frame start interrupt + * @arg DVP_INT_LINE_START: Line start interrupt + * @arg DVP_INT_LINE_END: Line end interrupt + * @arg DVP_INT_FRAME_END: Frame end interrupt + * @arg DVP_INT_FIFO_OVF: FIFO overflow error interrupt + * @arg DVP_INT_SYNC_ERR: Sync error interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DVP_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_DVP_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_DVP->IER, u32IntType); + } else { + CLR_REG32_BIT(CM_DVP->IER, u32IntType); + } +} + +/** + * @brief Enable/disable DVP crop. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DVP_CropCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_DVP->CTR_b.CROPEN, enNewState); +} + +/** + * @brief Enable/disable DVP JPEG format. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DVP_JPEGCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_DVP->CTR, DVP_CTR_JPEGEN); + } else { + CLR_REG32_BIT(CM_DVP->CTR, DVP_CTR_JPEGEN); + } +} + +/** + * @brief Enable/disable DVP capture. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void DVP_CaptrueCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_DVP->CTR, DVP_CTR_CAPEN); + } else { + CLR_REG32_BIT(CM_DVP->CTR, DVP_CTR_CAPEN); + } +} + +/** + * @brief Get the specified DVP flag status. + * @param [in] u32Flag DVP flag + * This parameter can be any composed value of the macros group @ref DVP_Flag + * @arg DVP_FLAG_FRAME_START: Frame start flag + * @arg DVP_FLAG_LINE_START: Line start flag + * @arg DVP_FLAG_LINE_END: Line end flag + * @arg DVP_FLAG_FRAME_END: Frame end flag + * @arg DVP_FLAG_FIFO_OVF: FIFO overflow error flag + * @arg DVP_FLAG_SYNC_ERR: Sync error interrupt + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t DVP_GetStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_DVP_FLAG(u32Flag)); + + return ((READ_REG32_BIT(CM_DVP->STR, u32Flag) == 0UL) ? RESET : SET); +} + +/** + * @brief Clear the specified DVP flag status. + * @param [in] u32Flag DVP flag + * This parameter can be any composed value of the macros group @ref DVP_Flag + * @arg DVP_FLAG_FRAME_START: Frame start flag + * @arg DVP_FLAG_LINE_START: Line start flag + * @arg DVP_FLAG_LINE_END: Line end flag + * @arg DVP_FLAG_FRAME_END: Frame end flag + * @arg DVP_FLAG_FIFO_OVF: FIFO overflow error flag + * @arg DVP_FLAG_SYNC_ERR: Sync error interrupt + * @retval None + */ +void DVP_ClearStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_DVP_FLAG(u32Flag)); + + CLR_REG32_BIT(CM_DVP->STR, u32Flag); +} + +/** + * @brief Set DVP software sync code. + * @param [in] pstcSyncCode Pointer to a @ref stc_dvp_sw_sync_code_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The parameter pstcSyncCode value is NULL. + */ +int32_t DVP_SetSWSyncCode(const stc_dvp_sw_sync_code_t *pstcSyncCode) +{ + uint32_t u32Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSyncCode) { + /* Set sync code. */ + u32Value = (((uint32_t)pstcSyncCode->u8FrameStartSyncCode << DVP_SSYNDR_FSDAT_POS) | \ + ((uint32_t)pstcSyncCode->u8LineStartSyncCode << DVP_SSYNDR_LSDAT_POS) | \ + ((uint32_t)pstcSyncCode->u8LineEndSyncCode << DVP_SSYNDR_LEDAT_POS) | \ + ((uint32_t)pstcSyncCode->u8FrameEndSyncCode << DVP_SSYNDR_FEDAT_POS)); + WRITE_REG32(CM_DVP->SSYNDR, u32Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set DVP software sync mask code. + * @param [in] pstcMaskCode Pointer to a @ref stc_dvp_sw_mask_code_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The parameter pstcMaskCode value is NULL. + */ +int32_t DVP_SetSWMaskCode(const stc_dvp_sw_mask_code_t *pstcMaskCode) +{ + uint32_t u32Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcMaskCode) { + /* Set sync code. */ + u32Value = (((uint32_t)pstcMaskCode->u8FrameStartMaskCode << DVP_SSYNMR_FSMSK_POS) | \ + ((uint32_t)pstcMaskCode->u8LineStartMaskCode << DVP_SSYNMR_LSMSK_POS) | \ + ((uint32_t)pstcMaskCode->u8LineEndMaskCode << DVP_SSYNMR_LEMSK_POS) | \ + ((uint32_t)pstcMaskCode->u8FrameEndMaskCode << DVP_SSYNMR_FEMSK_POS)); + WRITE_REG32(CM_DVP->SSYNMR, u32Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set DVP software sync mask code. + * @param [in] pstcConfig Pointer to a @ref stc_dvp_crop_window_config_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The parameter pstcConfig value is NULL. + */ +int32_t DVP_CropWindowConfig(const stc_dvp_crop_window_config_t *pstcConfig) +{ + uint32_t u32Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcConfig) { + DDL_ASSERT(IS_DVP_CROP_WIN_ROW_START_LINE(pstcConfig->u16RowStartLine)); + DDL_ASSERT(IS_DVP_CROP_WIN_COLOUM_START_LINE(pstcConfig->u16ColoumStartLine)); + DDL_ASSERT(IS_DVP_CROP_WIN_ROW_LINE_SIZE(pstcConfig->u16RowLineSize)); + DDL_ASSERT(IS_DVP_CROP_WIN_COLOUM_LINE_SIZE(pstcConfig->u16ColoumLineSize)); + + /* Configure crop window */ + u32Value = ((uint32_t)pstcConfig->u16RowStartLine | \ + ((uint32_t)pstcConfig->u16ColoumStartLine << DVP_CPSFTR_CSHIFT_POS)); + WRITE_REG32(CM_DVP->CPSFTR, u32Value); + + u32Value = ((uint32_t)pstcConfig->u16RowLineSize | \ + ((uint32_t)pstcConfig->u16ColoumLineSize << DVP_CPSZER_CSIZE_POS)); + WRITE_REG32(CM_DVP->CPSZER, u32Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_DVP_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_efm.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_efm.c new file mode 100644 index 00000000..ef407537 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_efm.c @@ -0,0 +1,1450 @@ +/** + ******************************************************************************* + * @file hc32_ll_efm.c + * @brief This file provides firmware functions to manage the Embedded Flash + * Memory unit (EFM). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_efm.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EFM EFM + * @brief Embedded Flash Management Driver Library + * @{ + */ + +#if (LL_EFM_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EFM_Local_Macros EFM Local Macros + * @{ + */ +#define REG_LEN (32U) +#define EFM_TIMEOUT (HCLK_VALUE / 20000UL) /* EFM wait read timeout */ +#define EFM_PGM_TIMEOUT (HCLK_VALUE / 20000UL) /* EFM Program timeout max 53us */ +#define EFM_ERASE_TIMEOUT (HCLK_VALUE / 50UL) /* EFM Erase timeout max 20ms */ +#define EFM_SEQ_PGM_TIMEOUT (HCLK_VALUE / 62500UL) /* EFM Sequence Program timeout max 16us */ + +#define REMCR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_EFM->MMF_REMCR0) + (4UL * (x)))) + +#define EFM_FLAG0_POS (0U) +#define EFM_FLAG1_POS (16U) +#define EFM_OTP_END_SECTOR_NUM (15U) +#define EFM_FLASH1_START_SECTOR_NUM (128U) +#define EFM_SWAP_FLASH1_END_SECTOR_NUM (EFM_FLASH1_START_SECTOR_NUM + EFM_OTP_END_SECTOR_NUM) +#define EFM_SWAP_FLASH1_END_ADDR (EFM_FLASH_1_START_ADDR + EFM_OTP_END_ADDR1) +#define EFM_OTP_UNLOCK_KEY1 (0x10325476UL) +#define EFM_OTP_UNLOCK_KEY2 (0xEFCDAB89UL) + +/** + * @defgroup EFM_Configuration_Bit_Mask EFM Configuration Bit Mask + * @{ + */ +#define EFM_CACHE_ALL (EFM_FRMC_CRST | EFM_FRMC_PREFETE | EFM_FRMC_DCACHE | EFM_FRMC_ICACHE) + +/** + * @} + */ + +/** + * @defgroup EFM_Check_Parameters_Validity EFM Check Parameters Validity + * @{ + */ +/* Parameter validity check for efm chip . */ +#define IS_EFM_CHIP(x) \ +( ((x) == EFM_CHIP0) || \ + ((x) == EFM_CHIP1) || \ + ((x) == EFM_CHIP_ALL)) + +/* Parameter validity check for flash latency. */ +#define IS_EFM_WAIT_CYCLE(x) ((x) <= EFM_WAIT_CYCLE15) + +/* Parameter validity check for operate mode. */ +#define IS_EFM_OPERATE_MD(x) \ +( ((x) == EFM_MD_PGM_SINGLE) || \ + ((x) == EFM_MD_PGM_READBACK) || \ + ((x) == EFM_MD_PGM_SEQ) || \ + ((x) == EFM_MD_ERASE_SECTOR) || \ + ((x) == EFM_MD_ERASE_ONE_CHIP) || \ + ((x) == EFM_MD_ERASE_ALL_CHIP) || \ + ((x) == EFM_MD_READONLY)) + +/* Parameter validity check for efm status. */ +#define IS_EFM_STATUS(x) \ +( ((x) == EFM_FLASH0_ACT_FLASH1_ACT) || \ + ((x) == EFM_FLASH0_STP_FLASH1_ACT) || \ + ((x) == EFM_FLASH0_ACT_FLASH1_STP) || \ + ((x) == EFM_FLASH0_STP_FLASH1_STP)) + +/* Parameter validity check for flash interrupt select. */ +#define IS_EFM_INT_SEL(x) (((x) | EFM_INT_ALL) == EFM_INT_ALL) + +/* Parameter validity check for flash flag. */ +#define IS_EFM_FLAG(x) (((x) | EFM_FLAG_ALL) == EFM_FLAG_ALL) + +/* Parameter validity check for flash clear flag. */ +#define IS_EFM_CLRFLAG(x) (((x) | EFM_FLAG_ALL) == EFM_FLAG_ALL) + +/* Parameter validity check for bus status while flash program or erase. */ +#define IS_EFM_BUS_STATUS(x) \ +( ((x) == EFM_BUS_HOLD) || \ + ((x) == EFM_BUS_RELEASE)) + +/* Parameter validity check for efm address. */ +#define IS_EFM_ADDR(x) \ +( ((x) <= EFM_END_ADDR) || \ + (((x) >= EFM_OTP_START_ADDR) && ((x) <= EFM_OTP_END_ADDR))) + +/* Parameter validity check for efm eraseaddress. */ +#define IS_EFM_ERASE_ADDR(x) \ +( ((x) <= EFM_END_ADDR) || \ + (((x) >= EFM_OTP_START_ADDR) && ((x) <= EFM_OTP_END_ADDR))) + +/* Parameter validity check for efm erase mode . */ +#define IS_EFM_ERASE_MD(x) \ +( ((x) == EFM_MD_ERASE_ONE_CHIP) || \ + ((x) == EFM_MD_ERASE_FULL)) + +/* Parameter validity check for EFM lock status. */ +#define IS_EFM_REG_UNLOCK() (CM_EFM->FAPRT == 0x00000001UL) + +/* Parameter validity check for EFM_FWMC register lock status. */ +#define IS_EFM_FWMC_UNLOCK() (bCM_EFM->FWMC_b.KEY1LOCK == 0U) + +/* Parameter validity check for OTP lock status. */ +#define IS_EFM_OTP_UNLOCK() (bCM_EFM->FWMC_b.KEY2LOCK == 0U) + +/* Parameter validity check for sector protected register locking. */ +#define IS_EFM_SECTOR_PROTECT_REG_LOCK(x) ((x) <= 0xFFU) + +/* Parameter validity check for EFM sector number */ +#define IS_EFM_SECTOR_NUM(x) ((x) <= 256U) + +/* Parameter validity check for EFM remap lock status. */ +#define IS_EFM_REMAP_UNLOCK() (CM_EFM->MMF_REMPRT == 0x00000001UL) + +/* Parameter validity check for EFM remap index */ +#define IS_EFM_REMAP_IDX(x) \ +( ((x) == EFM_REMAP_IDX0) || \ + ((x) == EFM_REMAP_IDX1)) + +/* Parameter validity check for EFM remap size */ +#define IS_EFM_REMAP_SIZE(x) \ +( ((x) >= EFM_REMAP_4K) && \ + ((x) <= EFM_REMAP_512K)) + +/* Parameter validity check for EFM remap address */ +#define IS_EFM_REMAP_ADDR(x) \ +( ((x) <= EFM_REMAP_ROM_END_ADDR) || \ + (((x) >= EFM_REMAP_RAM_START_ADDR) && \ + ((x) <= EFM_REMAP_RAM_END_ADDR))) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup EFM_Local_Functions EFM Local Functions + * @{ + */ +/** + * @brief Wait EFM flag. + * @param [in] u32Flag Specifies the flag to be wait. @ref EFM_Flag_Sel + * @param [in] u32Time Specifies the time to wait while the flag not be set. + * @retval int32_t: + * - LL_OK: Flag was set. + * - LL_ERR_TIMEOUT: Flag was not set. + * @note None + */ +static int32_t EFM_WaitFlag(uint32_t u32Flag, uint32_t u32Time) +{ + __IO uint32_t u32Timeout = 0UL; + int32_t i32Ret = LL_OK; + + while (SET != EFM_GetStatus(u32Flag)) { + u32Timeout++; + if (u32Timeout > u32Time) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + } + + return i32Ret; +} + +/** + * @brief Clear EFM flag. + * @param [in] u32Flag Specifies the flag to be wait. @ref EFM_Flag_Sel + * @retval int32_t: + * - LL_OK: Flag was set. + * - LL_ERR_TIMEOUT: Flag was not set. + * @note None + */ +static int32_t EFM_ClearFlag(uint32_t u32Flag) +{ + uint32_t u32Time = EFM_TIMEOUT; + __IO uint32_t u32Timeout = 0UL; + int32_t i32Ret = LL_OK; + + while (RESET != EFM_GetStatus(u32Flag)) { + EFM_ClearStatus(u32Flag); + u32Timeout++; + if (u32Timeout > u32Time) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + } + + return i32Ret; +} + +/** + * @brief Wait EFM flag. + * @param [in] u32Addr Specifies the address to calculate. + * @retval uint8_t: The count that flag should shift. + * @note None + */ +static uint8_t EFM_FlagShift(uint32_t u32Addr) +{ + uint8_t u8Shift; + + if (SET == EFM_GetSwapStatus()) { + if (0xFFFFFFFFUL != RW_MEM32(EFM_OTP_ENABLE_ADDR)) { + if ((u32Addr <= EFM_OTP_END_ADDR1) || ((u32Addr > EFM_SWAP_FLASH1_END_ADDR) && (u32Addr < EFM_END_ADDR))) { + u8Shift = EFM_FLAG0_POS; + } else { + u8Shift = EFM_FLAG1_POS; + } + } else { + if ((u32Addr >= EFM_FLASH_1_START_ADDR) && (u32Addr <= EFM_END_ADDR)) { + u8Shift = EFM_FLAG0_POS; + } else { + u8Shift = EFM_FLAG1_POS; + } + } + } else { + if ((u32Addr >= EFM_FLASH_1_START_ADDR) && (u32Addr <= EFM_END_ADDR)) { + u8Shift = EFM_FLAG1_POS; + } else { + u8Shift = EFM_FLAG0_POS; + } + } + + return u8Shift; +} + +/** + * @} + */ + +/** + * @defgroup EFM_Global_Functions EFM Global Functions + * @{ + */ + +/** + * @brief Enable or disable EFM. + * @param [in] u32Flash Specifies the FLASH. @ref EFM_Chip_Sel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note + */ +void EFM_Cmd(uint32_t u32Flash, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_CHIP(u32Flash)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_EFM->FSTP, u32Flash); + } else { + SET_REG32_BIT(CM_EFM->FSTP, u32Flash); + } +} + +/** + * @brief Set the efm read wait cycles. + * @param [in] u32WaitCycle Specifies the efm read wait cycles. + * @arg This parameter can be of a value of @ref EFM_Wait_Cycle + * @retval int32_t: + * - LL_OK: Program successful... + * - LL_ERR_TIMEOUT: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_SetWaitCycle(uint32_t u32WaitCycle) +{ + uint32_t u32Timeout = 0UL; + + /* Param valid check */ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_WAIT_CYCLE(u32WaitCycle)); + + MODIFY_REG32(CM_EFM->FRMC, EFM_FRMC_FLWT, u32WaitCycle); + while (u32WaitCycle != READ_REG32_BIT(CM_EFM->FRMC, EFM_FRMC_FLWT)) { + u32Timeout++; + if (u32Timeout > EFM_TIMEOUT) { + return LL_ERR_TIMEOUT; + } + } + return LL_OK; +} + +/** + * @brief Enable or disable the flash data cache reset. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note None + */ +void EFM_DataCacheResetCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(bCM_EFM->FRMC_b.CRST, enNewState); +} + +/** + * @brief Enable or disable the flash prefetch. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_PrefetchCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(bCM_EFM->FRMC_b.PREFETE, enNewState); +} + +/** + * @brief Enable or disable the flash data cache. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_DCacheCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(bCM_EFM->FRMC_b.DCACHE, enNewState); +} + +/** + * @brief Enable or disable the flash instruction cache. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_ICacheCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(bCM_EFM->FRMC_b.ICACHE, enNewState); +} + +/** + * @brief Enable or disable the Read of low-voltage mode. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_LowVoltageReadCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(bCM_EFM->FRMC_b.LVM, enNewState); +} + +/** + * @brief Enable or disable the EFM swap function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Program successful... + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_SwapCmd(en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + if (enNewState == ENABLE) { + /* Set Program single mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SINGLE); + /* Enable flash swap function */ + RW_MEM32(EFM_SWAP_ADDR) = EFM_SWAP_DATA; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + } else { + /* Set Sector erase mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_ERASE_SECTOR); + /* Disable flash switch function */ + RW_MEM32(EFM_SWAP_ADDR) = 0x0UL; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_ERASE_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + } + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + + return i32Ret; +} + +/** + * @brief Checks whether the swap function enable or disable. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EFM_GetSwapStatus(void) +{ + return ((0UL == READ_REG32(bCM_EFM->FSWP_b.FSWP)) ? RESET : SET); +} + +/** + * @brief Set the FLASH erase program mode . + * @param [in] u32Mode Specifies the FLASH erase program mode. + * @arg This parameter can be of a value of @ref EFM_OperateMode_Sel + * @retval int32_t: + * - LL_OK: Set mode successfull. + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note None + */ +int32_t EFM_SetOperateMode(uint32_t u32Mode) +{ + int32_t i32Ret = LL_OK; + DDL_ASSERT(IS_EFM_OPERATE_MD(u32Mode)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_SEQ_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + + if (i32Ret == LL_OK) { + /* Set the program or erase mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, u32Mode); + } + return i32Ret; +} + +/** + * @brief Enable or Disable EFM interrupt. + * @param [in] u32EfmInt Specifies the FLASH interrupt source and status. @ref EFM_Interrupt_Sel + * @arg EFM_INT_OPTEND: End of EFM Operation Interrupt source + * @arg EFM_INT_PEERR: Program/erase error Interrupt source + * @arg EFM_INT_COLERR: Read collide error Interrupt source + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_IntCmd(uint32_t u32EfmInt, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_INT_SEL(u32EfmInt)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_EFM->FITE, u32EfmInt); + } else { + CLR_REG32_BIT(CM_EFM->FITE, u32EfmInt); + } +} + +/** + * @brief Check any of the specified flag is set or not. + * @param [in] u32Flag Specifies the FLASH flag to check. + * @arg This parameter can be of a value of @ref EFM_Flag_Sel + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EFM_GetAnyStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_EFM_FLAG(u32Flag)); + + return ((0UL == READ_REG32_BIT(CM_EFM->FSR, u32Flag)) ? RESET : SET); +} + +/** + * @brief Check all the specified flag is set or not. + * @param [in] u32Flag Specifies the FLASH flag to check. + * @arg This parameter can be of a value of @ref EFM_Flag_Sel + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EFM_GetStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_EFM_FLAG(u32Flag)); + + return ((u32Flag == READ_REG32_BIT(CM_EFM->FSR, u32Flag)) ? SET : RESET); +} + +/** + * @brief Clear the flash flag. + * @param [in] u32Flag Specifies the FLASH flag to clear. + * @arg This parameter can be of a value of @ref EFM_Flag_Sel + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_ClearStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_CLRFLAG(u32Flag)); + + SET_REG32_BIT(CM_EFM->FSCLR, u32Flag); +} + +/** + * @brief Set bus status while flash program or erase. + * @param [in] u32Status Specifies the new bus status while flash program or erase. + * This parameter can be one of the following values: + * @arg EFM_BUS_HOLD: Bus busy while flash program or erase. + * @arg EFM_BUS_RELEASE: Bus release while flash program or erase. + * @retval None + * @note None + */ +void EFM_SetBusStatus(uint32_t u32Status) +{ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_BUS_STATUS(u32Status)); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + + WRITE_REG32(bCM_EFM->FWMC_b.BUSHLDCTL, u32Status); +} + +/** + * @brief EFM read byte. + * @param [in] u32Addr The specified address to read. + * @param [in] pu8ReadBuf The specified read buffer. + * @param [in] u32ByteLen The specified length to read. + * @retval int32_t: + * - LL_OK: Read successful.. + * - LL_ERR_INVD_PARAM: Invalid parameter + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note None. + */ +int32_t EFM_ReadByte(uint32_t u32Addr, uint8_t *pu8ReadBuf, uint32_t u32ByteLen) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + __IO uint8_t *pu8Buf = (uint8_t *)u32Addr; + uint32_t u32Len = u32ByteLen; + uint32_t u32ReadyFlag = EFM_FLAG_RDY; + + DDL_ASSERT(IS_EFM_ADDR(u32Addr)); + DDL_ASSERT(IS_EFM_ADDR(u32Addr + u32ByteLen * 4U)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + + if (NULL != pu8ReadBuf) { + uint32_t u32EndAddr = u32Addr + u32ByteLen * 4U; + if (u32Addr < EFM_FLASH_1_START_ADDR) { + if (u32EndAddr >= EFM_FLASH_1_START_ADDR) { + u32ReadyFlag |= EFM_FLAG_RDY1; + } + } else { + u32ReadyFlag = EFM_FLAG_RDY1; + } + + if (LL_OK == EFM_WaitFlag(u32ReadyFlag, EFM_TIMEOUT)) { + while (0UL != u32Len) { + *(pu8ReadBuf++) = *(pu8Buf++); + u32Len--; + } + i32Ret = LL_OK; + } else { + i32Ret = LL_ERR_NOT_RDY; + } + } + + return i32Ret; +} + +/** + * @brief EFM program (single program mode). + * @param [in] u32Addr The specified program address. + * @param [in] pu8Buf The pointer of specified program data. + * @param [in] u32Len The length of specified program data. + * @retval int32_t: + * - LL_OK: Program successful. + * - LL_ERR_NOT_RDY: EFM if not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_Program(uint32_t u32Addr, uint8_t *pu8Buf, uint32_t u32Len) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint8_t u8Shift; + uint32_t u32LoopWords = u32Len >> 2UL; + uint32_t u32RemainBytes = u32Len % 4UL; + uint32_t *u32pSource = (uint32_t *)(uint32_t)pu8Buf; + uint32_t *u32pDest = (uint32_t *)u32Addr; + uint32_t u32LastWord; + + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_ADDR(u32Addr)); + DDL_ASSERT(IS_EFM_ADDR(u32Addr + u32Len)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + + /* CLear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + /* Set single program mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SINGLE); + + while (u32LoopWords-- > 0UL) { + u8Shift = EFM_FlagShift((uint32_t)u32pDest); + /* program data. */ + *u32pDest++ = *u32pSource++; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + } + + if (0U != u32RemainBytes) { + u32LastWord = *u32pSource; + u32LastWord |= 0xFFFFFFFFUL << (u32RemainBytes * 8UL); + u8Shift = EFM_FlagShift((uint32_t)u32pDest); + *u32pDest++ = u32LastWord; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + + } + + /* Recover CACHE function */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + return i32Ret; +} + +/** + * @brief EFM single program mode(Word). + * @param [in] u32Addr The specified program address. + * @param [in] u32Data The specified program data. + * @retval int32_t: + * - LL_OK: Program successful.. + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_ProgramWord(uint32_t u32Addr, uint32_t u32Data) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint8_t u8Shift; + + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_ADDR(u32Addr)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + + /* Clear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE function */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + u8Shift = EFM_FlagShift(u32Addr); + /* Set single program mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SINGLE); + /* Program data. */ + RW_MEM32(u32Addr) = u32Data; + + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* Recover CACHE function */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + + return i32Ret; +} + +/** + * @brief EFM single program with read back(Word). + * @param [in] u32Addr The specified program address. + * @param [in] u32Data The specified program data. + * @retval int32_t: + * - LL_OK: Program successful.. + * - LL_ERR: program error + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_ProgramWordReadBack(uint32_t u32Addr, uint32_t u32Data) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint8_t u8Shift; + + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_ADDR(u32Addr)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + + /* Clear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + u8Shift = EFM_FlagShift(u32Addr); + /* Set Program and read back mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_READBACK); + /* Program data. */ + RW_MEM32(u32Addr) = (uint32_t)u32Data; + + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + + /* Get the flag MISMTCH */ + if (SET == EFM_GetStatus(EFM_FLAG_PGMISMTCH << u8Shift)) { + /* Clear flag PGMISMTCH */ + EFM_ClearStatus(EFM_FLAG_PGMISMTCH << u8Shift); + i32Ret = LL_ERR; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* recover CACHE function */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + + return i32Ret; +} + +/** + * @brief EFM program (sequence program mode). + * @param [in] u32Addr The specified program address. + * @param [in] pu8Buf The pointer of specified program data. + * @param [in] u32Len The length of specified program data. + * @retval int32_t: + * - LL_OK: Program successful.. + * - LL_ERR_TIMEOUT: program error timeout + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_SequenceProgram(uint32_t u32Addr, uint8_t *pu8Buf, uint32_t u32Len) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint32_t u32LoopWords = u32Len >> 2UL; + uint32_t u32RemainBytes = u32Len % 4UL; + uint32_t *u32pSource = (uint32_t *)(uint32_t)pu8Buf; + uint32_t *u32pDest = (uint32_t *)u32Addr; + uint8_t u8Shift = 0U; + uint32_t u32LastWord; + + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_ADDR(u32Addr)); + DDL_ASSERT(IS_EFM_ADDR(u32Addr + u32Len)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + + /* CLear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + /* Set sequence program mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SEQ); + + while (u32LoopWords-- > 0UL) { + u8Shift = EFM_FlagShift((uint32_t)u32pDest); + /* program data. */ + *u32pDest++ = *u32pSource++; + /* wait for operation end flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_OPTEND << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_TIMEOUT; + } + /* Clear operation end flag */ + if (LL_ERR_TIMEOUT == EFM_ClearFlag(EFM_FLAG_OPTEND << u8Shift)) { + i32Ret = LL_ERR_TIMEOUT; + } + } + + if (0U != u32RemainBytes) { + u32LastWord = *u32pSource; + u32LastWord |= 0xFFFFFFFFUL << (u32RemainBytes * 8UL); + u8Shift = EFM_FlagShift((uint32_t)u32pDest); + *u32pDest++ = u32LastWord; + + /* wait for operation end flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_OPTEND << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_TIMEOUT; + } + /* Clear operation end flag */ + if (LL_ERR_TIMEOUT == EFM_ClearFlag(EFM_FLAG_OPTEND << u8Shift)) { + i32Ret = LL_ERR_TIMEOUT; + } + + } + + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + + /* Recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + return i32Ret; +} + +/** + * @brief EFM sector erase. + * @param [in] u32Addr The address in the specified sector. + * @retval int32_t: + * - LL_OK: Erase successful. + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_SectorErase(uint32_t u32Addr) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint8_t u8Shift; + + DDL_ASSERT(IS_EFM_ERASE_ADDR(u32Addr)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + + /* CLear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + u8Shift = EFM_FlagShift(u32Addr); + /* Set sector erase mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_ERASE_SECTOR); + + /* Erase */ + RW_MEM32(u32Addr) = 0UL; + + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_ERASE_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* Clear the operation end flag */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* Recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + + return i32Ret; +} + +/** + * @brief EFM chip erase. + * @param [in] u8Chip Specifies the chip to be erased. + * @arg EFM_CHIP0 Chip0 + * @arg EFM_CHIP1 Chip1 + * @arg EFM_CHIP_ALL All Chip + * @retval int32_t: + * - LL_OK: Erase successful.. + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +int32_t EFM_ChipErase(uint8_t u8Chip) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + uint32_t u32Addr = 0UL; + uint8_t u8Shift; + + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_CHIP(u8Chip)); + + /* CLear the error flag. */ + EFM_ClearStatus(EFM_FLAG_ALL); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + if (EFM_CHIP1 == u8Chip) { + u32Addr = EFM_FLASH_1_START_ADDR; + } + u8Shift = EFM_FlagShift(u32Addr); + if ((EFM_CHIP_ALL == u8Chip) && (SET == EFM_GetSwapStatus())) { + /* Set Sector erase mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_ERASE_SECTOR); + /* Disable flash switch function */ + RW_MEM32(EFM_SWAP_ADDR) = 0x0UL; + /* wait for operation end flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_OPTEND, EFM_ERASE_TIMEOUT)) { + i32Ret = LL_ERR_TIMEOUT; + } + /* CLear the operation end flag */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + } + + /* Set chip erase mode. */ + if (EFM_CHIP_ALL == u8Chip) { + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_ERASE_ALL_CHIP); + } else { + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_ERASE_ONE_CHIP); + } + /* Erase */ + RW_MEM32(u32Addr) = 0UL; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY << u8Shift, EFM_ERASE_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND << u8Shift); + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + return i32Ret; +} + +/** + * @brief FWMC register write enable or disable. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note None + */ +void EFM_FWMC_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + WRITE_REG32(CM_EFM->KEY1, 0x01234567UL); + WRITE_REG32(CM_EFM->KEY1, 0xFEDCBA98UL); + } else { + SET_REG32_BIT(CM_EFM->FWMC, EFM_FWMC_KEY1LOCK); + } +} + +/** + * @brief Get chip ID. + * @param None + * @retval Returns the value of the Chip ID + */ +uint32_t EFM_GetCID(void) +{ + return READ_REG32(CM_EFM->CHIPID); +} + +/** + * @brief EFM OTP operate unlock. + * @param None + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_OTP_WP_Unlock(void) +{ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + WRITE_REG32(CM_EFM->KEY2, EFM_OTP_UNLOCK_KEY1); + WRITE_REG32(CM_EFM->KEY2, EFM_OTP_UNLOCK_KEY2); +} + +/** + * @brief EFM OTP write protect lock. + * @param None + * @retval None + * @note None + */ +void EFM_OTP_WP_Lock(void) +{ + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + SET_REG32_BIT(CM_EFM->FWMC, EFM_FWMC_KEY2LOCK); +} + +/** + * @brief EFM OTP Enable. + * @param None + * @retval None + * @note None + */ +int32_t EFM_OTP_Enable(void) +{ + uint32_t u32Tmp; + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_EFM_OTP_UNLOCK()); + + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + /* Set single program mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SINGLE); + + if (0xFFFFFFFFUL == RW_MEM32(EFM_OTP_ENABLE_ADDR)) { + /* Enable OTP */ + RW_MEM32(EFM_OTP_ENABLE_ADDR) = (uint32_t)0UL; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + } + + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* Recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + + return i32Ret; +} + +/** + * @brief Sector protected register lock. + * @param [in] u32RegLock Specifies sector protected register locking. + * @arg EFM_WRLOCK0 ~ EFM_WRLOCK7: For HC32F4A0 + * @arg EFM_WRLOCK0, EFM_WRLOCK4: For HC32F472 + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + */ +void EFM_SectorProtectRegLock(uint32_t u32RegLock) +{ + DDL_ASSERT(IS_EFM_SECTOR_PROTECT_REG_LOCK(u32RegLock)); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + + SET_REG32_BIT(CM_EFM->WLOCK, u32RegLock); +} + +/** + * @brief Set sector lock or unlock (Single). + * @param [in] u8SectorNum Specifies sector for unlock. + * This parameter can be set 0~255 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + * If you want to unlock sequence sectors,Please call EFM_SequenceSectorOperateCmd function + */ +void EFM_SingleSectorOperateCmd(uint8_t u8SectorNum, en_functional_state_t enNewState) +{ + __IO uint32_t *EFM_FxNWPRTy; + const uint8_t u8RegIndex = u8SectorNum / REG_LEN; + const uint8_t u8BitPos = u8SectorNum % REG_LEN; + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u8RegIndex << 2UL)); + MODIFY_REG32(*EFM_FxNWPRTy, 1UL << u8BitPos, (uint32_t)enNewState << u8BitPos); +} + +/** + * @brief Set sector lock or unlock (Sequence). + * @param [in] u32StartSectorNum Specifies start sector to unlock. + * This parameter can be set 0~255. + * @param [in] u16Count Specifies count of sectors to unlock. + * This parameter can be set 0~256. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call EFM_REG_Unlock() unlock EFM register first. + * If you want to unlock only one sector,Please call EFM_SingleSectorOperateCmd function + */ +void EFM_SequenceSectorOperateCmd(uint32_t u32StartSectorNum, uint16_t u16Count, en_functional_state_t enNewState) +{ + __IO uint32_t *EFM_FxNWPRTy; + uint32_t u32EndSectorNum; + uint16_t u16StartRegIndex; + uint16_t u16StartBitPos; + uint16_t u16EndRegIndex; + uint16_t u16EndBitPos; + uint32_t u32RegValue; + + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_SECTOR_NUM(u32StartSectorNum + u16Count)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (SET == EFM_GetSwapStatus()) { + if (0xFFFFFFFFUL != RW_MEM32(EFM_OTP_ENABLE_ADDR)) { + if (u32StartSectorNum > EFM_SWAP_FLASH1_END_SECTOR_NUM) { + u32StartSectorNum -= EFM_FLASH1_START_SECTOR_NUM; + } else if ((u32StartSectorNum > EFM_OTP_END_SECTOR_NUM) && (u32StartSectorNum < EFM_FLASH1_START_SECTOR_NUM)) { + u32StartSectorNum += EFM_FLASH1_START_SECTOR_NUM; + } else { + /* reserved */ + } + } else { + if (u32StartSectorNum >= EFM_FLASH1_START_SECTOR_NUM) { + u32StartSectorNum -= EFM_FLASH1_START_SECTOR_NUM; + } else { + u32StartSectorNum += EFM_FLASH1_START_SECTOR_NUM; + } + } + } + + u16StartRegIndex = (uint16_t)(u32StartSectorNum / REG_LEN); /* Register offset for the start sector */ + u16StartBitPos = (uint16_t)(u32StartSectorNum % REG_LEN); /* Bit offset for the start sector */ + u32EndSectorNum = (uint16_t)(u32StartSectorNum + u16Count - 1U); /* Calculate the end sector */ + u16EndRegIndex = (uint16_t)(u32EndSectorNum / REG_LEN); /* Register offset for the end sector */ + u16EndBitPos = (uint16_t)(u32EndSectorNum % REG_LEN); /* Bit offset for the end sector */ + + if ((u16StartBitPos == 0U) && (u16EndBitPos == 31U)) { + while (u16StartRegIndex <= u16EndRegIndex) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16StartRegIndex << 2UL)); + if (EFM_FxNWPRTy > (__IO uint32_t *)(uint32_t)(&CM_EFM->F1NWPRT3)) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + (((uint32_t)u16StartRegIndex - 8UL) << 2UL)); + } + if (enNewState == ENABLE) { + WRITE_REG32(*EFM_FxNWPRTy, 0xFFFFFFFFUL); + } else { + WRITE_REG32(*EFM_FxNWPRTy, 0x0UL); + } + u16StartRegIndex += 1U; + } + } else { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16StartRegIndex << 2UL)); + if (u16StartRegIndex == u16EndRegIndex) { + u32RegValue = ((1UL << u16EndBitPos) - (1UL << u16StartBitPos)) | (1UL << u16EndBitPos); + if (enNewState == ENABLE) { + SET_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + } else { + CLR_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + } + } else { + u32RegValue = ((1UL << 31U) - (1UL << u16StartBitPos)) | (1UL << 31U); + if (enNewState == ENABLE) { + SET_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + while (u16StartRegIndex < (u16EndRegIndex - 1U)) { + u16StartRegIndex += 1U; + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16StartRegIndex << 2UL)); + if (EFM_FxNWPRTy > (__IO uint32_t *)(uint32_t)(&CM_EFM->F1NWPRT3)) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + (((uint32_t)u16StartRegIndex - 8UL) << 2UL)); + } + WRITE_REG32(*EFM_FxNWPRTy, 0xFFFFFFFFUL); + } + u32RegValue = ((1UL << u16EndBitPos) - 1UL) | (1UL << u16EndBitPos); + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16EndRegIndex << 2UL)); + if (EFM_FxNWPRTy > (__IO uint32_t *)(uint32_t)(&CM_EFM->F1NWPRT3)) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + (((uint32_t)u16EndRegIndex - 8UL) << 2UL)); + } + SET_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + } else { + CLR_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + while (u16StartRegIndex < (u16EndRegIndex - 1U)) { + u16StartRegIndex += 1U; + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16StartRegIndex << 2UL)); + if (EFM_FxNWPRTy > (__IO uint32_t *)(uint32_t)(&CM_EFM->F1NWPRT3)) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + (((uint32_t)u16StartRegIndex - 8UL) << 2UL)); + } + WRITE_REG32(*EFM_FxNWPRTy, 0x0UL); + } + u32RegValue = ((1UL << u16EndBitPos) - 1UL) | (1UL << u16EndBitPos); + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + ((uint32_t)u16EndRegIndex << 2UL)); + if (EFM_FxNWPRTy > (__IO uint32_t *)(uint32_t)(&CM_EFM->F1NWPRT3)) { + EFM_FxNWPRTy = (__IO uint32_t *)((uint32_t)(&CM_EFM->F0NWPRT0) + (((uint32_t)u16EndRegIndex - 8UL) << 2UL)); + } + CLR_REG32_BIT(*EFM_FxNWPRTy, u32RegValue); + } + } + } +} + +/** + * @brief EFM OTP lock. + * @param [in] u32Addr Specifies the OTP block + * @retval int32_t: + * - LL_OK: Lock successful.. + * - LL_ERR_NOT_RDY: EFM is not ready. + * @note The address should be word align. + * Call EFM_REG_Unlock() and EFM_OTP_WP_Unlock() unlock EFM_FWMC register first. + */ +int32_t EFM_OTP_Lock(uint32_t u32Addr) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + + if ((u32Addr >= EFM_OTP_LOCK_ADDR_START) && (u32Addr < EFM_OTP_LOCK_ADDR_END)) { + DDL_ASSERT(IS_ADDR_ALIGN_WORD(u32Addr)); + DDL_ASSERT(IS_EFM_FWMC_UNLOCK()); + DDL_ASSERT(IS_EFM_REG_UNLOCK()); + DDL_ASSERT(IS_EFM_OTP_UNLOCK()); + /* Get CACHE status */ + u32Tmp = READ_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + /* Disable CACHE */ + CLR_REG32_BIT(CM_EFM->FRMC, EFM_CACHE_ALL); + + /* Set single program mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_PGM_SINGLE); + + if (0xFFFFFFFFUL == RW_MEM32(EFM_OTP_ENABLE_ADDR)) { + /* Enable OTP */ + RW_MEM32(EFM_OTP_ENABLE_ADDR) = (uint32_t)0UL; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_PGM_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + } + + /* OTP latch */ + RW_MEM32(u32Addr) = (uint32_t)0UL; + /* Wait for ready flag. */ + if (LL_ERR_TIMEOUT == EFM_WaitFlag(EFM_FLAG_RDY, EFM_ERASE_TIMEOUT)) { + i32Ret = LL_ERR_NOT_RDY; + } + /* CLear the operation end flag. */ + EFM_ClearStatus(EFM_FLAG_OPTEND); + + /* Set read only mode. */ + MODIFY_REG32(CM_EFM->FWMC, EFM_FWMC_PEMOD, EFM_MD_READONLY); + + /* Recover CACHE */ + MODIFY_REG32(CM_EFM->FRMC, EFM_CACHE_ALL, u32Tmp); + } + + return i32Ret; +} + +/** + * @brief Get unique ID. + * @param [out] pstcUID Unique ID struct + * @retval Returns the value of the unique ID + */ +void EFM_GetUID(stc_efm_unique_id_t *pstcUID) +{ + if (NULL != pstcUID) { + pstcUID->u32UniqueID0 = READ_REG32(CM_EFM->UQID0); + pstcUID->u32UniqueID1 = READ_REG32(CM_EFM->UQID1); + pstcUID->u32UniqueID2 = READ_REG32(CM_EFM->UQID2); + } +} + +/** + * @brief Init REMAP initial structure with default value. + * @param [in] pstcEfmRemapInit specifies the Parameter of REMAP. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EFM_REMAP_StructInit(stc_efm_remap_init_t *pstcEfmRemapInit) +{ + int32_t i32Ret = LL_OK; + if (NULL == pstcEfmRemapInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcEfmRemapInit->u32State = EFM_REMAP_OFF; + pstcEfmRemapInit->u32Addr = 0UL; + pstcEfmRemapInit->u32Size = EFM_REMAP_4K; + } + return i32Ret; +} + +/** + * @brief REMAP initialize. + * @param [in] u8RemapIdx Specifies the remap ID. + * @param [in] pstcEfmRemapInit specifies the Parameter of REMAP. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EFM_REMAP_Init(uint8_t u8RemapIdx, stc_efm_remap_init_t *pstcEfmRemapInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *REMCRx; + + if (NULL == pstcEfmRemapInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_EFM_REMAP_UNLOCK()); + DDL_ASSERT(IS_EFM_REMAP_IDX(u8RemapIdx)); + DDL_ASSERT(IS_EFM_REMAP_SIZE(pstcEfmRemapInit->u32Size)); + DDL_ASSERT(IS_EFM_REMAP_ADDR(pstcEfmRemapInit->u32Addr)); + if ((pstcEfmRemapInit->u32Addr % (1UL << pstcEfmRemapInit->u32Size)) != 0U) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + REMCRx = &REMCR_REG(u8RemapIdx); + MODIFY_REG32(*REMCRx, EFM_MMF_REMCR_EN | EFM_MMF_REMCR_RMTADDR | EFM_MMF_REMCR_RMSIZE, \ + pstcEfmRemapInit->u32State | pstcEfmRemapInit->u32Addr | pstcEfmRemapInit->u32Size); + } + } + return i32Ret; +} + +/** + * @brief EFM REMAP de-initialize. + * @param None + * @retval None + */ +void EFM_REMAP_DeInit(void) +{ + DDL_ASSERT(IS_EFM_REMAP_UNLOCK()); + + WRITE_REG32(CM_EFM->MMF_REMCR0, 0UL); + WRITE_REG32(CM_EFM->MMF_REMCR1, 0UL); +} + +/** + * @brief Enable or disable REMAP function. + * @param [in] u8RemapIdx Specifies the remap ID. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EFM_REMAP_Cmd(uint8_t u8RemapIdx, en_functional_state_t enNewState) +{ + __IO uint32_t *REMCRx; + + DDL_ASSERT(IS_EFM_REMAP_UNLOCK()); + DDL_ASSERT(IS_EFM_REMAP_IDX(u8RemapIdx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + REMCRx = &REMCR_REG(u8RemapIdx); + if (ENABLE == enNewState) { + SET_REG32_BIT(*REMCRx, EFM_MMF_REMCR_EN); + } else { + CLR_REG32_BIT(*REMCRx, EFM_MMF_REMCR_EN); + } +} + +/** + * @brief Set specified REMAP target address. + * @param [in] u8RemapIdx Specifies the remap ID. + * @param [in] u32Addr Specifies the target address. + * @retval None + */ +void EFM_REMAP_SetAddr(uint8_t u8RemapIdx, uint32_t u32Addr) +{ + __IO uint32_t *REMCRx; + + DDL_ASSERT(IS_EFM_REMAP_UNLOCK()); + DDL_ASSERT(IS_EFM_REMAP_IDX(u8RemapIdx)); + DDL_ASSERT(IS_EFM_REMAP_ADDR(u32Addr)); + + REMCRx = &REMCR_REG(u8RemapIdx); + MODIFY_REG32(*REMCRx, EFM_MMF_REMCR_RMTADDR, u32Addr); +} + +/** + * @brief Set specified REMAP size. + * @param [in] u8RemapIdx Specifies the remap ID. + * @param [in] u32Size Specifies the remap size. + * @retval None + */ +void EFM_REMAP_SetSize(uint8_t u8RemapIdx, uint32_t u32Size) +{ + __IO uint32_t *REMCRx; + + DDL_ASSERT(IS_EFM_REMAP_UNLOCK()); + DDL_ASSERT(IS_EFM_REMAP_IDX(u8RemapIdx)); + DDL_ASSERT(IS_EFM_REMAP_SIZE(u32Size)); + + REMCRx = &REMCR_REG(u8RemapIdx); + MODIFY_REG32(*REMCRx, EFM_MMF_REMCR_RMSIZE, u32Size); +} + +/** + * @} + */ + +#endif /* LL_EFM_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_emb.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_emb.c new file mode 100644 index 00000000..0bda6cf0 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_emb.c @@ -0,0 +1,718 @@ +/** + ******************************************************************************* + * @file hc32_ll_emb.c + * @brief This file provides firmware functions to manage the EMB + * (Emergency Brake). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_emb.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EMB EMB + * @brief Emergency Brake Driver Library + * @{ + */ + +#if (LL_EMB_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EMB_Local_Macros EMB Local Macros + * @{ + */ + +/** + * @defgroup EMB_Check_Parameters_Validity EMB Check Parameters Validity + * @{ + */ +#define IS_EMB_GROUP(x) \ +( ((x) == CM_EMB0) || \ + ((x) == CM_EMB1) || \ + ((x) == CM_EMB2) || \ + ((x) == CM_EMB3) || \ + ((x) == CM_EMB4) || \ + ((x) == CM_EMB5) || \ + ((x) == CM_EMB6)) +#define IS_EMB_TMR4_GROUP(x) \ +( ((x) == CM_EMB4) || \ + ((x) == CM_EMB5) || \ + ((x) == CM_EMB6)) +#define IS_EMB_TMR6_GROUP(x) \ +( ((x) == CM_EMB0) || \ + ((x) == CM_EMB1) || \ + ((x) == CM_EMB2) || \ + ((x) == CM_EMB3)) + +#define IS_EMB_OSC_STAT(x) \ +( ((x) == EMB_OSC_ENABLE) || \ + ((x) == EMB_OSC_DISABLE)) + +#define IS_EMB_TMR4_PWM_W_STAT(x) \ +( ((x) == EMB_TMR4_PWM_W_ENABLE) || \ + ((x) == EMB_TMR4_PWM_W_DISABLE)) + +#define IS_EMB_DETECT_TMR4_PWM_W_LVL(x) \ +( ((x) == EMB_DETECT_TMR4_PWM_W_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR4_PWM_W_BOTH_HIGH)) + +#define IS_EMB_TMR4_PWM_V_STAT(x) \ +( ((x) == EMB_TMR4_PWM_V_ENABLE) || \ + ((x) == EMB_TMR4_PWM_V_DISABLE)) + +#define IS_EMB_DETECT_TMR4_PWM_V_LVL(x) \ +( ((x) == EMB_DETECT_TMR4_PWM_V_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR4_PWM_V_BOTH_HIGH)) + +#define IS_EMB_TMR4_PWM_U_STAT(x) \ +( ((x) == EMB_TMR4_PWM_U_ENABLE) || \ + ((x) == EMB_TMR4_PWM_U_DISABLE)) + +#define IS_EMB_DETECT_TMR4_PWM_U_LVL(x) \ +( ((x) == EMB_DETECT_TMR4_PWM_U_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR4_PWM_U_BOTH_HIGH)) + +#define IS_EMB_CMP1_STAT(x) \ +( ((x) == EMB_CMP1_ENABLE) || \ + ((x) == EMB_CMP1_DISABLE)) + +#define IS_EMB_CMP2_STAT(x) \ +( ((x) == EMB_CMP2_ENABLE) || \ + ((x) == EMB_CMP2_DISABLE)) + +#define IS_EMB_CMP3_STAT(x) \ +( ((x) == EMB_CMP3_ENABLE) || \ + ((x) == EMB_CMP3_DISABLE)) + +#define IS_EMB_CMP4_STAT(x) \ +( ((x) == EMB_CMP4_ENABLE) || \ + ((x) == EMB_CMP4_DISABLE)) + +#define IS_EMB_PORT1_STAT(x) \ +( ((x) == EMB_PORT1_ENABLE) || \ + ((x) == EMB_PORT1_DISABLE)) + +#define IS_EMB_PORT1_DETECT_LVL(x) \ +( ((x) == EMB_PORT1_DETECT_LVL_LOW) || \ + ((x) == EMB_PORT1_DETECT_LVL_HIGH)) + +#define IS_EMB_PORT1_FILTER_STAT(x) \ +( ((x) == EMB_PORT1_FILTER_ENABLE) || \ + ((x) == EMB_PORT1_FILTER_DISABLE)) + +#define IS_EMB_PORT1_FILTER_DIV(x) (((x) & (~EMB_PORT1_FILTER_CLK_DIV_MASK)) == 0UL) + +#define IS_EMB_PORT2_STAT(x) \ +( ((x) == EMB_PORT2_ENABLE) || \ + ((x) == EMB_PORT2_DISABLE)) + +#define IS_EMB_PORT2_DETECT_LVL(x) \ +( ((x) == EMB_PORT2_DETECT_LVL_LOW) || \ + ((x) == EMB_PORT2_DETECT_LVL_HIGH)) + +#define IS_EMB_PORT2_FILTER_STAT(x) \ +( ((x) == EMB_PORT2_FILTER_ENABLE) || \ + ((x) == EMB_PORT2_FILTER_DISABLE)) + +#define IS_EMB_PORT2_FILTER_DIV(x) (((x) & (~EMB_PORT2_FILTER_CLK_DIV_MASK)) == 0UL) + +#define IS_EMB_PORT3_STAT(x) \ +( ((x) == EMB_PORT3_ENABLE) || \ + ((x) == EMB_PORT3_DISABLE)) + +#define IS_EMB_PORT3_DETECT_LVL(x) \ +( ((x) == EMB_PORT3_DETECT_LVL_LOW) || \ + ((x) == EMB_PORT3_DETECT_LVL_HIGH)) + +#define IS_EMB_PORT3_FILTER_STAT(x) \ +( ((x) == EMB_PORT3_FILTER_ENABLE) || \ + ((x) == EMB_PORT3_FILTER_DISABLE)) + +#define IS_EMB_PORT3_FILTER_DIV(x) (((x) & (~EMB_PORT3_FILTER_CLK_DIV_MASK)) == 0UL) + +#define IS_EMB_PORT4_STAT(x) \ +( ((x) == EMB_PORT4_ENABLE) || \ + ((x) == EMB_PORT4_DISABLE)) + +#define IS_EMB_PORT4_DETECT_LVL(x) \ +( ((x) == EMB_PORT4_DETECT_LVL_LOW) || \ + ((x) == EMB_PORT4_DETECT_LVL_HIGH)) + +#define IS_EMB_PORT4_FILTER_STAT(x) \ +( ((x) == EMB_PORT4_FILTER_ENABLE) || \ + ((x) == EMB_PORT4_FILTER_DISABLE)) + +#define IS_EMB_PORT4_FILTER_DIV(x) (((x) & (~EMB_PORT4_FILTER_CLK_DIV_MASK)) == 0UL) + +#define IS_EMB_TMR6_1_PWM_STAT(x) \ +( ((x) == EMB_TMR6_1_PWM_ENABLE) || \ + ((x) == EMB_TMR6_1_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_1_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_1_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_1_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_2_PWM_STAT(x) \ +( ((x) == EMB_TMR6_2_PWM_ENABLE) || \ + ((x) == EMB_TMR6_2_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_2_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_2_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_2_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_3_PWM_STAT(x) \ +( ((x) == EMB_TMR6_3_PWM_ENABLE) || \ + ((x) == EMB_TMR6_3_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_3_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_3_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_3_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_4_PWM_STAT(x) \ +( ((x) == EMB_TMR6_4_PWM_ENABLE) || \ + ((x) == EMB_TMR6_4_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_4_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_4_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_4_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_5_PWM_STAT(x) \ +( ((x) == EMB_TMR6_5_PWM_ENABLE) || \ + ((x) == EMB_TMR6_5_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_5_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_5_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_5_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_6_PWM_STAT(x) \ +( ((x) == EMB_TMR6_6_PWM_ENABLE) || \ + ((x) == EMB_TMR6_6_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_6_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_6_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_6_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_7_PWM_STAT(x) \ +( ((x) == EMB_TMR6_7_PWM_ENABLE) || \ + ((x) == EMB_TMR6_7_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_7_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_7_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_7_PWM_BOTH_HIGH)) + +#define IS_EMB_TMR6_8_PWM_STAT(x) \ +( ((x) == EMB_TMR6_8_PWM_ENABLE) || \ + ((x) == EMB_TMR6_8_PWM_DISABLE)) + +#define IS_EMB_DETECT_TMR6_8_PWM_LVL(x) \ +( ((x) == EMB_DETECT_TMR6_8_PWM_BOTH_LOW) || \ + ((x) == EMB_DETECT_TMR6_8_PWM_BOTH_HIGH)) + +#define IS_VALID_EMB_INT(x) \ +( ((x) != 0UL) && \ + (((x) | EMB_INT_ALL) == EMB_INT_ALL)) + +#define IS_EMB_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | EMB_FLAG_ALL) == EMB_FLAG_ALL)) + +#define IS_EMB_RELEASE_PWM_COND(x) \ +( ((x) == EMB_RELEASE_PWM_COND_FLAG_ZERO) || \ + ((x) == EMB_RELEASE_PWM_COND_STAT_ZERO)) + +#define IS_EMB_MONITOR_EVT(x) \ +( ((x) == EMB_EVT_PWMS) || \ + ((x) == EMB_EVT_CMP) || \ + ((x) == EMB_EVT_OSC) || \ + ((x) == EMB_EVT_PORT1) || \ + ((x) == EMB_EVT_PORT2) || \ + ((x) == EMB_EVT_PORT3) || \ + ((x) == EMB_EVT_PORT4)) + +/** + * @} + */ + +#define EMB_PORT1_FILTER_CLK_DIV_MASK EMB_PORT1_FILTER_CLK_DIV128 +#define EMB_PORT2_FILTER_CLK_DIV_MASK EMB_PORT2_FILTER_CLK_DIV128 +#define EMB_PORT3_FILTER_CLK_DIV_MASK EMB_PORT3_FILTER_CLK_DIV128 +#define EMB_PORT4_FILTER_CLK_DIV_MASK EMB_PORT4_FILTER_CLK_DIV128 +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup EMB_Global_Functions EMB Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_emb_tmr4_init_t to default values + * @param [out] pstcEmbInit Pointer to a @ref stc_emb_tmr4_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcEmbInit value is NULL. + */ +int32_t EMB_TMR4_StructInit(stc_emb_tmr4_init_t *pstcEmbInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcEmbInit) { + /* OSC */ + pstcEmbInit->stcOsc.u32OscState = EMB_OSC_DISABLE; + + /* CMP */ + pstcEmbInit->stcCmp.u32Cmp1State = EMB_CMP1_DISABLE; + pstcEmbInit->stcCmp.u32Cmp2State = EMB_CMP2_DISABLE; + pstcEmbInit->stcCmp.u32Cmp3State = EMB_CMP3_DISABLE; + pstcEmbInit->stcCmp.u32Cmp4State = EMB_CMP4_DISABLE; + + /* Port */ + pstcEmbInit->stcPort.stcPort1.u32PortState = EMB_PORT1_DISABLE; + pstcEmbInit->stcPort.stcPort1.u32PortLevel = EMB_PORT1_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv = EMB_PORT1_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort1.u32PortFilterState = EMB_PORT1_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort2.u32PortState = EMB_PORT2_DISABLE; + pstcEmbInit->stcPort.stcPort2.u32PortLevel = EMB_PORT2_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv = EMB_PORT2_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort2.u32PortFilterState = EMB_PORT2_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort3.u32PortState = EMB_PORT3_DISABLE; + pstcEmbInit->stcPort.stcPort3.u32PortLevel = EMB_PORT3_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv = EMB_PORT3_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort3.u32PortFilterState = EMB_PORT3_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort4.u32PortState = EMB_PORT4_DISABLE; + pstcEmbInit->stcPort.stcPort4.u32PortLevel = EMB_PORT4_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv = EMB_PORT4_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort4.u32PortFilterState = EMB_PORT4_FILTER_DISABLE; + + /* PWM */ + pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmState = EMB_TMR4_PWM_U_DISABLE; + pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmLevel = EMB_DETECT_TMR4_PWM_U_BOTH_LOW; + pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmState = EMB_TMR4_PWM_V_DISABLE; + pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmLevel = EMB_DETECT_TMR4_PWM_V_BOTH_LOW; + pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmState = EMB_TMR4_PWM_W_DISABLE; + pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmLevel = EMB_DETECT_TMR4_PWM_W_BOTH_LOW; + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize EMB for TMR4. + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] pstcEmbInit Pointer to a @ref stc_emb_tmr4_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcEmbInit value is NULL. + */ +int32_t EMB_TMR4_Init(CM_EMB_TypeDef *EMBx, const stc_emb_tmr4_init_t *pstcEmbInit) +{ + uint32_t u32Reg1Value; + uint32_t u32Reg2Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcEmbInit) { + DDL_ASSERT(IS_EMB_TMR4_GROUP(EMBx)); + DDL_ASSERT(IS_EMB_OSC_STAT(pstcEmbInit->stcOsc.u32OscState)); + DDL_ASSERT(IS_EMB_CMP1_STAT(pstcEmbInit->stcCmp.u32Cmp1State)); + DDL_ASSERT(IS_EMB_CMP2_STAT(pstcEmbInit->stcCmp.u32Cmp2State)); + DDL_ASSERT(IS_EMB_CMP3_STAT(pstcEmbInit->stcCmp.u32Cmp3State)); + DDL_ASSERT(IS_EMB_CMP4_STAT(pstcEmbInit->stcCmp.u32Cmp4State)); + DDL_ASSERT(IS_EMB_PORT1_STAT(pstcEmbInit->stcPort.stcPort1.u32PortState)); + DDL_ASSERT(IS_EMB_PORT1_DETECT_LVL(pstcEmbInit->stcPort.stcPort1.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT1_FILTER_DIV(pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT1_FILTER_STAT(pstcEmbInit->stcPort.stcPort1.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT2_STAT(pstcEmbInit->stcPort.stcPort2.u32PortState)); + DDL_ASSERT(IS_EMB_PORT2_DETECT_LVL(pstcEmbInit->stcPort.stcPort2.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT2_FILTER_DIV(pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT2_FILTER_STAT(pstcEmbInit->stcPort.stcPort2.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT3_STAT(pstcEmbInit->stcPort.stcPort3.u32PortState)); + DDL_ASSERT(IS_EMB_PORT3_DETECT_LVL(pstcEmbInit->stcPort.stcPort3.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT3_FILTER_DIV(pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT3_FILTER_STAT(pstcEmbInit->stcPort.stcPort3.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT4_STAT(pstcEmbInit->stcPort.stcPort4.u32PortState)); + DDL_ASSERT(IS_EMB_PORT4_DETECT_LVL(pstcEmbInit->stcPort.stcPort4.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT4_FILTER_DIV(pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT4_FILTER_STAT(pstcEmbInit->stcPort.stcPort4.u32PortFilterState)); + DDL_ASSERT(IS_EMB_TMR4_PWM_U_STAT(pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR4_PWM_U_LVL(pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR4_PWM_V_STAT(pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR4_PWM_V_LVL(pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR4_PWM_W_STAT(pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR4_PWM_W_LVL(pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmLevel)); + + /* OSC */ + u32Reg1Value = pstcEmbInit->stcOsc.u32OscState; + u32Reg2Value = 0UL; + + /* PWM */ + u32Reg1Value |= (pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmState | pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmState | \ + pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmState); + u32Reg2Value |= (pstcEmbInit->stcTmr4.stcTmr4PwmU.u32PwmLevel | pstcEmbInit->stcTmr4.stcTmr4PwmV.u32PwmLevel | \ + pstcEmbInit->stcTmr4.stcTmr4PwmW.u32PwmLevel); + + /* CMP */ + u32Reg1Value |= (pstcEmbInit->stcCmp.u32Cmp1State | pstcEmbInit->stcCmp.u32Cmp2State); + u32Reg1Value |= pstcEmbInit->stcCmp.u32Cmp3State; + u32Reg1Value |= pstcEmbInit->stcCmp.u32Cmp4State; + + /* PORT */ + u32Reg1Value |= (pstcEmbInit->stcPort.stcPort1.u32PortState | pstcEmbInit->stcPort.stcPort1.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort2.u32PortState | pstcEmbInit->stcPort.stcPort2.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort3.u32PortState | pstcEmbInit->stcPort.stcPort3.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort4.u32PortState | pstcEmbInit->stcPort.stcPort4.u32PortLevel); + u32Reg2Value |= (pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort1.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort2.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort3.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort4.u32PortFilterState); + + EMB_DeInit(EMBx); + + WRITE_REG32(EMBx->CTL2, u32Reg2Value); + WRITE_REG32(EMBx->CTL1, u32Reg1Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_emb_tmr6_init_t to default values + * @param [out] pstcEmbInit Pointer to a @ref stc_emb_tmr6_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcEmbInit value is NULL. + */ +int32_t EMB_TMR6_StructInit(stc_emb_tmr6_init_t *pstcEmbInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcEmbInit) { + /* OSC */ + pstcEmbInit->stcOsc.u32OscState = EMB_OSC_DISABLE; + + /* CMP */ + pstcEmbInit->stcCmp.u32Cmp1State = EMB_CMP1_DISABLE; + pstcEmbInit->stcCmp.u32Cmp2State = EMB_CMP2_DISABLE; + pstcEmbInit->stcCmp.u32Cmp3State = EMB_CMP3_DISABLE; + pstcEmbInit->stcCmp.u32Cmp4State = EMB_CMP4_DISABLE; + + /* Port */ + pstcEmbInit->stcPort.stcPort1.u32PortState = EMB_PORT1_DISABLE; + pstcEmbInit->stcPort.stcPort1.u32PortLevel = EMB_PORT1_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv = EMB_PORT1_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort1.u32PortFilterState = EMB_PORT1_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort2.u32PortState = EMB_PORT2_DISABLE; + pstcEmbInit->stcPort.stcPort2.u32PortLevel = EMB_PORT2_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv = EMB_PORT2_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort2.u32PortFilterState = EMB_PORT2_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort3.u32PortState = EMB_PORT3_DISABLE; + pstcEmbInit->stcPort.stcPort3.u32PortLevel = EMB_PORT3_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv = EMB_PORT3_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort3.u32PortFilterState = EMB_PORT3_FILTER_DISABLE; + pstcEmbInit->stcPort.stcPort4.u32PortState = EMB_PORT4_DISABLE; + pstcEmbInit->stcPort.stcPort4.u32PortLevel = EMB_PORT4_DETECT_LVL_HIGH; + pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv = EMB_PORT4_FILTER_CLK_DIV1; + pstcEmbInit->stcPort.stcPort4.u32PortFilterState = EMB_PORT4_FILTER_DISABLE; + /* PWM */ + pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmLevel = EMB_DETECT_TMR6_1_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmState = EMB_TMR6_1_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmLevel = EMB_DETECT_TMR6_2_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmState = EMB_TMR6_2_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmLevel = EMB_DETECT_TMR6_3_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmState = EMB_TMR6_3_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmLevel = EMB_DETECT_TMR6_4_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmState = EMB_TMR6_4_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmLevel = EMB_DETECT_TMR6_6_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmState = EMB_TMR6_5_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmLevel = EMB_DETECT_TMR6_6_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmState = EMB_TMR6_6_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmLevel = EMB_DETECT_TMR6_7_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmState = EMB_TMR6_7_PWM_DISABLE; + pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmLevel = EMB_DETECT_TMR6_8_PWM_BOTH_LOW; + pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmState = EMB_TMR6_8_PWM_DISABLE; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize EMB for TMR6. + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] pstcEmbInit Pointer to a @ref stc_emb_tmr6_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcEmbInit value is NULL. + */ +int32_t EMB_TMR6_Init(CM_EMB_TypeDef *EMBx, const stc_emb_tmr6_init_t *pstcEmbInit) +{ + uint32_t u32Reg1Value; + uint32_t u32Reg2Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcEmbInit) { + DDL_ASSERT(IS_EMB_TMR6_GROUP(EMBx)); + DDL_ASSERT(IS_EMB_OSC_STAT(pstcEmbInit->stcOsc.u32OscState)); + DDL_ASSERT(IS_EMB_CMP1_STAT(pstcEmbInit->stcCmp.u32Cmp1State)); + DDL_ASSERT(IS_EMB_CMP2_STAT(pstcEmbInit->stcCmp.u32Cmp2State)); + DDL_ASSERT(IS_EMB_CMP3_STAT(pstcEmbInit->stcCmp.u32Cmp3State)); + DDL_ASSERT(IS_EMB_CMP4_STAT(pstcEmbInit->stcCmp.u32Cmp4State)); + DDL_ASSERT(IS_EMB_PORT1_STAT(pstcEmbInit->stcPort.stcPort1.u32PortState)); + DDL_ASSERT(IS_EMB_PORT1_DETECT_LVL(pstcEmbInit->stcPort.stcPort1.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT1_FILTER_DIV(pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT1_FILTER_STAT(pstcEmbInit->stcPort.stcPort1.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT2_STAT(pstcEmbInit->stcPort.stcPort2.u32PortState)); + DDL_ASSERT(IS_EMB_PORT2_DETECT_LVL(pstcEmbInit->stcPort.stcPort2.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT2_FILTER_DIV(pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT2_FILTER_STAT(pstcEmbInit->stcPort.stcPort2.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT3_STAT(pstcEmbInit->stcPort.stcPort3.u32PortState)); + DDL_ASSERT(IS_EMB_PORT3_DETECT_LVL(pstcEmbInit->stcPort.stcPort3.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT3_FILTER_DIV(pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT3_FILTER_STAT(pstcEmbInit->stcPort.stcPort3.u32PortFilterState)); + DDL_ASSERT(IS_EMB_PORT4_STAT(pstcEmbInit->stcPort.stcPort4.u32PortState)); + DDL_ASSERT(IS_EMB_PORT4_DETECT_LVL(pstcEmbInit->stcPort.stcPort4.u32PortLevel)); + DDL_ASSERT(IS_EMB_PORT4_FILTER_DIV(pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv)); + DDL_ASSERT(IS_EMB_PORT4_FILTER_STAT(pstcEmbInit->stcPort.stcPort4.u32PortFilterState)); + DDL_ASSERT(IS_EMB_TMR6_1_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_1_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_2_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_2_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_3_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_3_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_4_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_4_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_5_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_5_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_6_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_6_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_7_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_7_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmLevel)); + DDL_ASSERT(IS_EMB_TMR6_8_PWM_STAT(pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmState)); + DDL_ASSERT(IS_EMB_DETECT_TMR6_8_PWM_LVL(pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmLevel)); + + /* OSC */ + u32Reg1Value = pstcEmbInit->stcOsc.u32OscState; + u32Reg2Value = 0UL; + + /* PWM */ + u32Reg1Value |= (pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmState | pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmState | \ + pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmState); + u32Reg2Value |= (pstcEmbInit->stcTmr6.stcTmr6_1.u32PwmLevel | pstcEmbInit->stcTmr6.stcTmr6_2.u32PwmLevel | \ + pstcEmbInit->stcTmr6.stcTmr6_3.u32PwmLevel); + u32Reg1Value |= (pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmState | pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmState | \ + pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmState | pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmState | \ + pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmState); + u32Reg2Value |= (pstcEmbInit->stcTmr6.stcTmr6_4.u32PwmLevel | pstcEmbInit->stcTmr6.stcTmr6_5.u32PwmLevel | \ + pstcEmbInit->stcTmr6.stcTmr6_6.u32PwmLevel | pstcEmbInit->stcTmr6.stcTmr6_7.u32PwmLevel | \ + pstcEmbInit->stcTmr6.stcTmr6_8.u32PwmLevel); + + /* CMP */ + u32Reg1Value |= (pstcEmbInit->stcCmp.u32Cmp1State | pstcEmbInit->stcCmp.u32Cmp2State | \ + pstcEmbInit->stcCmp.u32Cmp3State); + u32Reg1Value |= pstcEmbInit->stcCmp.u32Cmp4State; + + /* PORT */ + u32Reg1Value |= (pstcEmbInit->stcPort.stcPort1.u32PortState | pstcEmbInit->stcPort.stcPort1.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort2.u32PortState | pstcEmbInit->stcPort.stcPort2.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort3.u32PortState | pstcEmbInit->stcPort.stcPort3.u32PortLevel | \ + pstcEmbInit->stcPort.stcPort4.u32PortState | pstcEmbInit->stcPort.stcPort4.u32PortLevel); + u32Reg2Value |= (pstcEmbInit->stcPort.stcPort1.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort1.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort2.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort2.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort3.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort3.u32PortFilterState | \ + pstcEmbInit->stcPort.stcPort4.u32PortFilterDiv | pstcEmbInit->stcPort.stcPort4.u32PortFilterState); + + EMB_DeInit(EMBx); + + WRITE_REG32(EMBx->CTL2, u32Reg2Value); + WRITE_REG32(EMBx->CTL1, u32Reg1Value); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize EMB function + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @retval None + */ +void EMB_DeInit(CM_EMB_TypeDef *EMBx) +{ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + + WRITE_REG32(EMBx->SOE, 0x00UL); + WRITE_REG32(EMBx->INTEN, 0x00UL); +} + +/** + * @brief Set the EMB interrupt function + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] u32IntType EMB interrupt source + * This parameter can be any composed value of the macros group @ref EMB_Interrupt. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EMB_IntCmd(CM_EMB_TypeDef *EMBx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + DDL_ASSERT(IS_VALID_EMB_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(EMBx->INTEN, u32IntType); + } else { + CLR_REG32_BIT(EMBx->INTEN, u32IntType); + } +} + +/** + * @brief Get EMB flag status. + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] u32Flag EMB flag + * This parameter can be any composed value(prefix with EMB_FLAG) of the macros group @ref EMB_Flag_State. + * @retval None + * @note This parameter u32Flag prefix with EMB_FLAG(eg EMB_FLAG_CMP) of the macros group @ref EMB_Flag_State. + */ +void EMB_ClearStatus(CM_EMB_TypeDef *EMBx, uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + DDL_ASSERT(IS_EMB_FLAG(u32Flag)); + + SET_REG32_BIT(EMBx->STATCLR, u32Flag); +} + +/** + * @brief Clear EMB flag status. + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] u32Flag EMB flag + * This parameter can be any composed value of the macros group @ref EMB_Flag_State. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EMB_GetStatus(const CM_EMB_TypeDef *EMBx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + DDL_ASSERT(IS_EMB_FLAG(u32Flag)); + + return (READ_REG32_BIT(EMBx->STAT, u32Flag) == 0UL) ? RESET : SET; +} + +/** + * @brief Start/stop EMB brake by software control + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EMB_SWBrake(CM_EMB_TypeDef *EMBx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(EMBx->SOE, enNewState); +} + +/** + * @brief Set EMB release PWM condition for the specified event. + * @param [in] EMBx Pointer to EMB instance register base + * This parameter can be one of the following values: + * @arg CM_EMBx: EMB group instance register base + * @param [in] u32Event Monitor event + * This parameter can be any composed value of the macros group @ref EMB_Monitor_Event. + * @param [in] u32Cond Release PWM condition + * This parameter can be one of the macros group @ref EMB_Release_TMR_PWM_Condition + * @arg EMB_RELEASE_PWM_COND_FLAG_ZERO: Release PWM when flag bit of the specified event is zero + * @arg EMB_RELEASE_PWM_COND_STAT_ZERO: Release PWM when state bit of the specified event is zero + * @retval None + */ +void EMB_SetReleasePwmCond(CM_EMB_TypeDef *EMBx, uint32_t u32Event, uint32_t u32Cond) +{ + DDL_ASSERT(IS_EMB_GROUP(EMBx)); + DDL_ASSERT(IS_EMB_MONITOR_EVT(u32Event)); + DDL_ASSERT(IS_EMB_RELEASE_PWM_COND(u32Cond)); + + if (EMB_RELEASE_PWM_COND_FLAG_ZERO == u32Cond) { + CLR_REG32_BIT(EMBx->RLSSEL, u32Event); + } else { + SET_REG32_BIT(EMBx->RLSSEL, u32Event); + } +} + +/** + * @} + */ + +#endif /* LL_EMB_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_eth.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_eth.c new file mode 100644 index 00000000..1181ee22 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_eth.c @@ -0,0 +1,4200 @@ +/** + ******************************************************************************* + * @file hc32_ll_eth.c + * @brief This file provides firmware functions to manage the Ethernet MAC + * Controller(ETH). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_eth.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_ETH ETH + * @brief Initial Configuration Driver Library + * @{ + */ + +#if (LL_ETH_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ETH_Local_Macros ETH Local Macros + * @{ + */ + +/* Ethernet register Mask */ +#define ETH_MAC_IFCONFR_CLR_MASK (ETH_MAC_IFCONFR_RCKINV | ETH_MAC_IFCONFR_TCKINV) +#define ETH_MAC_CONFIGR_CLR_MASK (0x72CF7EF0UL) +#define ETH_MAC_FLOCTLR_CLR_MASK (0xFFFF00BEUL) +#define ETH_MAC_FLTCTLR_CLR_MASK (0x802107FFUL) +#define ETH_MAC_SMIADDR_CLR_MASK (0x0000FFC3UL) +#define ETH_DMA_BUSMODR_CLR_MASK (0x0FFFFFFEUL) +#define ETH_DMA_OPRMODR_CLR_MASK (0x0721C0FCUL) +#define ETH_PTP_TSPCTLR_CLR_MASK (0x0007FE02UL) + +/* Ethernet MAC Address byte length */ +#define ETH_MAC_ADDR_BYTE_LEN (6U) +/* Ethernet DMA Tx descriptors Collision Count Shift */ +#define ETH_DMA_TXDESC_COLLISION_CNT_SHIFT (3UL) +/* Ethernet DMA Rx descriptors Frame Length Shift */ +#define ETH_DMA_RXDESC_FRAME_LEN_SHIFT (16UL) +/* Ethernet DMA Tx/Rx descriptors Buffer2 Size Shift */ +#define ETH_DMA_DESC_BUF2_SIZE_SHIFT (16UL) +/* Ethernet Remote Wake-up frame register length */ +#define ETH_WAKEUP_REG_LEN (8U) +/* Ethernet PTP PPS channel 1 time register address Shift */ +#define ETH_PTP_PPS1_TIME_REG_ADDR_SHIFT (0x64U) + +/* Wait timeout(ms) */ +#define ETH_WR_REG_TIMEOUT (50UL) +#define ETH_SW_RST_TIMEOUT (200UL) +#define ETH_LINK_STATUS_TIMEOUT (3000UL) +#define ETH_AUTO_NEGO_CPLT_TIMEOUT (1000UL) + +/** Get the specified register address */ +#define ETH_MAC_MACADHR_ADDR(__SHIFT__) (__IO uint32_t *)((uint32_t)(&(CM_ETH->MAC_MACADHR0)) + \ + (uint32_t)(__SHIFT__)) +#define ETH_MAC_MACADLR_ADDR(__SHIFT__) (__IO uint32_t *)((uint32_t)(&(CM_ETH->MAC_MACADLR0)) + \ + (uint32_t)(__SHIFT__)) +#define ETH_PTP_TMTSECR_ADDR(__SHIFT__) (__IO uint32_t *)((uint32_t)(&(CM_ETH->PTP_TMTSECR0)) + \ + (uint32_t)(__SHIFT__)) +#define ETH_PTP_TMTNSER_ADDR(__SHIFT__) (__IO uint32_t *)((uint32_t)(&(CM_ETH->PTP_TMTNSER0)) + \ + (uint32_t)(__SHIFT__)) + +/** + * @defgroup ETH_Check_Parameters_Validity ETH Check Parameters Validity + * @{ + */ +#define IS_ETH_PHY_ADDR(x) ((x) < 0x20U) +#define IS_ETH_PHY_REG(x) ((x) < 0x20U) + +#define IS_ETH_AUTO_NEGO(x) \ +( ((x) == ETH_AUTO_NEGO_DISABLE) || \ + ((x) == ETH_AUTO_NEGO_ENABLE)) + +#define IS_ETH_MAC_IF(x) \ +( ((x) == ETH_MAC_IF_MII) || \ + ((x) == ETH_MAC_IF_RMII)) + +#define IS_ETH_MAC_SPEED(x) \ +( ((x) == ETH_MAC_SPEED_10M) || \ + ((x) == ETH_MAC_SPEED_100M)) + +#define IS_ETH_MAC_DUPLEX_MD(x) \ +( ((x) == ETH_MAC_DUPLEX_MD_HALF) || \ + ((x) == ETH_MAC_DUPLEX_MD_FULL)) + +#define IS_ETH_MAC_CHECKSUM_MD(x) \ +( ((x) == ETH_MAC_CHECKSUM_MD_SW) || \ + ((x) == ETH_MAC_CHECKSUM_MD_HW)) + +#define IS_ETH_RX_MD(x) \ +( ((x) == ETH_RX_MD_POLLING) || \ + ((x) == ETH_RX_MD_INT)) + +#define IS_ETH_MAC_TX_CLK_POLARITY(x) \ +( ((x) == ETH_MAC_TX_CLK_POLARITY_KEEP) || \ + ((x) == ETH_MAC_TX_CLK_POLARITY_INVERSE)) + +#define IS_ETH_MAC_RX_CLK_POLARITY(x) \ +( ((x) == ETH_MAC_RX_CLK_POLARITY_KEEP) || \ + ((x) == ETH_MAC_RX_CLK_POLARITY_INVERSE)) + +#define IS_ETH_MAC_SRC_ADDR_MD(x) \ +( ((x) == ETH_MAC_SRC_ADDR_MD_BY_DMA_TXDESC) || \ + ((x) == ETH_MAC_SRC_ADDR_MD_INSTER_MACADDR0) || \ + ((x) == ETH_MAC_SRC_ADDR_MD_REPLACE_MACADDR0) || \ + ((x) == ETH_MAC_SRC_ADDR_MD_INSTER_MACADDR1) || \ + ((x) == ETH_MAC_SRC_ADDR_MD_REPLACE_MACADDR1)) + +#define IS_ETH_MAC_TYPE_FRAME_STRIP_FCS(x) \ +( ((x) == ETH_MAC_TYPE_FRAME_STRIP_FCS_DISABLE) || \ + ((x) == ETH_MAC_TYPE_FRAME_STRIP_FCS_ENABLE)) + +#define IS_ETH_MAC_WATCHDOG(x) \ +( ((x) == ETH_MAC_WATCHDOG_DISABLE) || \ + ((x) == ETH_MAC_WATCHDOG_ENABLE)) + +#define IS_ETH_MAC_JABBER(x) \ +( ((x) == ETH_MAC_JABBER_DISABLE) || \ + ((x) == ETH_MAC_JABBER_ENABLE)) + +#define IS_ETH_MAC_INTERFRAME_GAP(x) \ +( ((x) == ETH_MAC_INTERFRAME_GAP_96BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_88BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_80BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_72BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_64BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_56BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_48BIT) || \ + ((x) == ETH_MAC_INTERFRAME_GAP_40BIT)) + +#define IS_ETH_MAC_CARRIER_SENSE(x) \ +( ((x) == ETH_MAC_CARRIER_SENSE_DISABLE) || \ + ((x) == ETH_MAC_CARRIER_SENSE_ENABLE)) + +#define IS_ETH_MAC_RX_OWN(x) \ +( ((x) == ETH_MAC_RX_OWN_DISABLE) || \ + ((x) == ETH_MAC_RX_OWN_ENABLE)) + +#define IS_ETH_MAC_CHECKSUM_OFFLOAD(x) \ +( ((x) == ETH_MAC_CHECKSUM_OFFLOAD_DISABLE) || \ + ((x) == ETH_MAC_CHECKSUM_OFFLOAD_ENABLE)) + +#define IS_ETH_MAC_RETRY_TRANS(x) \ +( ((x) == ETH_MAC_RETRY_TRANS_DISABLE) || \ + ((x) == ETH_MAC_RETRY_TRANS_ENABLE)) + +#define IS_ETH_MAC_AUTO_STRIP_PAD_FCS(x) \ +( ((x) == ETH_MAC_AUTO_STRIP_PAD_FCS_DISABLE) || \ + ((x) == ETH_MAC_AUTO_STRIP_PAD_FCS_ENABLE)) + +#define IS_ETH_MAC_BACKOFF_LIMIT(x) \ +( ((x) == ETH_MAC_BACKOFF_LIMIT10) || \ + ((x) == ETH_MAC_BACKOFF_LIMIT8) || \ + ((x) == ETH_MAC_BACKOFF_LIMIT4) || \ + ((x) == ETH_MAC_BACKOFF_LIMIT1)) + +#define IS_ETH_MAC_DEFERRAL_CHECK(x) \ +( ((x) == ETH_MAC_DEFERRAL_CHECK_DISABLE) || \ + ((x) == ETH_MAC_DEFERRAL_CHECK_ENABLE)) + +#define IS_ETH_MAC_ZERO_QUANTA_PAUSE(x) \ +( ((x) == ETH_MAC_ZERO_QUANTA_PAUSE_DISABLE) || \ + ((x) == ETH_MAC_ZERO_QUANTA_PAUSE_ENABLE)) + +#define IS_ETH_MAC_PAUSE_LOW_THRESHOLD(x) \ +( ((x) == ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS4) || \ + ((x) == ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS28) || \ + ((x) == ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS144) || \ + ((x) == ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS256)) + +#define IS_ETH_MAC_UNICAST_PAUSE_FRAME_DETECT(x) \ +( ((x) == ETH_MAC_UNICAST_PAUSE_FRAME_DETECT_DISABLE) || \ + ((x) == ETH_MAC_UNICAST_PAUSE_FRAME_DETECT_ENABLE)) + +#define IS_ETH_MAC_RX_FLOW_CTRL(x) \ +( ((x) == ETH_MAC_RX_FLOW_CTRL_DISABLE) || \ + ((x) == ETH_MAC_RX_FLOW_CTRL_ENABLE)) + +#define IS_ETH_MAC_TRANS_FLOW_CTRL(x) \ +( ((x) == ETH_MAC_TRANS_FLOW_CTRL_DISABLE) || \ + ((x) == ETH_MAC_TRANS_FLOW_CTRL_ENABLE)) + +#define IS_ETH_MAC_RX_ALL(x) \ +( ((x) == ETH_MAC_RX_ALL_DISABLE) || \ + ((x) == ETH_MAC_RX_ALL_ENABLE)) + +#define IS_ETH_MAC_DROP_NOT_TCPUDP(x) \ +( ((x) == ETH_MAC_DROP_NOT_TCPUDP_DISABLE) || \ + ((x) == ETH_MAC_DROP_NOT_TCPUDP_ENABLE)) + +#define IS_ETH_MAC_VLAN_TAG_FILTER(x) \ +( ((x) == ETH_MAC_VLAN_TAG_FILTER_DISABLE) || \ + ((x) == ETH_MAC_VLAN_TAG_FILTER_ENABLE)) + +#define IS_ETH_MAC_SRC_ADDR_FILTER(x) \ +( ((x) == ETH_MAC_SRC_ADDR_FILTER_DISABLE) || \ + ((x) == ETH_MAC_SRC_ADDR_FILTER_NORMAL) || \ + ((x) == ETH_MAC_SRC_ADDR_FILTER_INVERSE)) + +#define IS_ETH_MAC_PASS_CTRL_FRAME(x) \ +( ((x) == ETH_MAC_PASS_CTRL_FRAME_BLOCK_ALL) || \ + ((x) == ETH_MAC_PASS_CTRL_FRAME_FORWARD_NOT_PAUSE) || \ + ((x) == ETH_MAC_PASS_CTRL_FRAME_FORWARD_ALL) || \ + ((x) == ETH_MAC_PASS_CTRL_FRAME_FORWARD_PASS_FILTER)) + +#define IS_ETH_MAC_BROADCAST_FRAME(x) \ +( ((x) == ETH_MAC_RX_BROADCAST_FRAME_DISABLE) || \ + ((x) == ETH_MAC_RX_BROADCAST_FRAME_ENABLE)) + +#define IS_ETH_MAC_DEST_ADDR_FILTER(x) \ +( ((x) == ETH_MAC_DEST_ADDR_FILTER_NORMAL) || \ + ((x) == ETH_MAC_DEST_ADDR_FILTER_INVERSE)) + +#define IS_ETH_MAC_MULTICAST_FRAME_FILTER(x) \ +( ((x) == ETH_MAC_MULTICAST_FRAME_FILTER_NONE) || \ + ((x) == ETH_MAC_MULTICAST_FRAME_FILTER_PERFECT) || \ + ((x) == ETH_MAC_MULTICAST_FRAME_FILTER_HASHTABLE) || \ + ((x) == ETH_MAC_MULTICAST_FRAME_FILTER_PERFECT_HASHTABLE)) + +#define IS_ETH_MAC_UNICAST_FRAME_FILTER(x) \ +( ((x) == ETH_MAC_UNICAST_FRAME_FILTER_PERFECT) || \ + ((x) == ETH_MAC_UNICAST_FRAME_FILTER_HASHTABLE) || \ + ((x) == ETH_MAC_UNICAST_FRAME_FILTER_PERFECT_HASHTABLE)) + +#define IS_ETH_MAC_PROMISCUOUS_MD(x) \ +( ((x) == ETH_MAC_PROMISCUOUS_MD_DISABLE) || \ + ((x) == ETH_MAC_PROMISCUOUS_MD_ENABLE)) + +#define IS_ETH_MAC_TXVLAN_MD(x) \ +( ((x) == ETH_MAC_TXVLAN_MD_BY_DMA_TXDESC) || \ + ((x) == ETH_MAC_TXVLAN_MD_BYPASS) || \ + ((x) == ETH_MAC_TXVLAN_MD_REMOVE_TAG) || \ + ((x) == ETH_MAC_TXVLAN_MD_INSERT_TAG) || \ + ((x) == ETH_MAC_TXVLAN_MD_REPLACE_TAG)) + +#define IS_ETH_MAC_RXVLAN_FILTER(x) \ +( ((x) == ETH_MAC_RXVLAN_FILTER_NORMAL) || \ + ((x) == ETH_MAC_RXVLAN_FILTER_INVERSE) || \ + ((x) == ETH_MAC_RXVLAN_FILTER_NORMAL_HASHTABLE) || \ + ((x) == ETH_MAC_RXVLAN_FILTER_INVERSE_HASHTABLE)) + +#define IS_ETH_MAC_RXVLAN_CMP(x) \ +( ((x) == ETH_MAC_RXVLAN_CMP_16BIT) || \ + ((x) == ETH_MAC_RXVLAN_CMP_12BIT)) + +#define IS_ETH_MAC_L4_DEST_PORT_FILTER(x) \ +( ((x) == ETH_MAC_L4_DEST_PORT_FILTER_DISABLE) || \ + ((x) == ETH_MAC_L4_DEST_PORT_FILTER_NORMAL) || \ + ((x) == ETH_MAC_L4_DEST_PORT_FILTER_INVERSE)) + +#define IS_ETH_MAC_L4_SRC_PORT_FILTER(x) \ +( ((x) == ETH_MAC_L4_SRC_PORT_FILTER_DISABLE) || \ + ((x) == ETH_MAC_L4_SRC_PORT_FILTER_NORMAL) || \ + ((x) == ETH_MAC_L4_SRC_PORT_FILTER_INVERSE)) + +#define IS_ETH_MAC_L4_PORT_FILTER_PROTOCOL(x) \ +( ((x) == ETH_MAC_L4_PORT_FILTER_PROTOCOL_TCP) || \ + ((x) == ETH_MAC_L4_PORT_FILTER_PROTOCOL_UDP)) + +#define IS_ETH_MAC_L3_DEST_ADDR_FILTER_MASK(x) \ +( ((x) | ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT30_0) == \ + ETH_MAC_L3_DEST_ADDR_FILTER_MASK_BIT30_0) + +#define IS_ETH_MAC_L3_SRC_ADDR_FILTER_MASK(x) \ +( ((x) | ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT30_0) == \ + ETH_MAC_L3_SRC_ADDR_FILTER_MASK_BIT30_0) + +#define IS_ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK(x) \ +( ((x) | ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT126_0) == \ + ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_BIT126_0) + +#define IS_ETH_MAC_L3_DEST_ADDR_FILTER(x) \ +( ((x) == ETH_MAC_L3_DEST_ADDR_FILTER_DISABLE) || \ + ((x) == ETH_MAC_L3_DEST_ADDR_FILTER_NORMAL) || \ + ((x) == ETH_MAC_L3_DEST_ADDR_FILTER_INVERSE)) + +#define IS_ETH_MAC_L3_SRC_ADDR_FILTER(x) \ +( ((x) == ETH_MAC_L3_SRC_ADDR_FILTER_DISABLE) || \ + ((x) == ETH_MAC_L3_SRC_ADDR_FILTER_NORMAL) || \ + ((x) == ETH_MAC_L3_SRC_ADDR_FILTER_INVERSE)) + +#define IS_ETH_MAC_L3_ADDR_FILTER_PROTOCOL(x) \ +( ((x) == ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV4) || \ + ((x) == ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV6)) + +#define IS_ETH_MAC_ADDR_NORMAL_INDEX(x) \ +( ((x) == ETH_MAC_ADDR_IDX0) || \ + ((x) == ETH_MAC_ADDR_IDX1) || \ + ((x) == ETH_MAC_ADDR_IDX2) || \ + ((x) == ETH_MAC_ADDR_IDX3) || \ + ((x) == ETH_MAC_ADDR_IDX4)) + +#define IS_ETH_MAC_ADDR_SPEC_INDEX(x) \ +( ((x) == ETH_MAC_ADDR_IDX1) || \ + ((x) == ETH_MAC_ADDR_IDX2) || \ + ((x) == ETH_MAC_ADDR_IDX3) || \ + ((x) == ETH_MAC_ADDR_IDX4)) + +#define IS_ETH_MAC_ADDR_FILTER(x) \ +( ((x) == ETH_MAC_ADDR_FILTER_DISABLE) || \ + ((x) == ETH_MAC_ADDR_FILTER_PERFECT_DEST_ADDR) || \ + ((x) == ETH_MAC_ADDR_FILTER_PERFECT_SRC_ADDR)) + +#define IS_ETH_MAC_ADDR_MASK(x) \ +( ((x) | ETH_MAC_ADDR_MASK_ALL) == ETH_MAC_ADDR_MASK_ALL) + +#define IS_ETH_MAC_INT_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MAC_INT_FLAG_ALL) == ETH_MAC_INT_FLAG_ALL)) + +#define IS_ETH_MAC_INT(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MAC_INT_ALL) == ETH_MAC_INT_ALL)) + +#define IS_ETH_DMA_BURST_MD(x) \ +( ((x) == ETH_DMA_BURST_MD_NORMAL) || \ + ((x) == ETH_DMA_BURST_MD_FIXED) || \ + ((x) == ETH_DMA_BURST_MD_MIXED)) + +#define IS_ETH_DMA_ADDR_ALIGN(x) \ +( ((x) == ETH_DMA_ADDR_ALIGN_DISABLE) || \ + ((x) == ETH_DMA_ADDR_ALIGN_ENABLE)) + +#define IS_ETH_DMA_RX_BURST_LEN(x) \ +( ((x) == ETH_DMA_RX_BURST_LEN_1BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_2BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_4BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_16BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_32BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_8BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_16BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_32BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_64BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_128BEAT) || \ + ((x) == ETH_DMA_RX_BURST_LEN_8XPBL_256BEAT)) + +#define IS_ETH_DMA_TX_BURST_LEN(x) \ +( ((x) == ETH_DMA_TX_BURST_LEN_1BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_2BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_4BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_16BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_32BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_8BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_16BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_32BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_64BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_128BEAT) || \ + ((x) == ETH_DMA_TX_BURST_LEN_8XPBL_256BEAT)) + +#define IS_ETH_DMA_ENHANCE_DESC(x) \ +( ((x) == ETH_DMA_ENHANCE_DESC_DISABLE) || \ + ((x) == ETH_DMA_ENHANCE_DESC_ENABLE)) + +#define IS_ETH_DMA_DESC_SKIP_LEN(x) ((x) < 0x20U) + +#define IS_ETH_DMA_PRIO_ARBITRATION(x) \ +( ((x) == ETH_DMA_ARBITRATION_LOOP_RXTX_1_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_RXTX_2_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_RXTX_3_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_RXTX_4_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_TXRX_1_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_TXRX_2_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_TXRX_3_1) || \ + ((x) == ETH_DMA_ARBITRATION_LOOP_TXRX_4_1) || \ + ((x) == ETH_DMA_ARBITRATION_FIXED_RX_PRIOR_TX) || \ + ((x) == ETH_DMA_ARBITRATION_FIXED_TX_PRIOR_RX)) + +#define IS_ETH_DMA_DROP_CHECKSUM_ERR_FRAME(x) \ +( ((x) == ETH_DMA_DROP_CHECKSUM_ERR_FRAME_DISABLE) || \ + ((x) == ETH_DMA_DROP_CHECKSUM_ERR_FRAME_ENABLE)) + +#define IS_ETH_DMA_RX_STORE_FORWARD(x) \ +( ((x) == ETH_DMA_RX_STORE_FORWARD_DISABLE) || \ + ((x) == ETH_DMA_RX_STORE_FORWARD_ENABLE)) + +#define IS_ETH_DMA_FLUSH_RX_FRAME(x) \ +( ((x) == ETH_DMA_FLUSH_RX_FRAME_DISABLE) || \ + ((x) == ETH_DMA_FLUSH_RX_FRAME_ENABLE)) + +#define IS_ETH_DMA_TRANS_STORE_FORWARD(x) \ +( ((x) == ETH_DMA_TRANS_STORE_FORWARD_DISABLE) || \ + ((x) == ETH_DMA_TRANS_STORE_FORWARD_ENABLE)) + +#define IS_ETH_DMA_TRANS_THRESHOLD(x) \ +( ((x) == ETH_DMA_TRANS_THRESHOLD_64BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_128BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_192BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_256BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_40BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_32BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_24BYTE) || \ + ((x) == ETH_DMA_TRANS_THRESHOLD_16BYTE)) + +#define IS_ETH_DMA_FORWARD_ERR_FRAME(x) \ +( ((x) == ETH_DMA_FORWARD_ERR_FRAME_DISABLE) || \ + ((x) == ETH_DMA_FORWARD_ERR_FRAME_ENABLE)) + +#define IS_ETH_DMA_FORWARD_UNDERSIZE_FRAME(x) \ +( ((x) == ETH_DMA_FORWARD_UNDERSIZE_FRAME_DISABLE) || \ + ((x) == ETH_DMA_FORWARD_UNDERSIZE_FRAME_ENABLE)) + +#define IS_ETH_DMA_DROP_JUMBO_FRAME(x) \ +( ((x) == ETH_DMA_DROP_JUMBO_FRAME_DISABLE) || \ + ((x) == ETH_DMA_DROP_JUMBO_FRAME_ENABLE)) + +#define IS_ETH_DMA_RX_THRESHOLD(x) \ +( ((x) == ETH_DMA_RX_THRESHOLD_64BYTE) || \ + ((x) == ETH_DMA_RX_THRESHOLD_32BYTE) || \ + ((x) == ETH_DMA_RX_THRESHOLD_96BYTE) || \ + ((x) == ETH_DMA_RX_THRESHOLD_128BYTE)) + +#define IS_ETH_DMA_SEC_FRAME_OPERA(x) \ +( ((x) == ETH_DMA_SEC_FRAME_OPERA_DISABLE) || \ + ((x) == ETH_DMA_SEC_FRAME_OPERA_ENABLE)) + +#define IS_ETH_DMA_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_FLAG_ALL) == ETH_DMA_FLAG_ALL)) + +#define IS_ETH_DMA_CLR_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_FLAG_CLR_ALL) == ETH_DMA_FLAG_CLR_ALL)) + +#define IS_ETH_DMA_INT(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_INT_ALL) == ETH_DMA_INT_ALL)) + +#define IS_ETH_DMA_MISS_FRAME_TYPE(x) \ +( ((x) == ETH_DMA_OVF_RXFIFO_CNT) || \ + ((x) == ETH_DMA_OVF_MISS_FRAME_CNT)) + +#define IS_ETH_DMA_DESC_OWN(x) \ +( ((x) == ETH_DMA_DESC_OWN_CPU) || \ + ((x) == ETH_DMA_DESC_OWN_DMA)) + +#define IS_ETH_DMA_DESC_BUF(x) \ +( ((x) == ETH_DMA_DESC_BUF1) || \ + ((x) == ETH_DMA_DESC_BUF2)) + +#define IS_ETH_DMA_TXDESC_BUF_SIZE(x) ((x) <= 0x1FFFFFFFUL) + +#define IS_ETH_DMA_TXDESC_CHECKSUM_CTRL(x) \ +( ((x) == ETH_DMA_TXDESC_CHECKSUM_BYPASS) || \ + ((x) == ETH_DMA_TXDESC_CHECKSUM_IPV4_HEADER) || \ + ((x) == ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_SEGMENT) || \ + ((x) == ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_FULL)) + +#define IS_ETH_DMA_TXDESC_VLAN_CTRL(x) \ +( ((x) == ETH_DMA_TXDESC_VLAN_BYPASS) || \ + ((x) == ETH_DMA_TXDESC_VLAN_REMOVE_TAG) || \ + ((x) == ETH_DMA_TXDESC_VLAN_INSERT_TAG) || \ + ((x) == ETH_DMA_TXDESC_VLAN_REPLACE_TAG)) + +#define IS_ETH_DMA_TXDESC_SRC_ADDR_CTRL(x) \ +( ((x) == ETH_DMA_TXDESC_SRC_ADDR_BYPASS) || \ + ((x) == ETH_DMA_TXDESC_SRC_ADDR_INSTER_MACADDR0) || \ + ((x) == ETH_DMA_TXDESC_SRC_ADDR_REPLACE_MACADDR0) || \ + ((x) == ETH_DMA_TXDESC_SRC_ADDR_INSTER_MACADDR1) || \ + ((x) == ETH_DMA_TXDESC_SRC_ADDR_REPLACE_MACADDR1)) + +#define IS_ETH_PMT_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_PMT_FLAG_ALL) == ETH_PMT_FLAG_ALL)) + +#define IS_ETH_PMT_WAKEUP_SRC(x) \ +( ((x) != 0U) && \ + (((x) | ETH_PMT_WAKEUP_SRC_ALL) == ETH_PMT_WAKEUP_SRC_ALL)) + +#define IS_ETH_MMC_CNT_PRESET_MD(x) \ +( ((x) == ETH_MMC_CNT_PRESET_MD_DISABLE) || \ + ((x) == ETH_MMC_CNT_PRESET_MD_HALF_VALUE) || \ + ((x) == ETH_MMC_CNT_PRESET_MD_FULL_VALUE)) + +#define IS_ETH_MMC_RD_RST(x) \ +( ((x) == ETH_MMC_RD_RST_DISABLE) || \ + ((x) == ETH_MMC_RD_RST_ENABLE)) + +#define IS_ETH_MMC_CNT_RELOAD(x) \ +( ((x) == ETH_MMC_CNT_RELOAD_DISABLE) || \ + ((x) == ETH_MMC_CNT_RELOAD_ENABLE)) + +#define IS_ETH_MMC_TX_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MMC_FLAG_TX_ALL) == ETH_MMC_FLAG_TX_ALL)) + +#define IS_ETH_MMC_RX_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MMC_FLAG_RX_ALL) == ETH_MMC_FLAG_RX_ALL)) + +#define IS_ETH_MMC_TX_INT(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MMC_INT_TX_ALL) == ETH_MMC_INT_TX_ALL)) + +#define IS_ETH_MMC_RX_INT(x) \ +( ((x) != 0U) && \ + (((x) | ETH_MMC_INT_RX_ALL) == ETH_MMC_INT_RX_ALL)) + +#define IS_ETH_MMC_REG(x) \ +( ((x) == ETH_MMC_REG_TXBRGFR) || \ + ((x) == ETH_MMC_REG_TXMUGFR) || \ + ((x) == ETH_MMC_REG_TXDEEFR) || \ + ((x) == ETH_MMC_REG_TXLCEFR) || \ + ((x) == ETH_MMC_REG_TXECEFR) || \ + ((x) == ETH_MMC_REG_TXCAEFR) || \ + ((x) == ETH_MMC_REG_TXUNGFR) || \ + ((x) == ETH_MMC_REG_TXEDEFR) || \ + ((x) == ETH_MMC_REG_RXBRGFR) || \ + ((x) == ETH_MMC_REG_RXMUGFR) || \ + ((x) == ETH_MMC_REG_RXCREFR) || \ + ((x) == ETH_MMC_REG_RXALEFR) || \ + ((x) == ETH_MMC_REG_RXRUEFR) || \ + ((x) == ETH_MMC_REG_RXUNGFR) || \ + ((x) == ETH_MMC_REG_RXLEEFR) || \ + ((x) == ETH_MMC_REG_RXOREFR)) + +#define IS_ETH_PTP_DEST_ADDR_FILTER(x) \ +( ((x) == ETH_PTP_DEST_ADDR_FILTER_DISABLE) || \ + ((x) == ETH_PTP_DEST_ADDR_FILTER_ENABLE)) + +#define IS_ETH_PTP_DATAGRAM_TYPE(x) \ +( ((x) == ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_SYNC) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_DELAY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY_PDELAY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_SYNC_PDELAY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_DELAY_PDEALY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_SYNC_DELAY) || \ + ((x) == ETH_PTP_DATAGRAM_TYPE_PDELAY)) + +#define IS_ETH_PTP_FRAME_TYPE(x) \ +( ((x) != 0U) && \ + (((x) | ETH_PTP_FRAME_TYPE_ALL) == ETH_PTP_FRAME_TYPE_ALL)) + +#define IS_ETH_PTP_DATAGRAM_VER(x) \ +( ((x) == ETH_PTP_DATAGRAM_VER_IEEE1588V1) || \ + ((x) == ETH_PTP_DATAGRAM_VER_IEEE1588V2)) + +#define IS_ETH_PTP_SUBSEC_SCALE(x) \ +( ((x) == ETH_PTP_SUBSEC_SCALE_HEX) || \ + ((x) == ETH_PTP_SUBSEC_SCALE_DEC)) + +#define IS_ETH_PTP_CALIB_MD(x) \ +( ((x) == ETH_PTP_CALIB_MD_COARSE) || \ + ((x) == ETH_PTP_CALIB_MD_FINE)) + +#define IS_ETH_PTP_TIME_UPDATE_SIGN(x) \ +( ((x) == ETH_PTP_TIME_UPDATE_SIGN_MINUS) || \ + ((x) == ETH_PTP_TIME_UPDATE_SIGN_PLUS)) + +#define IS_ETH_PTP_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | ETH_PTP_FLAG_ALL) == ETH_PTP_FLAG_ALL)) + +#define IS_ETH_PPS_CH(x) \ +( ((x) == ETH_PPS_CH0) || \ + ((x) == ETH_PPS_CH1)) + +#define IS_ETH_PPS_TRIG_FUNC(x) \ +( ((x) == ETH_PPS_TRIG_FUNC_INT_EVT) || \ + ((x) == ETH_PPS_TRIG_FUNC_INT_PPS_EVT) || \ + ((x) == ETH_PPS_TRIG_FUNC_PPS_EVT)) + +#define IS_ETH_PPS_OUTPUT_MD(x) \ +( ((x) == ETH_PPS_OUTPUT_MD_CONTINUE) || \ + ((x) == ETH_PPS_OUTPUT_MD_ONCE)) + +#define IS_ETH_PPS_OUTPUT_FREQ(x) \ +( ((x) == ETH_PPS_OUTPUT_FREQ_1HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_2HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_4HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_8HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_16HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_32HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_64HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_128HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_256HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_512HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_1024HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_2048HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_4096HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_8192HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_16384HZ) || \ + ((x) == ETH_PPS_OUTPUT_FREQ_32768HZ) || \ + ((x) == ETH_PPS_OUTPUT_ONE_PULSE)) + +#define IS_ETH_PPS1_COMPLEX_FUNC(ch, mode, freq) \ +( ((ch) == ETH_PPS_CH0) || \ + (((mode) == ETH_PPS_OUTPUT_MD_CONTINUE) && \ + ((freq) == ETH_PPS_OUTPUT_ONE_PULSE))) + +#define IS_ETH_PTP_SUB_SEC(x) ((x) <= 0x7FFFFFFFUL) + +#define IS_ETH_DMA_TXDESC_STATUS(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_TXDESC_STATUS_ALL) == ETH_DMA_TXDESC_STATUS_ALL)) + +#define IS_ETH_DMA_RXDESC_STATUS(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_RXDESC_STATUS_ALL) == ETH_DMA_RXDESC_STATUS_ALL)) + +#define IS_ETH_DMA_RXDESC_EXTEND_STATUS(x) \ +( ((x) != 0U) && \ + (((x) | ETH_DMA_RXDESC_EXTEND_STATUS_ALL) == \ + ETH_DMA_RXDESC_EXTEND_STATUS_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup ETH_Global_Functions ETH Global Functions + * @{ + */ + +/** + * @brief De-Initialize ETH. + * @param None + * @retval int32_t: + * - LL_OK: De-Initialize success + * - LL_ERR_TIMEOUT: De-Initialize timeout + */ +int32_t ETH_DeInit(void) +{ + int32_t i32Ret; + + ETH_MAC_DeInit(); + ETH_DMA_DeInit(); + ETH_MACADDR_DeInit(ETH_MAC_ADDR_IDX0); + ETH_MACADDR_DeInit(ETH_MAC_ADDR_IDX1); + ETH_MACADDR_DeInit(ETH_MAC_ADDR_IDX2); + ETH_MACADDR_DeInit(ETH_MAC_ADDR_IDX3); + ETH_MACADDR_DeInit(ETH_MAC_ADDR_IDX4); + ETH_MAC_L3L4FilterDeInit(); + ETH_PTP_DeInit(); + ETH_PPS_DeInit(ETH_PPS_CH0); + ETH_PPS_DeInit(ETH_PPS_CH1); + i32Ret = ETH_MMC_DeInit(); + if (LL_OK == i32Ret) { + i32Ret = ETH_DMA_SoftwareReset(); + } + + return i32Ret; +} + +/** + * @brief Initialize ETH. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] pstcEthInit Pointer to a @ref stc_eth_init_t structure + * @retval int32_t: + * - LL_OK: ETH Initialize success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL or pstcEthInit == NULL or PHY Address error + * - LL_ERR_TIMEOUT: Initialize timeout + */ +int32_t ETH_Init(stc_eth_handle_t *pstcEthHandle, stc_eth_init_t *pstcEthInit) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + uint32_t u32TempReg; + uint32_t u32BusClk; + uint32_t u32PhyTimeout; + uint16_t u16PhyReg = 0U; + + if ((NULL == pstcEthHandle) || (NULL == pstcEthInit)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_AUTO_NEGO(pstcEthHandle->stcCommInit.u16AutoNego)); + DDL_ASSERT(IS_ETH_MAC_CHECKSUM_MD(pstcEthHandle->stcCommInit.u32ChecksumMode)); + DDL_ASSERT(IS_ETH_RX_MD(pstcEthHandle->stcCommInit.u32ReceiveMode)); + DDL_ASSERT(IS_ETH_MAC_IF(pstcEthHandle->stcCommInit.u32Interface)); + + /* Select MII or RMII Mode*/ + MODIFY_REG32(CM_ETH->MAC_IFCONFR, ETH_MAC_IFCONFR_IFSEL, pstcEthHandle->stcCommInit.u32Interface); + /* ETH software reset */ + if (LL_OK != ETH_DMA_SoftwareReset()) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Get ETH frequency value */ + u32BusClk = SystemCoreClock / (0x01UL << (READ_REG32_BIT(CM_CMU->SCFGR, + CMU_SCFGR_PCLK1S) >> CMU_SCFGR_PCLK1S_POS)); + /* Set SMIC bits depending on PCLK1 clock value */ + /* PCLK1 Clock Range between 20-35 MHz */ + if ((u32BusClk >= 20000000UL) && (u32BusClk < 35000000UL)) { + u32TempReg = ETH_MAC_SMIADDR_SMIC_1; + } else if ((u32BusClk >= 35000000UL) && (u32BusClk < 60000000UL)) { /* PCLK1 Clock Range between 35-60 MHz */ + u32TempReg = ETH_MAC_SMIADDR_SMIC_1 | ETH_MAC_SMIADDR_SMIC_0; + } else if ((u32BusClk >= 60000000UL) && (u32BusClk < 100000000UL)) { /* PCLK1 Clock Range between 60-100 MHz */ + u32TempReg = 0UL; + } else { /* PCLK1 Clock Range between 100-120 MHz */ + u32TempReg = ETH_MAC_SMIADDR_SMIC_0; + } + /* Configure the ETH MDC Clock Range */ + MODIFY_REG32(CM_ETH->MAC_SMIADDR, ETH_MAC_SMIADDR_SMIC, u32TempReg); + + /* PHY initialization and configuration */ + /* Reset the PHY */ + if (LL_OK != (ETH_PHY_WriteReg(pstcEthHandle, PHY_BCR, PHY_SOFT_RESET))) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Delay to assure PHY reset */ + DDL_DelayMS(ETH_PHY_RST_DELAY); + if (ETH_AUTO_NEGO_DISABLE != pstcEthHandle->stcCommInit.u16AutoNego) { + u32PhyTimeout = ETH_PHY_RD_TIMEOUT * (HCLK_VALUE / 20000UL); + /* Wait for linke status */ + u32Count = ETH_LINK_STATUS_TIMEOUT * (HCLK_VALUE / 20000UL); + while (PHY_LINK_STATUS != (u16PhyReg & PHY_LINK_STATUS)) { + if (0UL == u32Count) { + break; + } + if (LL_ERR_TIMEOUT == ETH_PHY_ReadReg(pstcEthHandle, PHY_BSR, &u16PhyReg)) { + u32Count = (u32Count > u32PhyTimeout) ? (u32Count - u32PhyTimeout) : 0UL; + } else { + u32Count = (u32Count > u32PhyTimeout) ? (u32Count - (u32PhyTimeout / 150U)) : 0UL; + } + } + + if ((0x0000U == u16PhyReg) || (0xFFFFU == u16PhyReg)) { + i32Ret = LL_ERR_INVD_PARAM; + } else if (PHY_LINK_STATUS != (u16PhyReg & PHY_LINK_STATUS)) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Enable Auto-Negotiation */ + if (LL_OK != (ETH_PHY_WriteReg(pstcEthHandle, PHY_BCR, PHY_AUTONEGOTIATION))) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Wait until the auto-negotiation will be completed */ + u32Count = ETH_AUTO_NEGO_CPLT_TIMEOUT * (HCLK_VALUE / 20000UL); + while (PHY_AUTONEGO_COMPLETE != (u16PhyReg & PHY_AUTONEGO_COMPLETE)) { + if (0UL == u32Count) { + break; + } + if (LL_ERR_TIMEOUT == ETH_PHY_ReadReg(pstcEthHandle, PHY_BSR, &u16PhyReg)) { + u32Count = (u32Count > u32PhyTimeout) ? (u32Count - u32PhyTimeout) : 0UL; + } else { + u32Count = (u32Count > u32PhyTimeout) ? (u32Count - (u32PhyTimeout / 150U)) : 0UL; + } + } + + if (PHY_AUTONEGO_COMPLETE != (u16PhyReg & PHY_AUTONEGO_COMPLETE)) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Read the result of the auto-negotiation */ + /* Configure ETH duplex mode according to the result of automatic negotiation */ + if (0U != (u16PhyReg & (uint16_t)(PHY_100BASE_TX_FD | PHY_10BASE_T_FD))) { + pstcEthHandle->stcCommInit.u32DuplexMode = ETH_MAC_DUPLEX_MD_FULL; + } else { + pstcEthHandle->stcCommInit.u32DuplexMode = ETH_MAC_DUPLEX_MD_HALF; + } + /* Configure ETH speed according to the result of automatic negotiation */ + if (0U != (u16PhyReg & (uint16_t)(PHY_100BASE_TX_FD | PHY_100BASE_TX_HD))) { + pstcEthHandle->stcCommInit.u32Speed = ETH_MAC_SPEED_100M; + } else { + pstcEthHandle->stcCommInit.u32Speed = ETH_MAC_SPEED_10M; + } + } + } + } + } else { /* AutoNegotiation Disable */ + DDL_ASSERT(IS_ETH_MAC_SPEED(pstcEthHandle->stcCommInit.u32Speed)); + DDL_ASSERT(IS_ETH_MAC_DUPLEX_MD(pstcEthHandle->stcCommInit.u32DuplexMode)); + + if (LL_OK != ETH_PHY_WriteReg(pstcEthHandle, PHY_BCR, + ((uint16_t)(pstcEthHandle->stcCommInit.u32DuplexMode >> 3U) | + (uint16_t)(pstcEthHandle->stcCommInit.u32Speed >> 1U)))) { + i32Ret = LL_ERR_TIMEOUT; + } else { + /* Delay to assure PHY configuration */ + DDL_DelayMS(ETH_PHY_CONFIG_DELAY); + } + } + } + + /* Auto-negotiation failed */ + if (LL_OK != i32Ret) { + pstcEthHandle->stcCommInit.u32DuplexMode = ETH_MAC_DUPLEX_MD_FULL; + pstcEthHandle->stcCommInit.u32Speed = ETH_MAC_SPEED_100M; + } + /* Config checksum offload */ + if (ETH_MAC_CHECKSUM_MD_HW == pstcEthHandle->stcCommInit.u32ChecksumMode) { + pstcEthInit->stcMacInit.u32ChecksumOffload = ETH_MAC_CHECKSUM_OFFLOAD_ENABLE; + } else { + pstcEthInit->stcMacInit.u32ChecksumOffload = ETH_MAC_CHECKSUM_OFFLOAD_DISABLE; + } + + /* Config MAC,DMA,MMC and PTP */ + (void)ETH_MAC_Init(pstcEthHandle, &pstcEthInit->stcMacInit); + (void)ETH_DMA_Init(&pstcEthInit->stcDmaInit); + /* Mask all MMC interrupts */ + ETH_MMC_TxIntCmd(ETH_MMC_INT_TX_ALL, DISABLE); + ETH_MMC_RxIntCmd(ETH_MMC_INT_RX_ALL, DISABLE); + /* Enable the ETH Rx Interrupt */ + if (ETH_RX_MD_INT == pstcEthHandle->stcCommInit.u32ReceiveMode) { + ETH_DMA_IntCmd(ETH_DMA_INT_NIE | ETH_DMA_INT_RIE, ENABLE); + } + } + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_comm_init_t to default values. + * @param [out] pstcCommInit Pointer to a @ref stc_eth_comm_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcCommInit == NULL + */ +int32_t ETH_CommStructInit(stc_eth_comm_init_t *pstcCommInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcCommInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcCommInit->u16AutoNego = ETH_AUTO_NEGO_ENABLE; + pstcCommInit->u16PhyAddr = ETH_PHY_ADDR; + pstcCommInit->au8MacAddr[0] = ETH_MAC_ADDR0; + pstcCommInit->au8MacAddr[1] = ETH_MAC_ADDR1; + pstcCommInit->au8MacAddr[2] = ETH_MAC_ADDR2; + pstcCommInit->au8MacAddr[3] = ETH_MAC_ADDR3; + pstcCommInit->au8MacAddr[4] = ETH_MAC_ADDR4; + pstcCommInit->au8MacAddr[5] = ETH_MAC_ADDR5; + pstcCommInit->u32Interface = ETH_MAC_IF_MII; + pstcCommInit->u32Speed = ETH_MAC_SPEED_100M; + pstcCommInit->u32DuplexMode = ETH_MAC_DUPLEX_MD_FULL; + pstcCommInit->u32ChecksumMode = ETH_MAC_CHECKSUM_MD_HW; + pstcCommInit->u32ReceiveMode = ETH_RX_MD_POLLING; + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_init_t to default values. + * @param [out] pstcEthInit Pointer to a @ref stc_eth_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcEthInit == NULL + */ +int32_t ETH_StructInit(stc_eth_init_t *pstcEthInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcEthInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + (void)ETH_MAC_StructInit(&pstcEthInit->stcMacInit); + (void)ETH_DMA_StructInit(&pstcEthInit->stcDmaInit); + } + + return i32Ret; +} + +/** + * @brief Enable MAC and DMA Transmission/Reception + * @param None + * @retval int32_t: + * - LL_OK: Enable success + * - LL_ERR_TIMEOUT: Enable timeout + */ +int32_t ETH_Start(void) +{ + int32_t i32Ret; + + /* Flush Transmit FIFO */ + i32Ret = ETH_DMA_FlushTransFIFO(); + if (LL_OK == i32Ret) { + /* Enable MAC Transmit */ + ETH_MAC_TransCmd(ENABLE); + /* Enable MAC Receive */ + ETH_MAC_ReceiveCmd(ENABLE); + /* Enable DMA Transmit */ + ETH_DMA_TransCmd(ENABLE); + /* Enable DMA Receive */ + ETH_DMA_ReceiveCmd(ENABLE); + } + + return i32Ret; +} + +/** + * @brief Disable MAC and DMA Transmission/Reception + * @param None + * @retval int32_t: + * - LL_OK: Disable success + * - LL_ERR_TIMEOUT: Disable timeout + */ +int32_t ETH_Stop(void) +{ + int32_t i32Ret; + + /* Disable DMA Transmit */ + ETH_DMA_TransCmd(DISABLE); + /* Disable DMA Receive */ + ETH_DMA_ReceiveCmd(DISABLE); + /* Disable MAC Receive */ + ETH_MAC_ReceiveCmd(DISABLE); + /* Disable MAC Transmit */ + ETH_MAC_TransCmd(DISABLE); + /* Flush Transmit FIFO */ + i32Ret = ETH_DMA_FlushTransFIFO(); + + return i32Ret; +} + +/******************************************************************************/ +/* PHY Functions */ +/******************************************************************************/ +/** + * @brief Write PHY register + * @note More PHY register could be written depending on the used PHY. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] u16Reg PHY register address + * This parameter can be one of the following values: + * @arg PHY_BCR: PHY Basic Control Register + * @arg other value: The value range from 1 to 31 + * @param [in] u16Value PHY register value + * @retval int32_t: + * - LL_OK: Write register success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL + * - LL_ERR_TIMEOUT: Write timeout + */ +int32_t ETH_PHY_WriteReg(stc_eth_handle_t *pstcEthHandle, uint16_t u16Reg, uint16_t u16Value) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + if (NULL == pstcEthHandle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_PHY_ADDR(pstcEthHandle->stcCommInit.u16PhyAddr)); + DDL_ASSERT(IS_ETH_PHY_REG(u16Reg)); + + /* Set the MAC_SMIDATR register */ + WRITE_REG32(CM_ETH->MAC_SMIDATR, u16Value); + /* Set the MAC_SMIADDR register */ + /* Keep only the MDC Clock Range SMIC[3:0] bits value */ + MODIFY_REG32(CM_ETH->MAC_SMIADDR, ETH_MAC_SMIADDR_CLR_MASK, + (((uint32_t)(pstcEthHandle->stcCommInit.u16PhyAddr) << ETH_MAC_SMIADDR_SMIA_POS) | + ((uint32_t)u16Reg << ETH_MAC_SMIADDR_SMIR_POS) | ETH_MAC_SMIADDR_SMIW | ETH_MAC_SMIADDR_SMIB)); + /* Check for the Busy flag */ + u32Count = ETH_PHY_WR_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32_BIT(CM_ETH->MAC_SMIADDR, ETH_MAC_SMIADDR_SMIB)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + + return i32Ret; +} + +/** + * @brief Read PHY register. + * @note More PHY register could be read depending on the used PHY. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] u16Reg PHY register address + * This parameter can be one of the following values: + * @arg PHY_BCR: PHY Basic Control Register + * @arg PHY_BSR: PHY Basic Status Register + * @arg other value: The value range from 2 to 31 + * @param [out] pu16Value Pointer to PHY register value + * @retval int32_t: + * - LL_OK: Read register success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL or pu16Value == NULL + * - LL_ERR_TIMEOUT: Read timeout + */ +int32_t ETH_PHY_ReadReg(stc_eth_handle_t *pstcEthHandle, uint16_t u16Reg, uint16_t *pu16Value) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + if ((NULL == pstcEthHandle) || (NULL == pu16Value)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_PHY_ADDR(pstcEthHandle->stcCommInit.u16PhyAddr)); + DDL_ASSERT(IS_ETH_PHY_REG(u16Reg)); + + *pu16Value = 0U; + /* Set the MAC_SMIADDR register */ + /* Keep only the MDC Clock Range SMIC[3:0] bits value */ + MODIFY_REG32(CM_ETH->MAC_SMIADDR, ETH_MAC_SMIADDR_CLR_MASK, + (((uint32_t)(pstcEthHandle->stcCommInit.u16PhyAddr) << ETH_MAC_SMIADDR_SMIA_POS) | + ((uint32_t)u16Reg << ETH_MAC_SMIADDR_SMIR_POS) | ETH_MAC_SMIADDR_SMIB)); + /* Check for the Busy flag */ + u32Count = ETH_PHY_RD_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32_BIT(CM_ETH->MAC_SMIADDR, ETH_MAC_SMIADDR_SMIB)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + if (LL_ERR_TIMEOUT != i32Ret) { + /* Get the MAC_SMIDATR value */ + *pu16Value = (uint16_t)(READ_REG32(CM_ETH->MAC_SMIDATR)); + } + } + + return i32Ret; +} + +/** + * @brief Enabele or disable PHY loopback. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Set loopback success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL + * - LL_ERR: Communication error + */ +int32_t ETH_PHY_LoopBackCmd(stc_eth_handle_t *pstcEthHandle, en_functional_state_t enNewState) +{ + int32_t i32Ret; + uint16_t u16Value; + + if (NULL == pstcEthHandle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_PHY_ADDR(pstcEthHandle->stcCommInit.u16PhyAddr)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + i32Ret = ETH_PHY_ReadReg(pstcEthHandle, PHY_BCR, &u16Value); + if (i32Ret == LL_OK) { + if (DISABLE != enNewState) { + SET_REG16_BIT(u16Value, PHY_LOOPBACK); + } else { + CLR_REG16_BIT(u16Value, PHY_LOOPBACK); + } + if (LL_OK != ETH_PHY_WriteReg(pstcEthHandle, PHY_BCR, u16Value)) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/******************************************************************************/ +/* MAC Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize MAC. + * @param None + * @retval None + */ +void ETH_MAC_DeInit(void) +{ + WRITE_REG32(CM_ETH->MAC_IFCONFR, 0UL); + WRITE_REG32(CM_ETH->MAC_CONFIGR, 0x00008000UL); + MODIFY_REG32(CM_ETH->MAC_FLTCTLR, ETH_MAC_FLTCTLR_CLR_MASK, 0UL); + WRITE_REG32(CM_ETH->MAC_FLOCTLR, 0UL); + WRITE_REG32(CM_ETH->MAC_INTMSKR, 0UL); + WRITE_REG32(CM_ETH->MAC_SMIADDR, 0UL); + WRITE_REG32(CM_ETH->MAC_SMIDATR, 0UL); + WRITE_REG32(CM_ETH->MAC_RTWKFFR, 0UL); + WRITE_REG32(CM_ETH->MAC_PMTCTLR, 0UL); + WRITE_REG32(CM_ETH->MAC_HASHTLR, 0UL); + WRITE_REG32(CM_ETH->MAC_HASHTHR, 0UL); + WRITE_REG32(CM_ETH->MAC_VTACTLR, 0UL); + WRITE_REG32(CM_ETH->MAC_VTAFLTR, 0UL); + WRITE_REG32(CM_ETH->MAC_VLAHTBR, 0UL); +} + +/** + * @brief Initialize MAC. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] pstcMacInit Pointer to a @ref stc_eth_mac_init_t structure + * @retval int32_t: + * - LL_OK: MAC Initialize success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL or pstcMacInit == NULL + */ +int32_t ETH_MAC_Init(stc_eth_handle_t *pstcEthHandle, const stc_eth_mac_init_t *pstcMacInit) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcEthHandle) || (NULL == pstcMacInit)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_TX_CLK_POLARITY(pstcMacInit->u32TxClockPolarity)); + DDL_ASSERT(IS_ETH_MAC_RX_CLK_POLARITY(pstcMacInit->u32RxClockPolarity)); + DDL_ASSERT(IS_ETH_MAC_SRC_ADDR_MD(pstcMacInit->u32SrcAddrMode)); + DDL_ASSERT(IS_ETH_MAC_TYPE_FRAME_STRIP_FCS(pstcMacInit->u32TypeFrameStripFCS)); + DDL_ASSERT(IS_ETH_MAC_WATCHDOG(pstcMacInit->u32Watchdog)); + DDL_ASSERT(IS_ETH_MAC_JABBER(pstcMacInit->u32Jabber)); + DDL_ASSERT(IS_ETH_MAC_INTERFRAME_GAP(pstcMacInit->u32InterframeGap)); + DDL_ASSERT(IS_ETH_MAC_CARRIER_SENSE(pstcMacInit->u32CarrierSense)); + DDL_ASSERT(IS_ETH_MAC_SPEED(pstcEthHandle->stcCommInit.u32Speed)); + DDL_ASSERT(IS_ETH_MAC_RX_OWN(pstcMacInit->u32ReceiveOwn)); + DDL_ASSERT(IS_ETH_MAC_DUPLEX_MD(pstcEthHandle->stcCommInit.u32DuplexMode)); + DDL_ASSERT(IS_ETH_MAC_CHECKSUM_OFFLOAD(pstcMacInit->u32ChecksumOffload)); + DDL_ASSERT(IS_ETH_MAC_RETRY_TRANS(pstcMacInit->u32RetryTrans)); + DDL_ASSERT(IS_ETH_MAC_AUTO_STRIP_PAD_FCS(pstcMacInit->u32AutoStripPadFCS)); + DDL_ASSERT(IS_ETH_MAC_BACKOFF_LIMIT(pstcMacInit->u32BackOffLimit)); + DDL_ASSERT(IS_ETH_MAC_DEFERRAL_CHECK(pstcMacInit->u32DeferralCheck)); + DDL_ASSERT(IS_ETH_MAC_ZERO_QUANTA_PAUSE(pstcMacInit->u32ZeroQuantaPause)); + DDL_ASSERT(IS_ETH_MAC_PAUSE_LOW_THRESHOLD(pstcMacInit->u32PauseLowThreshold)); + DDL_ASSERT(IS_ETH_MAC_UNICAST_PAUSE_FRAME_DETECT(pstcMacInit->u32UnicastPauseFrame)); + DDL_ASSERT(IS_ETH_MAC_RX_FLOW_CTRL(pstcMacInit->u32ReceiveFlowControl)); + DDL_ASSERT(IS_ETH_MAC_TRANS_FLOW_CTRL(pstcMacInit->u32TransFlowControl)); + DDL_ASSERT(IS_ETH_MAC_RX_ALL(pstcMacInit->u32ReceiveAll)); + DDL_ASSERT(IS_ETH_MAC_DROP_NOT_TCPUDP(pstcMacInit->u32DropNotTcpUdp)); + DDL_ASSERT(IS_ETH_MAC_VLAN_TAG_FILTER(pstcMacInit->u32VlanTagFilter)); + DDL_ASSERT(IS_ETH_MAC_SRC_ADDR_FILTER(pstcMacInit->u32SrcAddrFilter)); + DDL_ASSERT(IS_ETH_MAC_PASS_CTRL_FRAME(pstcMacInit->u32PassControlFrame)); + DDL_ASSERT(IS_ETH_MAC_BROADCAST_FRAME(pstcMacInit->u32BroadcastFrame)); + DDL_ASSERT(IS_ETH_MAC_DEST_ADDR_FILTER(pstcMacInit->u32DestAddrFilter)); + DDL_ASSERT(IS_ETH_MAC_MULTICAST_FRAME_FILTER(pstcMacInit->u32MulticastFrameFilter)); + DDL_ASSERT(IS_ETH_MAC_UNICAST_FRAME_FILTER(pstcMacInit->u32UnicastFrameFilter)); + DDL_ASSERT(IS_ETH_MAC_PROMISCUOUS_MD(pstcMacInit->u32PromiscuousMode)); + DDL_ASSERT(IS_ETH_MAC_TXVLAN_MD(pstcMacInit->u32TxVlanMode)); + DDL_ASSERT(IS_ETH_MAC_RXVLAN_FILTER(pstcMacInit->u32RxVlanFilter)); + DDL_ASSERT(IS_ETH_MAC_RXVLAN_CMP(pstcMacInit->u32RxVlanCompare)); + + /* Set MAC_IFCONFR register */ + MODIFY_REG32(CM_ETH->MAC_IFCONFR, ETH_MAC_IFCONFR_CLR_MASK, + (pstcMacInit->u32TxClockPolarity | pstcMacInit->u32RxClockPolarity)); + /* Set MAC_CONFIGR register */ + MODIFY_REG32(CM_ETH->MAC_CONFIGR, ETH_MAC_CONFIGR_CLR_MASK, + (pstcMacInit->u32SrcAddrMode | pstcMacInit->u32TypeFrameStripFCS | + pstcMacInit->u32Watchdog | pstcMacInit->u32Jabber | + pstcMacInit->u32InterframeGap | pstcMacInit->u32CarrierSense | + pstcEthHandle->stcCommInit.u32Speed | pstcMacInit->u32ReceiveOwn | + pstcMacInit->u32DeferralCheck | pstcEthHandle->stcCommInit.u32DuplexMode | + pstcMacInit->u32ChecksumOffload | pstcMacInit->u32RetryTrans | + pstcMacInit->u32AutoStripPadFCS | pstcMacInit->u32BackOffLimit)); + /* Set MAC_FLOCTLR register */ + MODIFY_REG32(CM_ETH->MAC_FLOCTLR, ETH_MAC_FLOCTLR_CLR_MASK, + ((((uint32_t)pstcMacInit->u16PauseTime) << 16U) | pstcMacInit->u32ZeroQuantaPause | + pstcMacInit->u32PauseLowThreshold | pstcMacInit->u32UnicastPauseFrame | + pstcMacInit->u32ReceiveFlowControl | pstcMacInit->u32TransFlowControl)); + /* Set MAC_FLTCTLR register */ + MODIFY_REG32(CM_ETH->MAC_FLTCTLR, ETH_MAC_FLTCTLR_CLR_MASK, + (pstcMacInit->u32ReceiveAll | pstcMacInit->u32DropNotTcpUdp | + pstcMacInit->u32PromiscuousMode | pstcMacInit->u32VlanTagFilter | + pstcMacInit->u32SrcAddrFilter | pstcMacInit->u32PassControlFrame | + pstcMacInit->u32BroadcastFrame | pstcMacInit->u32DestAddrFilter | + pstcMacInit->u32MulticastFrameFilter | pstcMacInit->u32UnicastFrameFilter)); + /* Set Hash table register */ + WRITE_REG32(CM_ETH->MAC_HASHTLR, pstcMacInit->u32HashTableLow); + WRITE_REG32(CM_ETH->MAC_HASHTHR, pstcMacInit->u32HashTableHigh); + /* Set Tx VLAN register */ + WRITE_REG32(CM_ETH->MAC_VTACTLR, (pstcMacInit->u32TxVlanMode | pstcMacInit->u16TxVlanTag)); + /* Set Rx VLAN register */ + WRITE_REG32(CM_ETH->MAC_VTAFLTR, (pstcMacInit->u32RxVlanFilter | pstcMacInit->u32RxVlanCompare | + pstcMacInit->u16RxVlanTag)); + WRITE_REG32(CM_ETH->MAC_VLAHTBR, pstcMacInit->u16RxVlanHashTable); + /* Config MAC address in ETH MAC0 */ + (void)ETH_MACADDR_SetAddr(ETH_MAC_ADDR_IDX0, pstcEthHandle->stcCommInit.au8MacAddr); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_mac_init_t to default values. + * @param [out] pstcMacInit Pointer to a @ref stc_eth_mac_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcMacInit == NULL + */ +int32_t ETH_MAC_StructInit(stc_eth_mac_init_t *pstcMacInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcMacInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcMacInit->u32TxClockPolarity = ETH_MAC_TX_CLK_POLARITY_KEEP; + pstcMacInit->u32RxClockPolarity = ETH_MAC_RX_CLK_POLARITY_KEEP; + pstcMacInit->u32SrcAddrMode = ETH_MAC_TXVLAN_MD_BY_DMA_TXDESC; + pstcMacInit->u32TypeFrameStripFCS = ETH_MAC_TYPE_FRAME_STRIP_FCS_DISABLE; + pstcMacInit->u32Watchdog = ETH_MAC_WATCHDOG_ENABLE; + pstcMacInit->u32Jabber = ETH_MAC_JABBER_ENABLE; + pstcMacInit->u32InterframeGap = ETH_MAC_INTERFRAME_GAP_96BIT; + pstcMacInit->u32CarrierSense = ETH_MAC_CARRIER_SENSE_ENABLE; + pstcMacInit->u32ReceiveOwn = ETH_MAC_RX_OWN_ENABLE; + pstcMacInit->u32ChecksumOffload = ETH_MAC_CHECKSUM_OFFLOAD_DISABLE; + pstcMacInit->u32RetryTrans = ETH_MAC_RETRY_TRANS_DISABLE; + pstcMacInit->u32AutoStripPadFCS = ETH_MAC_AUTO_STRIP_PAD_FCS_DISABLE; + pstcMacInit->u32BackOffLimit = ETH_MAC_BACKOFF_LIMIT10; + pstcMacInit->u32DeferralCheck = ETH_MAC_DEFERRAL_CHECK_DISABLE; + pstcMacInit->u16PauseTime = 0U; + pstcMacInit->u32ZeroQuantaPause = ETH_MAC_ZERO_QUANTA_PAUSE_DISABLE; + pstcMacInit->u32PauseLowThreshold = ETH_MAC_PAUSE_LOW_THRESHOLD_MINUS4; + pstcMacInit->u32UnicastPauseFrame = ETH_MAC_UNICAST_PAUSE_FRAME_DETECT_DISABLE; + pstcMacInit->u32ReceiveFlowControl = ETH_MAC_RX_FLOW_CTRL_DISABLE; + pstcMacInit->u32TransFlowControl = ETH_MAC_TRANS_FLOW_CTRL_DISABLE; + pstcMacInit->u32ReceiveAll = ETH_MAC_RX_ALL_DISABLE; + pstcMacInit->u32DropNotTcpUdp = ETH_MAC_DROP_NOT_TCPUDP_DISABLE; + + pstcMacInit->u32VlanTagFilter = ETH_MAC_VLAN_TAG_FILTER_DISABLE; + pstcMacInit->u32SrcAddrFilter = ETH_MAC_SRC_ADDR_FILTER_DISABLE; + pstcMacInit->u32PassControlFrame = ETH_MAC_PASS_CTRL_FRAME_FORWARD_NOT_PAUSE; + pstcMacInit->u32BroadcastFrame = ETH_MAC_RX_BROADCAST_FRAME_ENABLE; + pstcMacInit->u32DestAddrFilter = ETH_MAC_DEST_ADDR_FILTER_NORMAL; + pstcMacInit->u32MulticastFrameFilter = ETH_MAC_MULTICAST_FRAME_FILTER_PERFECT; + pstcMacInit->u32UnicastFrameFilter = ETH_MAC_UNICAST_FRAME_FILTER_PERFECT; + pstcMacInit->u32PromiscuousMode = ETH_MAC_PROMISCUOUS_MD_DISABLE; + pstcMacInit->u32HashTableHigh = 0UL; + pstcMacInit->u32HashTableLow = 0UL; + pstcMacInit->u32TxVlanMode = ETH_MAC_TXVLAN_MD_BYPASS; + pstcMacInit->u16TxVlanTag = 0U; + pstcMacInit->u32RxVlanFilter = ETH_MAC_RXVLAN_FILTER_NORMAL; + pstcMacInit->u32RxVlanCompare = ETH_MAC_RXVLAN_CMP_16BIT; + pstcMacInit->u16RxVlanTag = 0U; + pstcMacInit->u16RxVlanHashTable = 0U; + } + + return i32Ret; +} + +/** + * @brief Set MAC duplex mode and speed. + * @param [in] u32Mode MAC duplex mode + * This parameter can be one or any combination of the following values: + * @arg ETH_MAC_DUPLEX_MD_HALF: Half duplex mode + * @arg ETH_MAC_DUPLEX_MD_FULL: Full duplex mode + * @param [in] u32Speed MAC speed + * This parameter can be one or any combination of the following values: + * @arg ETH_MAC_SPEED_10M: 10Mbps + * @arg ETH_MAC_SPEED_100M: 100Mbps + * @retval None + */ +void ETH_MAC_SetDuplexSpeed(uint32_t u32Mode, uint32_t u32Speed) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_DUPLEX_MD(u32Mode)); + DDL_ASSERT(IS_ETH_MAC_SPEED(u32Speed)); + + MODIFY_REG32(CM_ETH->MAC_CONFIGR, (ETH_MAC_CONFIGR_FES | ETH_MAC_CONFIGR_DM), (u32Mode | u32Speed)); +} + +/** + * @brief Set MAC hash table. + * @param [in] u32HashHigh Hash table high value. + * @param [in] u32HashLow Hash table low value. + * @retval None + */ +void ETH_MAC_SetHashTable(uint32_t u32HashHigh, uint32_t u32HashLow) +{ + WRITE_REG32(CM_ETH->MAC_HASHTLR, u32HashLow); + WRITE_REG32(CM_ETH->MAC_HASHTHR, u32HashHigh); +} + +/** + * @brief Set MAC Tx VLAN tag value. + * @param [in] u16TxTag The tag value of Tx VLAN. + * @retval None + */ +void ETH_MAC_SetTxVlanTagValue(uint16_t u16TxTag) +{ + MODIFY_REG32(CM_ETH->MAC_VTACTLR, ETH_MAC_VTACTLR_VLANV, u16TxTag); +} + +/** + * @brief Set MAC Rx VLAN tag value. + * @param [in] u16RxTag The tag value of Rx VLAN. + * @retval None + */ +void ETH_MAC_SetRxVlanTagValue(uint16_t u16RxTag) +{ + MODIFY_REG32(CM_ETH->MAC_VTAFLTR, ETH_MAC_VTAFLTR_VLFLT, u16RxTag); +} + +/** + * @brief Set MAC Rx VLAN hash table. + * @param [in] u16HashValue The value of Rx VLAN hash table. + * @retval None + */ +void ETH_MAC_SetRxVlanHashTable(uint16_t u16HashValue) +{ + WRITE_REG32(CM_ETH->MAC_VLAHTBR, u16HashValue); +} + +/** + * @brief Enable or disable MAC loopback. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_LoopBackCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_CONFIGR_b.LM, enNewState); +} + +/** + * @brief Enable or disable MAC Back Pressure. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_BackPressureCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_FLOCTLR_b.FCA_BPA, enNewState); +} + +/** + * @brief Enable or disable MAC Transmit. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_TransCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_CONFIGR_b.TE, enNewState); +} + +/** + * @brief Enable or disable MAC Receive. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_ReceiveCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_CONFIGR_b.RE, enNewState); +} + +/** + * @brief Enable or disable MAC interrupt. + * @param [in] u32IntType MAC interrupt source type + * This parameter can be one or any combination of the following values: + * @arg ETH_MAC_INT_TSPIM: Time stamp trigger interrupt (on MAC) + * @arg ETH_MAC_INT_PMTIM: PMT interrupt (on MAC) + * @arg ETH_MAC_INT_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(CM_ETH->MAC_INTMSKR, u32IntType); + } else { + SET_REG32_BIT(CM_ETH->MAC_INTMSKR, u32IntType); + } +} + +/** + * @brief Get MAC interrupt status. + * @param [in] u32Flag MAC interrupt flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_MAC_INT_FLAG_TSPIS: Time stamp trigger flag (on MAC) + * @arg ETH_MAC_INT_FLAG_MMCTXIS: MMC transmit flag + * @arg ETH_MAC_INT_FLAG_MMCRXIS: MMC receive flag + * @arg ETH_MAC_INT_FLAG_MMCIS: MMC flag (on MAC) + * @arg ETH_MAC_INT_FLAG_PMTIS: PMT flag (on MAC) + * @arg ETH_MAC_INT_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_MAC_GetIntStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_INT_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->MAC_INTSTSR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/******************************************************************************/ +/* MAC Address Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize MAC Address. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX0: MAC address 0 + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @retval None + */ +void ETH_MACADDR_DeInit(uint32_t u32Index) +{ + __IO uint32_t *MACADHR; + __IO uint32_t *MACADLR; + uint32_t u32MacHigh = 0x0000FFFFUL; + + DDL_ASSERT(IS_ETH_MAC_ADDR_NORMAL_INDEX(u32Index)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MACADLR = ETH_MAC_MACADLR_ADDR(u32Index); + if (ETH_MAC_ADDR_IDX0 == u32Index) { + u32MacHigh |= 0x80000000UL; + } + WRITE_REG32(*MACADHR, u32MacHigh); + WRITE_REG32(*MACADLR, 0xFFFFFFFFUL); +} + +/** + * @brief Initialize MAC Address. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX0: MAC address 0 + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @param [in] pstcMacAddrInit Pointer to a @ref stc_eth_mac_addr_config_t structure + * @retval int32_t: + * - LL_OK: MAC Address Initialize success + * - LL_ERR_INVD_PARAM: pstcMacAddrInit == NULL + */ +int32_t ETH_MACADDR_Init(uint32_t u32Index, const stc_eth_mac_addr_config_t *pstcMacAddrInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *MACADHR; + __IO uint32_t *MACADLR; + uint32_t u32TempReg; + uint32_t *pu32AddrLow; + + if (NULL == pstcMacAddrInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_ADDR_NORMAL_INDEX(u32Index)); + DDL_ASSERT(IS_ETH_MAC_ADDR_FILTER(pstcMacAddrInit->u32MacAddrFilter)); + DDL_ASSERT(IS_ETH_MAC_ADDR_MASK(pstcMacAddrInit->u32MacAddrMask)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MACADLR = ETH_MAC_MACADLR_ADDR(u32Index); + /* Set MAC address high register */ + u32TempReg = ((uint32_t)pstcMacAddrInit->au8MacAddr[5] << 8U) | (uint32_t)pstcMacAddrInit->au8MacAddr[4]; + if (ETH_MAC_ADDR_IDX0 != u32Index) { + u32TempReg |= pstcMacAddrInit->u32MacAddrFilter | pstcMacAddrInit->u32MacAddrMask; + } + WRITE_REG32(*MACADHR, u32TempReg); + /* Set MAC address low register */ + pu32AddrLow = (uint32_t *)((uint32_t) & (pstcMacAddrInit->au8MacAddr[0])); + WRITE_REG32(*MACADLR, *pu32AddrLow); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_mac_addr_config_t to default values. + * @param [out] pstcMacAddrInit Pointer to a @ref stc_eth_mac_addr_config_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcMacAddrInit == NULL + */ +int32_t ETH_MACADDR_StructInit(stc_eth_mac_addr_config_t *pstcMacAddrInit) +{ + int32_t i32Ret = LL_OK; + uint8_t i; + + if (NULL == pstcMacAddrInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcMacAddrInit->u32MacAddrFilter = ETH_MAC_ADDR_FILTER_DISABLE; + pstcMacAddrInit->u32MacAddrMask = ETH_MAC_ADDR_MASK_DISABLE; + for (i = 0U; i < ETH_MAC_ADDR_BYTE_LEN; i++) { + pstcMacAddrInit->au8MacAddr[i] = 0x00U; + } + } + + return i32Ret; +} + +/** + * @brief Set MAC Address. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX0: MAC address 0 + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @param [in] au8Addr Pointer to MAC address buffer(6 bytes). + * @retval int32_t: + * - LL_OK: Set address success + * - LL_ERR_INVD_PARAM: au8Addr == NULL + */ +int32_t ETH_MACADDR_SetAddr(uint32_t u32Index, uint8_t au8Addr[]) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *MACADHR; + __IO uint32_t *MACADLR; + uint32_t u32TempReg; + uint32_t *pu32AddrLow; + + if (NULL == au8Addr) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_ADDR_NORMAL_INDEX(u32Index)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MACADLR = ETH_MAC_MACADLR_ADDR(u32Index); + /* Set MAC address high register */ + u32TempReg = ((uint32_t)au8Addr[5] << 8U) | (uint32_t)au8Addr[4]; + WRITE_REG32(*MACADHR, u32TempReg); + /* Set MAC address low register */ + pu32AddrLow = (uint32_t *)((uint32_t) & (au8Addr[0])); + WRITE_REG32(*MACADLR, *pu32AddrLow); + } + + return i32Ret; +} + +/** + * @brief Get MAC Address. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX0: MAC address 0 + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @param [out] au8Addr Pointer to MAC address buffer(6 bytes). + * @retval int32_t: + * - LL_OK: Set address success + * - LL_ERR_INVD_PARAM: au8Addr == NULL + */ +int32_t ETH_MACADDR_GetAddr(uint32_t u32Index, uint8_t au8Addr[]) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *MACADHR; + __IO uint32_t *MACADLR; + uint32_t u32TempReg; + uint32_t *pu32AddrLow; + + if (NULL == au8Addr) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_ADDR_NORMAL_INDEX(u32Index)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MACADLR = ETH_MAC_MACADLR_ADDR(u32Index); + /* Get MAC address high */ + u32TempReg = READ_REG32(*MACADHR); + au8Addr[5] = (uint8_t)((u32TempReg >> 8U) & 0x000000FFUL); + au8Addr[4] = (uint8_t)(u32TempReg & 0x000000FFUL); + /* Get MAC address low */ + pu32AddrLow = (uint32_t *)((uint32_t) & (au8Addr[0])); + *pu32AddrLow = READ_REG32(*MACADLR); + } + + return i32Ret; +} + +/** + * @brief Set MAC Address filter mode. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @param [in] u32Mode MAC address filter mode. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_FILTER_DISABLE: Disable perfect filter with MAC address. + * @arg ETH_MAC_ADDR_FILTER_PERFECT_DEST_ADDR: Filter the DA address of the received frame with MAC address. + * @arg ETH_MAC_ADDR_FILTER_PERFECT_SRC_ADDR: Filter the SA address of the received frame with MAC address. + * @retval None + */ +void ETH_MACADDR_SetFilterMode(uint32_t u32Index, uint32_t u32Mode) +{ + __IO uint32_t *MACADHR; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_ADDR_SPEC_INDEX(u32Index)); + DDL_ASSERT(IS_ETH_MAC_ADDR_FILTER(u32Mode)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MODIFY_REG32(*MACADHR, (ETH_MAC_MACADHR1_SA1 | ETH_MAC_MACADHR1_AE1), u32Mode); +} + +/** + * @brief Set MAC Address Transmit priority ratio. + * @param [in] u32Index MAC address index. + * This parameter can be one of the following values: + * @arg ETH_MAC_ADDR_IDX1: MAC address 1 + * @arg ETH_MAC_ADDR_IDX2: MAC address 2 + * @arg ETH_MAC_ADDR_IDX3: MAC address 3 + * @arg ETH_MAC_ADDR_IDX4: MAC address 4 + * @param [in] u32Mask MAC address filter mask. + * This parameter can be one of the following values or any combination of BYTE1 through BYTE6: + * @arg ETH_MAC_ADDR_MASK_DISABLE: Disable MAC Address Mask + * @arg ETH_MAC_ADDR_MASK_BYTE6: Mask MAC Address high reg bits [15:8] + * @arg ETH_MAC_ADDR_MASK_BYTE5: Mask MAC Address high reg bits [7:0] + * @arg ETH_MAC_ADDR_MASK_BYTE4: Mask MAC Address low reg bits [31:24] + * @arg ETH_MAC_ADDR_MASK_BYTE3: Mask MAC Address low reg bits [23:16] + * @arg ETH_MAC_ADDR_MASK_BYTE2: Mask MAC Address low reg bits [15:8] + * @arg ETH_MAC_ADDR_MASK_BYTE1: Mask MAC Address low reg bits [7:0] + * @arg ETH_MAC_ADDR_MASK_ALL: Mask MAC Address low reg bits [31:0] and low high bits [15:0] + * @retval None + */ +void ETH_MACADDR_SetFilterMask(uint32_t u32Index, uint32_t u32Mask) +{ + __IO uint32_t *MACADHR; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_ADDR_SPEC_INDEX(u32Index)); + DDL_ASSERT(IS_ETH_MAC_ADDR_MASK(u32Mask)); + + MACADHR = ETH_MAC_MACADHR_ADDR(u32Index); + MODIFY_REG32(*MACADHR, ETH_MAC_MACADHR1_MBC1, u32Mask); +} + +/******************************************************************************/ +/* MAC L3L4 Filter Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize MAC L3L4 Filter. + * @param None + * @retval None + */ +void ETH_MAC_L3L4FilterDeInit(void) +{ + WRITE_REG32(bCM_ETH->MAC_FLTCTLR_b.IPFE, DISABLE); + WRITE_REG32(CM_ETH->MAC_L34CTLR, 0UL); + WRITE_REG32(CM_ETH->MAC_L4PORTR, 0UL); + WRITE_REG32(CM_ETH->MAC_L3ADDRR0, 0UL); + WRITE_REG32(CM_ETH->MAC_L3ADDRR1, 0UL); + WRITE_REG32(CM_ETH->MAC_L3ADDRR2, 0UL); + WRITE_REG32(CM_ETH->MAC_L3ADDRR3, 0UL); +} + +/** + * @brief Initialize MAC L3L4 Filter. + * @param [in] pstcL3L4FilterInit Pointer to a @ref stc_eth_l3l4_filter_config_t structure + * @retval int32_t: + * - LL_OK: MAC L3L4 Filter Initialize success + * - LL_ERR_INVD_PARAM: pstcL3L4FilterInit == NULL + */ +int32_t ETH_MAC_L3L4FilterInit(const stc_eth_l3l4_filter_config_t *pstcL3L4FilterInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcL3L4FilterInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_L4_DEST_PORT_FILTER(pstcL3L4FilterInit->u32DestPortFilter)); + DDL_ASSERT(IS_ETH_MAC_L4_SRC_PORT_FILTER(pstcL3L4FilterInit->u32SrcPortFilter)); + DDL_ASSERT(IS_ETH_MAC_L4_PORT_FILTER_PROTOCOL(pstcL3L4FilterInit->u32PortFilterProtocol)); + DDL_ASSERT(IS_ETH_MAC_L3_DEST_ADDR_FILTER_MASK(pstcL3L4FilterInit->u32Ip4DestAddrFilterMask)); + DDL_ASSERT(IS_ETH_MAC_L3_SRC_ADDR_FILTER_MASK(pstcL3L4FilterInit->u32Ip4SrcAddrFilterMask)); + DDL_ASSERT(IS_ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK(pstcL3L4FilterInit->u32Ip6AddrFilterMask)); + DDL_ASSERT(IS_ETH_MAC_L3_DEST_ADDR_FILTER(pstcL3L4FilterInit->u32DestAddrFilter)); + DDL_ASSERT(IS_ETH_MAC_L3_SRC_ADDR_FILTER(pstcL3L4FilterInit->u32SrcAddrFilter)); + DDL_ASSERT(IS_ETH_MAC_L3_ADDR_FILTER_PROTOCOL(pstcL3L4FilterInit->u32AddrFilterProtocol)); + + /* Set L3/L4 control register */ + if (ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV4 != pstcL3L4FilterInit->u32AddrFilterProtocol) { + WRITE_REG32(CM_ETH->MAC_L34CTLR, + (pstcL3L4FilterInit->u32DestPortFilter | pstcL3L4FilterInit->u32SrcPortFilter | + pstcL3L4FilterInit->u32PortFilterProtocol | pstcL3L4FilterInit->u32Ip6AddrFilterMask | + pstcL3L4FilterInit->u32DestAddrFilter | pstcL3L4FilterInit->u32SrcAddrFilter | + pstcL3L4FilterInit->u32AddrFilterProtocol)); + WRITE_REG32(CM_ETH->MAC_L3ADDRR0, pstcL3L4FilterInit->au32Ip6AddrFilterValue[0]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR1, pstcL3L4FilterInit->au32Ip6AddrFilterValue[1]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR2, pstcL3L4FilterInit->au32Ip6AddrFilterValue[2]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR3, pstcL3L4FilterInit->au32Ip6AddrFilterValue[3]); + } else { /* IPv4 protocol*/ + WRITE_REG32(CM_ETH->MAC_L34CTLR, + (pstcL3L4FilterInit->u32DestPortFilter | pstcL3L4FilterInit->u32SrcPortFilter | + pstcL3L4FilterInit->u32PortFilterProtocol | pstcL3L4FilterInit->u32Ip4DestAddrFilterMask | + pstcL3L4FilterInit->u32Ip4SrcAddrFilterMask | pstcL3L4FilterInit->u32DestAddrFilter | + pstcL3L4FilterInit->u32SrcAddrFilter | pstcL3L4FilterInit->u32AddrFilterProtocol)); + WRITE_REG32(CM_ETH->MAC_L3ADDRR0, pstcL3L4FilterInit->u32Ip4SrcAddrFilterValue); + WRITE_REG32(CM_ETH->MAC_L3ADDRR1, pstcL3L4FilterInit->u32Ip4DestAddrFilterValue); + } + WRITE_REG32(CM_ETH->MAC_L4PORTR, ((((uint32_t)pstcL3L4FilterInit->u16DestProtFilterValue) << + ETH_MAC_L4PORTR_L4DPVAL_POS) | pstcL3L4FilterInit->u16SrcProtFilterValue)); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_l3l4_filter_config_t to default values. + * @param [out] pstcL3L4FilterInit Pointer to a @ref stc_eth_l3l4_filter_config_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcL3L4FilterInit == NULL + */ +int32_t ETH_MAC_L3L4FilterStructInit(stc_eth_l3l4_filter_config_t *pstcL3L4FilterInit) +{ + int32_t i32Ret = LL_OK; + uint8_t i; + + if (NULL == pstcL3L4FilterInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcL3L4FilterInit->u32DestPortFilter = ETH_MAC_L4_DEST_PORT_FILTER_DISABLE; + pstcL3L4FilterInit->u32SrcPortFilter = ETH_MAC_L4_SRC_PORT_FILTER_DISABLE; + pstcL3L4FilterInit->u32PortFilterProtocol = ETH_MAC_L4_PORT_FILTER_PROTOCOL_TCP; + pstcL3L4FilterInit->u32Ip4DestAddrFilterMask = ETH_MAC_L3_DEST_ADDR_FILTER_MASK_NONE; + pstcL3L4FilterInit->u32Ip4SrcAddrFilterMask = ETH_MAC_L3_SRC_ADDR_FILTER_MASK_NONE; + pstcL3L4FilterInit->u32Ip6AddrFilterMask = ETH_MAC_L3_DEST_SRC_ADDR_FILTER_MASK_NONE; + pstcL3L4FilterInit->u32DestAddrFilter = ETH_MAC_L3_DEST_ADDR_FILTER_DISABLE; + pstcL3L4FilterInit->u32SrcAddrFilter = ETH_MAC_SRC_ADDR_FILTER_DISABLE; + pstcL3L4FilterInit->u32AddrFilterProtocol = ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV4; + pstcL3L4FilterInit->u16DestProtFilterValue = 0U; + pstcL3L4FilterInit->u16SrcProtFilterValue = 0U; + pstcL3L4FilterInit->u32Ip4DestAddrFilterValue = 0UL; + pstcL3L4FilterInit->u32Ip4SrcAddrFilterValue = 0UL; + for (i = 0U; i < 4U; i++) { + pstcL3L4FilterInit->au32Ip6AddrFilterValue[i] = 0UL; + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable MAC L3L4 Filter function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MAC_L3L4FilterCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_FLTCTLR_b.IPFE, enNewState); +} + +/** + * @brief Set L4 port filter protocol. + * @param [in] u32Protocol MAC L4 port filter protocol. + * This parameter can be one of the following values: + * @arg ETH_MAC_L4_PORT_FILTER_PROTOCOL_TCP: Port filter for TCP frame + * @arg ETH_MAC_L4_PORT_FILTER_PROTOCOL_UDP: Port filter for UDP frame + * @retval None + */ +void ETH_MAC_SetPortFilterProtocol(uint32_t u32Protocol) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_L4_PORT_FILTER_PROTOCOL(u32Protocol)); + + WRITE_REG32(bCM_ETH->MAC_L34CTLR_b.L4PEN, (u32Protocol >> ETH_MAC_L34CTLR_L4PEN_POS)); +} + +/** + * @brief Set L4 Destination port filter value. + * @param [in] u16Port The value of Destination port. + * @retval None + */ +void ETH_MAC_SetDestPortFilterValue(uint16_t u16Port) +{ + MODIFY_REG32(CM_ETH->MAC_L4PORTR, ETH_MAC_L4PORTR_L4DPVAL, ((uint32_t)u16Port << 16U)); +} + +/** + * @brief Set L4 Source port filter value. + * @param [in] u16Port The value of Source port. + * @retval None + */ +void ETH_MAC_SetSrcPortFilterValue(uint16_t u16Port) +{ + MODIFY_REG32(CM_ETH->MAC_L4PORTR, ETH_MAC_L4PORTR_L4SPVAL, u16Port); +} + +/** + * @brief Set L3 address filter protocol. + * @param [in] u32Protocol MAC L3 address filter protocol. + * This parameter can be one of the following values: + * @arg ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV4: Ip Address filter for IPv4 + * @arg ETH_MAC_L3_ADDR_FILTER_PROTOCOL_IPV6: Ip Address filter for IPv6 + * @retval None + */ +void ETH_MAC_SetAddrFilterProtocol(uint32_t u32Protocol) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MAC_L3_ADDR_FILTER_PROTOCOL(u32Protocol)); + + WRITE_REG32(bCM_ETH->MAC_L34CTLR_b.L3PEN, u32Protocol); +} + +/** + * @brief Set L3 Destination address filter value of IPv4. + * @param [in] u32Addr The value of Destination address. + * @retval None + */ +void ETH_MAC_SetIpv4DestAddrFilterValue(uint32_t u32Addr) +{ + WRITE_REG32(CM_ETH->MAC_L3ADDRR1, u32Addr); +} + +/** + * @brief Set L3 Source address filter value of IPv4. + * @param [in] u32Addr The value of Source address. + * @retval None + */ +void ETH_MAC_SetIpv4SrcAddrFilterValue(uint32_t u32Addr) +{ + WRITE_REG32(CM_ETH->MAC_L3ADDRR0, u32Addr); +} + +/** + * @brief Set L3 Destination/Source Address filter value of IPv6. + * @param [in] au32Addr Pointer to Destination/Source Address buffer(4 words). + * @retval int32_t: + * - LL_OK: Set Address filter value success + * - LL_ERR_INVD_PARAM: au32Addr == NULL + */ +int32_t ETH_MAC_SetIpv6AddrFilterValue(const uint32_t au32Addr[]) +{ + int32_t i32Ret = LL_OK; + + if (NULL == au32Addr) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + WRITE_REG32(CM_ETH->MAC_L3ADDRR0, au32Addr[0]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR1, au32Addr[1]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR2, au32Addr[2]); + WRITE_REG32(CM_ETH->MAC_L3ADDRR3, au32Addr[3]); + } + + return i32Ret; +} + +/******************************************************************************/ +/* DMA Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize DMA. + * @param None + * @retval None + */ +void ETH_DMA_DeInit(void) +{ + WRITE_REG32(CM_ETH->DMA_BUSMODR, 0x00020101UL); + WRITE_REG32(CM_ETH->DMA_OPRMODR, 0U); + WRITE_REG32(CM_ETH->DMA_INTENAR, 0U); + WRITE_REG32(CM_ETH->DMA_REVWDTR, 0U); + WRITE_REG32(CM_ETH->DMA_TXDLADR, 0U); + WRITE_REG32(CM_ETH->DMA_RXDLADR, 0U); +} + +/** + * @brief Initialize DMA. + * @param [in] pstcDmaInit Pointer to a @ref stc_eth_dma_init_t structure + * @retval int32_t: + * - LL_OK: DMA Initialize success + * - LL_ERR_INVD_PARAM: pstcDmaInit == NULL + */ +int32_t ETH_DMA_Init(const stc_eth_dma_init_t *pstcDmaInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_BURST_MD(pstcDmaInit->u32BurstMode)); + DDL_ASSERT(IS_ETH_DMA_ADDR_ALIGN(pstcDmaInit->u32AddrAlign)); + DDL_ASSERT(IS_ETH_DMA_RX_BURST_LEN(pstcDmaInit->u32RxBurstLen)); + DDL_ASSERT(IS_ETH_DMA_TX_BURST_LEN(pstcDmaInit->u32TxBurstLen)); + DDL_ASSERT(IS_ETH_DMA_ENHANCE_DESC(pstcDmaInit->u32EnhanceDesc)); + DDL_ASSERT(IS_ETH_DMA_DESC_SKIP_LEN(pstcDmaInit->u32DescSkipLen)); + DDL_ASSERT(IS_ETH_DMA_PRIO_ARBITRATION(pstcDmaInit->u32Arbitration)); + DDL_ASSERT(IS_ETH_DMA_DROP_CHECKSUM_ERR_FRAME(pstcDmaInit->u32DropChecksumErrorFrame)); + DDL_ASSERT(IS_ETH_DMA_RX_STORE_FORWARD(pstcDmaInit->u32ReceiveStoreForward)); + DDL_ASSERT(IS_ETH_DMA_FLUSH_RX_FRAME(pstcDmaInit->u32FlushReceiveFrame)); + DDL_ASSERT(IS_ETH_DMA_TRANS_STORE_FORWARD(pstcDmaInit->u32TransStoreForward)); + DDL_ASSERT(IS_ETH_DMA_TRANS_THRESHOLD(pstcDmaInit->u32TransThreshold)); + DDL_ASSERT(IS_ETH_DMA_FORWARD_ERR_FRAME(pstcDmaInit->u32ForwardErrorFrame)); + DDL_ASSERT(IS_ETH_DMA_FORWARD_UNDERSIZE_FRAME(pstcDmaInit->u32ForwardUndersizeFrame)); + DDL_ASSERT(IS_ETH_DMA_DROP_JUMBO_FRAME(pstcDmaInit->u32DropJumboFrame)); + DDL_ASSERT(IS_ETH_DMA_RX_THRESHOLD(pstcDmaInit->u32ReceiveThreshold)); + DDL_ASSERT(IS_ETH_DMA_SEC_FRAME_OPERA(pstcDmaInit->u32SecFrameOperate)); + + /* Set Bus mode register */ + MODIFY_REG32(CM_ETH->DMA_BUSMODR, ETH_DMA_BUSMODR_CLR_MASK, + (pstcDmaInit->u32BurstMode | pstcDmaInit->u32AddrAlign | pstcDmaInit->u32RxBurstLen | + pstcDmaInit->u32TxBurstLen | pstcDmaInit->u32EnhanceDesc | pstcDmaInit->u32DescSkipLen | + pstcDmaInit->u32Arbitration | ETH_DMA_BUSMODR_SPBL)); + /* Set Operation mode register */ + MODIFY_REG32(CM_ETH->DMA_OPRMODR, ETH_DMA_OPRMODR_CLR_MASK, + (pstcDmaInit->u32DropChecksumErrorFrame | pstcDmaInit->u32ReceiveStoreForward | + pstcDmaInit->u32FlushReceiveFrame | pstcDmaInit->u32TransStoreForward | + pstcDmaInit->u32TransThreshold | pstcDmaInit->u32ForwardErrorFrame | + pstcDmaInit->u32ForwardUndersizeFrame | pstcDmaInit->u32DropJumboFrame | + pstcDmaInit->u32ReceiveThreshold | pstcDmaInit->u32SecFrameOperate)); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_dma_init_t to default values. + * @param [out] pstcDmaInit Pointer to a @ref stc_eth_dma_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcDmaInit == NULL + */ +int32_t ETH_DMA_StructInit(stc_eth_dma_init_t *pstcDmaInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDmaInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDmaInit->u32BurstMode = ETH_DMA_BURST_MD_FIXED; + pstcDmaInit->u32AddrAlign = ETH_DMA_ADDR_ALIGN_ENABLE; + pstcDmaInit->u32RxBurstLen = ETH_DMA_RX_BURST_LEN_32BEAT; + pstcDmaInit->u32TxBurstLen = ETH_DMA_TX_BURST_LEN_32BEAT; + pstcDmaInit->u32EnhanceDesc = ETH_DMA_ENHANCE_DESC_ENABLE; + pstcDmaInit->u32DescSkipLen = 0U; + pstcDmaInit->u32Arbitration = ETH_DMA_ARBITRATION_LOOP_RXTX_1_1; + pstcDmaInit->u32DropChecksumErrorFrame = ETH_DMA_DROP_CHECKSUM_ERR_FRAME_ENABLE; + pstcDmaInit->u32ReceiveStoreForward = ETH_DMA_RX_STORE_FORWARD_ENABLE; + pstcDmaInit->u32FlushReceiveFrame = ETH_DMA_FLUSH_RX_FRAME_ENABLE; + pstcDmaInit->u32TransStoreForward = ETH_DMA_TRANS_STORE_FORWARD_ENABLE; + pstcDmaInit->u32TransThreshold = ETH_DMA_TRANS_THRESHOLD_64BYTE; + pstcDmaInit->u32ForwardErrorFrame = ETH_DMA_FORWARD_ERR_FRAME_DISABLE; + pstcDmaInit->u32ForwardUndersizeFrame = ETH_DMA_FORWARD_UNDERSIZE_FRAME_DISABLE; + pstcDmaInit->u32DropJumboFrame = ETH_DMA_DROP_JUMBO_FRAME_DISABLE; + pstcDmaInit->u32ReceiveThreshold = ETH_DMA_RX_THRESHOLD_64BYTE; + pstcDmaInit->u32SecFrameOperate = ETH_DMA_SEC_FRAME_OPERA_ENABLE; + } + + return i32Ret; +} + +/** + * @brief Set DMA software reset. + * @param None + * @retval int32_t: + * - LL_OK: Software reset success + * - LL_ERR_TIMEOUT: Reset timeout + */ +int32_t ETH_DMA_SoftwareReset(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + WRITE_REG32(bCM_ETH->DMA_BUSMODR_b.SWR, 1U); + u32Count = ETH_SW_RST_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->DMA_BUSMODR_b.SWR)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @brief Set DMA Transmit priority ratio. + * @param [in] u32Ratio Priority ratio + * This parameter can be one of the following values: + * @arg ETH_DMA_ARBITRATION_LOOP_RXTX_1_1: Rx:Tx = 1:1 + * @arg ETH_DMA_ARBITRATION_LOOP_RXTX_2_1: Rx:Tx = 2:1 + * @arg ETH_DMA_ARBITRATION_LOOP_RXTX_3_1: Rx:Tx = 3:1 + * @arg ETH_DMA_ARBITRATION_LOOP_RXTX_4_1: Rx:Tx = 4:1 + * @arg ETH_DMA_ARBITRATION_LOOP_TXRX_1_1: Tx:Rx = 1:1 + * @arg ETH_DMA_ARBITRATION_LOOP_TXRX_2_1: Tx:Rx = 2:1 + * @arg ETH_DMA_ARBITRATION_LOOP_TXRX_3_1: Tx:Rx = 3:1 + * @arg ETH_DMA_ARBITRATION_LOOP_TXRX_4_1: Tx:Rx = 4:1 + * @arg ETH_DMA_ARBITRATION_FIXED_RX_PRIOR_TX: Fixed priority: Rx is higher than Tx + * @arg ETH_DMA_ARBITRATION_FIXED_TX_PRIOR_RX: Fixed priority: Tx is higher than Rx + * @retval None + */ +void ETH_DMA_SetTransPriorityRatio(uint32_t u32Ratio) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_PRIO_ARBITRATION(u32Ratio)); + + MODIFY_REG32(CM_ETH->DMA_BUSMODR, (ETH_DMA_BUSMODR_TXPR | ETH_DMA_BUSMODR_PRAT | ETH_DMA_BUSMODR_DMAA), u32Ratio); +} + +/** + * @brief Set DMA Rx watchdog counter. + * @param [in] u8Value The value of Watchdog timer + * @retval None + */ +void ETH_DMA_SetRxWatchdogCounter(uint8_t u8Value) +{ + WRITE_REG32(CM_ETH->DMA_REVWDTR, u8Value); +} + +/** + * @brief Flush transmit FIFO. + * @param None + * @retval int32_t: + * - LL_OK: Flush transmit FIFO success + * - LL_ERR_TIMEOUT: Flush timeout + */ +int32_t ETH_DMA_FlushTransFIFO(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + WRITE_REG32(bCM_ETH->DMA_OPRMODR_b.FTF, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->DMA_OPRMODR_b.FTF)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA transmit. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_DMA_TransCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->DMA_OPRMODR_b.STT, enNewState); +} + +/** + * @brief Enable or disable DMA receive. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_DMA_ReceiveCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->DMA_OPRMODR_b.STR, enNewState); +} + +/** + * @brief Enable or disable DMA interrupt. + * @param [in] u32IntType DMA interrupt source + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_INT_NIE: Normal interrupt summary + * @arg ETH_DMA_INT_AIE: Abnormal interrupt summary + * @arg ETH_DMA_INT_ERE: Early receive interrupt + * @arg ETH_DMA_INT_FBE: Fatal bus error interrupt + * @arg ETH_DMA_INT_ETE: Early transmit interrupt + * @arg ETH_DMA_INT_RWE: Receive watchdog timeout interrupt + * @arg ETH_DMA_INT_RSE: Receive process stopped interrupt + * @arg ETH_DMA_INT_RUE: Receive buffer unavailable interrupt + * @arg ETH_DMA_INT_RIE: Receive interrupt + * @arg ETH_DMA_INT_UNE: Transmit Underflow interrupt + * @arg ETH_DMA_INT_OVE: Receive Overflow interrupt + * @arg ETH_DMA_INT_TJE: Transmit jabber timeout interrupt + * @arg ETH_DMA_INT_TUE: Transmit buffer unavailable interrupt + * @arg ETH_DMA_INT_TSE: Transmit process stopped interrupt + * @arg ETH_DMA_INT_TIE: Transmit interrupt + * @arg ETH_DMA_INT_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_DMA_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(CM_ETH->DMA_INTENAR, u32IntType); + } else { + CLR_REG32_BIT(CM_ETH->DMA_INTENAR, u32IntType); + } +} + +/** + * @brief Get DMA flag status. + * @param [in] u32Flag DMA flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_FLAG_PTPS: Time-stamp trigger status + * @arg ETH_DMA_FLAG_PMTS: PMT trigger status + * @arg ETH_DMA_FLAG_MMCS: MMC trigger status + * @arg ETH_DMA_FLAG_NIS: Normal interrupt summary flag + * @arg ETH_DMA_FLAG_AIS: Abnormal interrupt summary flag + * @arg ETH_DMA_FLAG_ERS: Early receive flag + * @arg ETH_DMA_FLAG_FBS: Fatal bus error flag + * @arg ETH_DMA_FLAG_ETS: Early transmit flag + * @arg ETH_DMA_FLAG_RWS: Receive watchdog timeout flag + * @arg ETH_DMA_FLAG_RSS: Receive stopped flag + * @arg ETH_DMA_FLAG_RUS: Receive buffer unavailable flag + * @arg ETH_DMA_FLAG_RIS: Receive flag + * @arg ETH_DMA_FLAG_UNS: Transmit Underflow flag + * @arg ETH_DMA_FLAG_OVS: Receive Overflow flag + * @arg ETH_DMA_FLAG_TJS: Transmit jabber timeout flag + * @arg ETH_DMA_FLAG_TUS: Transmit buffer unavailable flag + * @arg ETH_DMA_FLAG_TSS: Transmit stopped flag + * @arg ETH_DMA_FLAG_TIS: Transmit interrupt flag + * @arg ETH_DMA_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_DMA_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->DMA_DMASTSR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear DMA flag. + * @param [in] u32Flag DMA flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_FLAG_NIS: Normal interrupt summary flag + * @arg ETH_DMA_FLAG_AIS: Abnormal interrupt summary flag + * @arg ETH_DMA_FLAG_ERS: Early receive flag + * @arg ETH_DMA_FLAG_FBS: Fatal bus error flag + * @arg ETH_DMA_FLAG_ETS: Early transmit flag + * @arg ETH_DMA_FLAG_RWS: Receive watchdog timeout flag + * @arg ETH_DMA_FLAG_RSS: Receive stopped flag + * @arg ETH_DMA_FLAG_RUS: Receive buffer unavailable flag + * @arg ETH_DMA_FLAG_RIS: Receive flag + * @arg ETH_DMA_FLAG_UNS: Transmit Underflow flag + * @arg ETH_DMA_FLAG_OVS: Receive Overflow flag + * @arg ETH_DMA_FLAG_TJS: Transmit jabber timeout flag + * @arg ETH_DMA_FLAG_TUS: Transmit buffer unavailable flag + * @arg ETH_DMA_FLAG_TSS: Transmit stopped flag + * @arg ETH_DMA_FLAG_TIS: Transmit interrupt flag + * @arg ETH_DMA_FLAG_CLR_ALL: All of the above + * @retval None + */ +void ETH_DMA_ClearStatus(uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_CLR_FLAG(u32Flag)); + + WRITE_REG32(CM_ETH->DMA_DMASTSR, u32Flag); +} + +/** + * @brief Get DMA overflow flag status. + * @param [in] u32Flag DMA overflow flag type + * This parameter can be one of the following values: + * @arg ETH_DMA_OVF_RXFIFO_CNT: Overflow bit for FIFO overflow counter + * @arg ETH_DMA_OVF_MISS_FRAME_CNT: Overflow bit for miss frame counter + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_DMA_GetOvfStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_MISS_FRAME_TYPE(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->DMA_RFRCNTR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/******************************************************************************/ +/* DMA descriptor Functions */ +/******************************************************************************/ +/** + * @brief Initializes DMA Tx descriptor in chain mode. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] astcTxDescTab Pointer to the first Tx desc list + * @param [in] au8TxBuf Pointer to the first TxBuffer list + * @param [in] u32TxBufCnt Number of the Tx desc in the list + * @retval int32_t: + * - LL_OK: Initializes Tx chain mode success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL or astcTxDescTab == NULL or au8TxBuf == NULL or u32TxBufCnt == 0 + */ +int32_t ETH_DMA_TxDescListInit(stc_eth_handle_t *pstcEthHandle, stc_eth_dma_desc_t astcTxDescTab[], + const uint8_t au8TxBuf[], uint32_t u32TxBufCnt) +{ + uint32_t i; + stc_eth_dma_desc_t *pstcTxDesc; + int32_t i32Ret = LL_OK; + + if ((NULL == pstcEthHandle) || (NULL == astcTxDescTab) || (NULL == au8TxBuf) || (0UL == u32TxBufCnt)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Set the DMATxDesc pointer with the first in the astcTxDescTab list */ + pstcEthHandle->stcTxDesc = astcTxDescTab; + /* Fill each DMATxDesc descriptor */ + for (i = 0U; i < u32TxBufCnt; i++) { + pstcTxDesc = &astcTxDescTab[i]; + /* Set Second Address Chained */ + pstcTxDesc->u32ControlStatus = ETH_DMA_TXDESC_TSAC; + /* Set Buffer1 address pointer */ + pstcTxDesc->u32Buf1Addr = (uint32_t)(&au8TxBuf[i * ETH_TX_BUF_SIZE]); + /* Set the DMA Tx descriptors checksum insertion */ + if (ETH_MAC_CHECKSUM_MD_HW == pstcEthHandle->stcCommInit.u32ChecksumMode) { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_CIC_TCPUDPICMP_FULL); + } + /* Initialize the next descriptor with the Next Descriptor Polling */ + if (i < (u32TxBufCnt - 1U)) { + pstcTxDesc->u32Buf2NextDescAddr = (uint32_t)(&astcTxDescTab[i + 1U]); + } else { + pstcTxDesc->u32Buf2NextDescAddr = (uint32_t)astcTxDescTab; + } + } + /* Set Transmit Descriptor List Address Register */ + WRITE_REG32(CM_ETH->DMA_TXDLADR, (uint32_t)astcTxDescTab); + } + + return i32Ret; +} + +/** + * @brief Initializes DMA Rx descriptor in chain mode. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] astcRxDescTab Pointer to the first Rx desc list + * @param [in] au8RxBuf Pointer to the first RxBuffer list + * @param [in] u32RxBufCnt Number of the Rx desc in the list + * @retval int32_t: + * - LL_OK: Initializes Rx chain mode success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL or astcRxDescTab == NULL or au8RxBuf == NULL or u32RxBufCnt == 0 + */ +int32_t ETH_DMA_RxDescListInit(stc_eth_handle_t *pstcEthHandle, stc_eth_dma_desc_t astcRxDescTab[], + const uint8_t au8RxBuf[], uint32_t u32RxBufCnt) +{ + uint32_t i; + stc_eth_dma_desc_t *pstcRxDesc; + int32_t i32Ret = LL_OK; + + if ((NULL == pstcEthHandle) || (NULL == astcRxDescTab) || (NULL == au8RxBuf) || (0UL == u32RxBufCnt)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Set the DMARxDesc pointer with the first in the astcRxDescTab list */ + pstcEthHandle->stcRxDesc = astcRxDescTab; + /* Fill each DMARxDesc descriptor */ + for (i = 0UL; i < u32RxBufCnt; i++) { + pstcRxDesc = &astcRxDescTab[i]; + /* Set Own bit of the Rx descriptor */ + pstcRxDesc->u32ControlStatus = ETH_DMA_RXDESC_OWN; + /* Set Buffer1 size and Second Address Chained */ + pstcRxDesc->u32ControlBufSize = ETH_RX_BUF_SIZE | ETH_DMA_RXDESC_RSAC; + /* Set Buffer1 address pointer */ + pstcRxDesc->u32Buf1Addr = (uint32_t)(&au8RxBuf[i * ETH_RX_BUF_SIZE]); + /* Set the DMA Rx Descriptor interrupt */ + if (ETH_RX_MD_INT == pstcEthHandle->stcCommInit.u32ReceiveMode) { + CLR_REG32_BIT(pstcRxDesc->u32ControlBufSize, ETH_DMA_RXDESC_DIC); + } + /* Initialize the next descriptor with the Next Descriptor Polling */ + if (i < (u32RxBufCnt - 1U)) { + pstcRxDesc->u32Buf2NextDescAddr = (uint32_t)(&astcRxDescTab[i + 1U]); + } else { + pstcRxDesc->u32Buf2NextDescAddr = (uint32_t)astcRxDescTab; + } + } + /* Set Receive Descriptor List Address Register */ + WRITE_REG32(CM_ETH->DMA_RXDLADR, (uint32_t)astcRxDescTab); + } + + return i32Ret; +} + +/** + * @brief Set DMA transmit frame. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @param [in] u32FrameLen Total of data to be transmit + * @retval int32_t: + * - LL_OK: Set transmit frame success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL + * - LL_ERR_INVD_MD: Descriptor is owned by the DMA + */ +int32_t ETH_DMA_SetTransFrame(stc_eth_handle_t *pstcEthHandle, uint32_t u32FrameLen) +{ + uint32_t i; + uint32_t u32BufCnt; + uint32_t u32Size; + int32_t i32Ret = LL_OK; + + if ((NULL == pstcEthHandle) || (0U == u32FrameLen)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check if the descriptor is owned by the CPU */ + if (0UL != (pstcEthHandle->stcTxDesc->u32ControlStatus & ETH_DMA_TXDESC_OWN)) { + i32Ret = LL_ERR_INVD_MD; + } else { + /* Get the number of needed Tx buffers for the current frame */ + if (u32FrameLen > ETH_TX_BUF_SIZE) { + u32BufCnt = u32FrameLen / ETH_TX_BUF_SIZE; + if (0UL != (u32FrameLen % ETH_TX_BUF_SIZE)) { + u32BufCnt++; + } + } else { + u32BufCnt = 1U; + } + + if (1U == u32BufCnt) { + /* Set FIRST and LAST segment */ + SET_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, (ETH_DMA_TXDESC_TFS | ETH_DMA_TXDESC_TLS)); + /* Set frame size */ + MODIFY_REG32(pstcEthHandle->stcTxDesc->u32ControlBufSize, ETH_DMA_TXDESC_TBS1, + (u32FrameLen & ETH_DMA_TXDESC_TBS1)); + /* Set Own bit of the Tx descriptor */ + SET_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_OWN); + /* Point to next descriptor */ + pstcEthHandle->stcTxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcTxDesc->u32Buf2NextDescAddr); + } else { + for (i = 0U; i < u32BufCnt; i++) { + /* Clear FIRST and LAST segment bits */ + CLR_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, + (ETH_DMA_TXDESC_TFS | ETH_DMA_TXDESC_TLS)); + if (0U == i) { + /* Set the FIRST segment bit */ + SET_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_TFS); + } + if ((u32BufCnt - 1U) == i) { + /* Set the last segment bit */ + SET_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_TLS); + u32Size = u32FrameLen - ((u32BufCnt - 1U) * ETH_TX_BUF_SIZE); + MODIFY_REG32(pstcEthHandle->stcTxDesc->u32ControlBufSize, ETH_DMA_TXDESC_TBS1, + (u32Size & ETH_DMA_TXDESC_TBS1)); + } else { + /* Set frame size */ + MODIFY_REG32(pstcEthHandle->stcTxDesc->u32ControlBufSize, ETH_DMA_TXDESC_TBS1, + (ETH_TX_BUF_SIZE & ETH_DMA_TXDESC_TBS1)); + } + + /* Set Own bit of the Tx descriptor */ + SET_REG32_BIT(pstcEthHandle->stcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_OWN); + /* Pointer to next descriptor */ + pstcEthHandle->stcTxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcTxDesc->u32Buf2NextDescAddr); + } + } + + /* When Tx Buffer unavailable flag is set: clear it and resume transmission */ + if (0UL != (READ_REG32_BIT(CM_ETH->DMA_DMASTSR, ETH_DMA_FLAG_TUS))) { + /* Clear DMA TUS flag */ + WRITE_REG32(CM_ETH->DMA_DMASTSR, ETH_DMA_FLAG_TUS); + /* Resume DMA transmission */ + WRITE_REG32(CM_ETH->DMA_TXPOLLR, 0UL); + } + } + } + + return i32Ret; +} + +/** + * @brief Get DMA receive frame. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @retval int32_t: + * - LL_OK: Get receive frame success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL + * - LL_ERR: Not completed frame received + */ +int32_t ETH_DMA_GetReceiveFrame(stc_eth_handle_t *pstcEthHandle) +{ + int32_t i32Ret = LL_ERR; + + if (NULL == pstcEthHandle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check if segment is not owned by DMA */ + if (0UL == (pstcEthHandle->stcRxDesc->u32ControlStatus & ETH_DMA_RXDESC_OWN)) { + /* Check if last segment */ + if (0UL != (pstcEthHandle->stcRxDesc->u32ControlStatus & ETH_DMA_RXDESC_RLS)) { + pstcEthHandle->stcRxFrame.u32SegCount++; + pstcEthHandle->stcRxFrame.pstcLSDesc = pstcEthHandle->stcRxDesc; + /* Check if last segment is first segment */ + if (1U == pstcEthHandle->stcRxFrame.u32SegCount) { + pstcEthHandle->stcRxFrame.pstcFSDesc = pstcEthHandle->stcRxDesc; + } + + /* Get the Frame Length of the received packet: Strip FCS */ + pstcEthHandle->stcRxFrame.u32Len = ((pstcEthHandle->stcRxDesc->u32ControlStatus & + ETH_DMA_RXDESC_FRAL) >> ETH_DMA_RXDESC_FRAME_LEN_SHIFT) - 4U; + /* Get the address of the buffer start address */ + pstcEthHandle->stcRxFrame.u32Buf = (pstcEthHandle->stcRxFrame.pstcFSDesc)->u32Buf1Addr; + /* Pointer to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + /* Get success */ + i32Ret = LL_OK; + } else if (0UL != (pstcEthHandle->stcRxDesc->u32ControlStatus & ETH_DMA_RXDESC_RFS)) { /* Check if first segment */ + pstcEthHandle->stcRxFrame.pstcFSDesc = pstcEthHandle->stcRxDesc; + pstcEthHandle->stcRxFrame.pstcLSDesc = NULL; + pstcEthHandle->stcRxFrame.u32SegCount = 1U; + /* Point to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + } else { /* Check if intermediate segment */ + pstcEthHandle->stcRxFrame.u32SegCount++; + /* Point to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + } + } + } + + return i32Ret; +} + +/** + * @brief Get DMA receive frame in interrupt mode. + * @param [in] pstcEthHandle Pointer to a @ref stc_eth_handle_t structure + * @retval int32_t: + * - LL_OK: Get receive frame success + * - LL_ERR_INVD_PARAM: pstcEthHandle == NULL + * - LL_ERR: Not completed frame received + */ +int32_t ETH_DMA_GetReceiveFrame_Int(stc_eth_handle_t *pstcEthHandle) +{ + uint32_t u32DescCnt = 0U; + int32_t i32Ret = LL_ERR; + + if (NULL == pstcEthHandle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Scan descriptor owned by CPU */ + while ((0UL == (pstcEthHandle->stcRxDesc->u32ControlStatus & ETH_DMA_RXDESC_OWN)) && + (u32DescCnt < ETH_RX_BUF_SIZE)) { + u32DescCnt++; + /* Check if first segment in frame */ + if (ETH_DMA_RXDESC_RFS == (pstcEthHandle->stcRxDesc->u32ControlStatus & + (ETH_DMA_RXDESC_RFS | ETH_DMA_RXDESC_RLS))) { + pstcEthHandle->stcRxFrame.pstcFSDesc = pstcEthHandle->stcRxDesc; + pstcEthHandle->stcRxFrame.pstcLSDesc = NULL; + pstcEthHandle->stcRxFrame.u32SegCount = 1U; + /* Point to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + } else if (0UL == (pstcEthHandle->stcRxDesc->u32ControlStatus & (ETH_DMA_RXDESC_RFS | ETH_DMA_RXDESC_RLS))) { + /* Check if intermediate segment */ + pstcEthHandle->stcRxFrame.u32SegCount++; + /* Point to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + } else { /* Last segment */ + pstcEthHandle->stcRxFrame.u32SegCount++; + /* Last segment */ + pstcEthHandle->stcRxFrame.pstcLSDesc = pstcEthHandle->stcRxDesc; + /* Check if last segment is first segment */ + if (1U == pstcEthHandle->stcRxFrame.u32SegCount) { + pstcEthHandle->stcRxFrame.pstcFSDesc = pstcEthHandle->stcRxDesc; + } + + /* Get the Frame Length of the received packet: Strip FCS */ + pstcEthHandle->stcRxFrame.u32Len = ((pstcEthHandle->stcRxDesc->u32ControlStatus & + ETH_DMA_RXDESC_FRAL) >> ETH_DMA_RXDESC_FRAME_LEN_SHIFT) - 4U; + /* Get the address of the buffer start address */ + pstcEthHandle->stcRxFrame.u32Buf = (pstcEthHandle->stcRxFrame.pstcFSDesc)->u32Buf1Addr; + /* Pointer to next descriptor */ + pstcEthHandle->stcRxDesc = (stc_eth_dma_desc_t *)(pstcEthHandle->stcRxDesc->u32Buf2NextDescAddr); + /* Get success */ + i32Ret = LL_OK; + break; + } + } + } + + return i32Ret; +} + +/** + * @brief Set DMA Tx descriptor own bit. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Owner DMA Tx descriptor owner + * This parameter can be one of the following values: + * @arg ETH_DMA_DESC_OWN_CPU: Descriptor is owned by CPU + * @arg ETH_DMA_DESC_OWN_DMA: Descriptor is owned by DMA + * @retval int32_t: + * - LL_OK: Set Tx descriptor own bit success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_SetTxDescOwn(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Owner) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_DESC_OWN(u32Owner)); + + if (ETH_DMA_DESC_OWN_CPU != u32Owner) { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_OWN); + } else { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_OWN); + } + } + + return i32Ret; +} + +/** + * @brief Set DMA Tx descriptor buffer size. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u8BufNum Buffer sequence number + * This parameter can be one of the following values: + * @arg ETH_DMA_DESC_BUF1: DMA Tx Desc Buffer1 + * @arg ETH_DMA_DESC_BUF2: DMA Tx Desc Buffer2 + * @param [in] u32BufSize DMA Tx buffer size + * @retval int32_t: + * - LL_OK: Set Tx descriptor buffer size success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_SetTxDescBufSize(stc_eth_dma_desc_t *pstcTxDesc, uint8_t u8BufNum, uint32_t u32BufSize) +{ + int32_t i32Ret = LL_OK; + uint32_t u32ShiftBit = 0UL; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_DESC_BUF(u8BufNum)); + DDL_ASSERT(IS_ETH_DMA_TXDESC_BUF_SIZE(u32BufSize)); + + /* DMA Tx Desc buffer2 */ + if (ETH_DMA_DESC_BUF1 != u8BufNum) { + u32ShiftBit = ETH_DMA_DESC_BUF2_SIZE_SHIFT; + } + MODIFY_REG32(pstcTxDesc->u32ControlBufSize, (ETH_DMA_TXDESC_TBS1 << u32ShiftBit), + (u32BufSize << u32ShiftBit)); + } + + return i32Ret; +} + +/** + * @brief Configure DMA Tx descriptor checksum insert. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32ChecksumMode Checksum insert mode + * This parameter can be one of the following values: + * @arg ETH_DMA_TXDESC_CHECKSUM_BYPASS: Checksum Engine is bypassed + * @arg ETH_DMA_TXDESC_CHECKSUM_IPV4_HEADER: IPv4 header checksum insertion + * @arg ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_SEGMENT: TCP/UDP/ICMP Checksum Insertion calculated over segment only + * @arg ETH_DMA_TXDESC_CHECKSUM_TCPUDPICMP_FULL: TCP/UDP/ICMP Checksum Insertion fully calculated + * @retval int32_t: + * - LL_OK: Configure Tx descriptor checksum insert success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescChecksumInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32ChecksumMode) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_TXDESC_CHECKSUM_CTRL(u32ChecksumMode)); + + MODIFY_REG32(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_CIC, u32ChecksumMode); + } + + return i32Ret; +} + +/** + * @brief Configure DMA Tx descriptor VLAN insert. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32VlanMode VLAN insert mode + * This parameter can be one of the following values: + * @arg ETH_DMA_TXDESC_VLAN_BYPASS: VLAN Insertion is bypassed + * @arg ETH_DMA_TXDESC_VLAN_REMOVE_TAG: Remove Tag and Type fields in VLAN frame + * @arg ETH_DMA_TXDESC_VLAN_INSERT_TAG: Insert VLAN Tag value in ETH_MAC_VTACTLR Register into transmit frame + * @arg ETH_DMA_TXDESC_VLAN_REPLACE_TAG: Replace VLAN tag value in transmit frame with VLAN tag value in ETH_MAC_VTACTLR register + * @retval int32_t: + * - LL_OK: Configure Tx descriptor VLAN insert success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescVlanInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32VlanMode) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_TXDESC_VLAN_CTRL(u32VlanMode)); + + MODIFY_REG32(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_VLANC, u32VlanMode); + } + + return i32Ret; +} + +/** + * @brief Configure DMA Tx descriptor SA insert. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Mode SA insert mode + * This parameter can be one of the following values: + * @arg ETH_DMA_TXDESC_SAIRC_BYPASS: Source Address Insertion or Replace Control is bypassed + * @arg ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR0: Insert address value in MAC address register 0 into transmit frame as SA address + * @arg ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR0: Replace SA address in transmit frame with address value in MAC address register 0 + * @arg ETH_DMA_TXDESC_SAIRC_INSTER_MACADDR1: Insert address value in MAC address register 1 into transmit frame as SA address + * @arg ETH_DMA_TXDESC_SAIRC_REPLACE_MACADDR1: Replace SA address in transmit frame with address value in MAC address register 1 + * @retval int32_t: + * - LL_OK: Configure Tx descriptor SA insert success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescSrcAddrInsertConfig(stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Mode) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_TXDESC_SRC_ADDR_CTRL(u32Mode)); + + MODIFY_REG32(pstcTxDesc->u32ControlBufSize, ETH_DMA_TXDESC_SAIRC, u32Mode); + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Tx descriptor add CRC. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Configure Tx add CRC success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescCrcCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_DCRC); + } else { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_DCRC); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Tx descriptor padding. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Configure Tx padding success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescPadCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_DPAD); + } else { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_DPAD); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Tx descriptor timestamp. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Configure Tx padding success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescTimestamp(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_TTSE); + } else { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_TTSE); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Tx descriptor replace CRC. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Configure Tx replace CRC success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescReplaceCrcCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_CRCR); + } else { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_CRCR); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Tx finished interrupt. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Configure Tx interrupt configure success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL + */ +int32_t ETH_DMA_TxDescIntCmd(stc_eth_dma_desc_t *pstcTxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_IOC); + } else { + CLR_REG32_BIT(pstcTxDesc->u32ControlStatus, ETH_DMA_TXDESC_IOC); + } + } + + return i32Ret; +} + +/** + * @brief Get DMA Tx descriptor flag status. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Flag DMA Tx descriptor flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_TXDESC_OWN: OWN bit + * @arg ETH_DMA_TXDESC_IOC: Interrupt on Completion + * @arg ETH_DMA_TXDESC_TLS: Transmit Last Segment + * @arg ETH_DMA_TXDESC_TFS: Transmit First Segment + * @arg ETH_DMA_TXDESC_DCRC: Disable CRC + * @arg ETH_DMA_TXDESC_DPAD: Disable Padding + * @arg ETH_DMA_TXDESC_TTSE: Transmit Time Stamp Enable + * @arg ETH_DMA_TXDESC_CRCR: CRC Replace Control + * @arg ETH_DMA_TXDESC_TER: Transmit End of Ring + * @arg ETH_DMA_TXDESC_TSAC: Second Address Chained + * @arg ETH_DMA_TXDESC_TTSS: Tx Time Stamp Status + * @arg ETH_DMA_TXDESC_IHE: IP Header Error + * @arg ETH_DMA_TXDESC_ETSUM: Tx Error summary + * @arg ETH_DMA_TXDESC_JTE: Jabber Timeout Error + * @arg ETH_DMA_TXDESC_FFF: Frame Flushed + * @arg ETH_DMA_TXDESC_TPCE: Payload Checksum Error + * @arg ETH_DMA_TXDESC_LOCE: Loss Carrier Error + * @arg ETH_DMA_TXDESC_NCE: No Carrier Error + * @arg ETH_DMA_TXDESC_TLCE: Late Collision Error + * @arg ETH_DMA_TXDESC_ECE: Excessive Collision Error + * @arg ETH_DMA_TXDESC_VLF: VLAN Frame + * @arg ETH_DMA_TXDESC_EDE: Excessive Deferral Error + * @arg ETH_DMA_TXDESC_UDE: Underflow Error + * @arg ETH_DMA_TXDESC_DEE: Deferred Error + * @arg ETH_DMA_TXDESC_STATUS_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_DMA_GetTxDescStatus(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_TXDESC_STATUS(u32Flag)); + + if (NULL != pstcTxDesc) { + if (0UL != (pstcTxDesc->u32ControlStatus & u32Flag)) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Get DMA Tx descriptor collision count + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32Count Pointer to DMA Tx collision count + * @retval int32_t: + * - LL_OK: Get collision count success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL or pu32Count == NULL + */ +int32_t ETH_DMA_GetTxDescCollisionCount(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t *pu32Count) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcTxDesc) || (NULL == pu32Count)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32Count = (pstcTxDesc->u32ControlStatus >> ETH_DMA_TXDESC_COLLISION_CNT_SHIFT) & ((uint32_t)0x0000000FUL); + } + + return i32Ret; +} + +/** + * @brief Get DMA Tx descriptor timestamp. + * @param [in] pstcTxDesc Pointer to a DMA Tx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32High Timestamp high bit time + * @param [out] pu32Low Timestamp low bit time + * @retval int32_t: + * - LL_OK: Get timestamp success + * - LL_ERR_INVD_PARAM: pstcTxDesc == NULL or pu32High == NULL or pu32Low == NULL + */ +int32_t ETH_DMA_GetTxDescTimeStamp(const stc_eth_dma_desc_t *pstcTxDesc, uint32_t *pu32High, uint32_t *pu32Low) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcTxDesc) || (NULL == pu32High) || (NULL == pu32Low)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32Low = pstcTxDesc->u32TimestampLow; + *pu32High = pstcTxDesc->u32TimestampHigh; + } + + return i32Ret; +} + +/** + * @brief Set DMA Rx descriptor own bit. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Owner DMA Rx descriptor owner + * This parameter can be one of the following values: + * @arg ETH_DMA_DESC_OWN_CPU: Descriptor is owned by CPU + * @arg ETH_DMA_DESC_OWN_DMA: Descriptor is owned by DMA + * @retval int32_t: + * - LL_OK: Set Rx descriptor own bit success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL + */ +int32_t ETH_DMA_SetRxDescOwn(stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Owner) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_DESC_OWN(u32Owner)); + + if (ETH_DMA_DESC_OWN_CPU != u32Owner) { + SET_REG32_BIT(pstcRxDesc->u32ControlStatus, ETH_DMA_RXDESC_OWN); + } else { + CLR_REG32_BIT(pstcRxDesc->u32ControlStatus, ETH_DMA_RXDESC_OWN); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable DMA Rx finished interrupt. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Rx interrupt configure success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL + */ +int32_t ETH_DMA_RxDescIntCmd(stc_eth_dma_desc_t *pstcRxDesc, en_functional_state_t enNewState) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRxDesc) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(pstcRxDesc->u32ControlBufSize, ETH_DMA_RXDESC_DIC); + } else { + SET_REG32_BIT(pstcRxDesc->u32ControlBufSize, ETH_DMA_RXDESC_DIC); + } + } + + return i32Ret; +} + +/** + * @brief Get DMA Rx descriptor flag status. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Flag DMA Rx descriptor flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_RXDESC_OWN: OWN bit + * @arg ETH_DMA_RXDESC_DAF: DA Filter Fail for the received frame + * @arg ETH_DMA_RXDESC_ERSUM: Rx Error summary + * @arg ETH_DMA_RXDESC_DPE: Descriptor Error + * @arg ETH_DMA_RXDESC_SAF: SA Filter Fail for the received frame + * @arg ETH_DMA_RXDESC_LEE: Length Error + * @arg ETH_DMA_RXDESC_OVE: Overflow Error + * @arg ETH_DMA_RXDESC_VLAT VLAN Tag + * @arg ETH_DMA_RXDESC_RFS: First descriptor + * @arg ETH_DMA_RXDESC_RLS: Last descriptor + * @arg ETH_DMA_RXDESC_IPE_TSPA_GF: COE Error or Time stamp valid or jumbo frame + * @arg ETH_DMA_RXDESC_RLCE: Late collision Error + * @arg ETH_DMA_RXDESC_FRAT: Frame type + * @arg ETH_DMA_RXDESC_WTE: Receive Watchdog Timeout + * @arg ETH_DMA_RXDESC_REE: Receive error + * @arg ETH_DMA_RXDESC_DBE: Dribble bit error + * @arg ETH_DMA_RXDESC_CRE: CRC error + * @arg ETH_DMA_RXDESC_DAS_ESA: MAC Address Filter/Status bit extension + * @arg ETH_DMA_RXDESC_STATUS_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_DMA_GetRxDescStatus(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_RXDESC_STATUS(u32Flag)); + + if (NULL != pstcRxDesc) { + if (0UL != (pstcRxDesc->u32ControlStatus & u32Flag)) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Get DMA Rx descriptor extend flag status. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [in] u32Flag DMA Rx descriptor extend flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_DMA_RXDESC_L4FMS: L4 Port Filter Status + * @arg ETH_DMA_RXDESC_L3FMS: L3 Address Filter Status + * @arg ETH_DMA_RXDESC_TSPD: Discard Time Stamp + * @arg ETH_DMA_RXDESC_PTPV: PTP Version + * @arg ETH_DMA_RXDESC_PTPFT: PTP Frame Type + * @arg ETH_DMA_RXDESC_IPV6DR: IPv6 Packet Received + * @arg ETH_DMA_RXDESC_IPV4DR: IPv4 Packet Received + * @arg ETH_DMA_RXDESC_IPCB: COE engine Bypassed + * @arg ETH_DMA_RXDESC_IPPE: IP Payload Error + * @arg ETH_DMA_RXDESC_IPHE: IP Header Error + * @arg ETH_DMA_RXDESC_EXTEND_STATUS_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_DMA_GetRxDescExtendStatus(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_RXDESC_EXTEND_STATUS(u32Flag)); + + if (NULL != pstcRxDesc) { + if (0UL != (pstcRxDesc->u32ExtendStatus & u32Flag)) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Get DMA Rx descriptor payload type. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32PayloadType Pointer to DMA Rx payload type + * The payload type may be one of the following values: + * - ETH_DMA_RXDESC_IPPT_UNKNOWN: Unknown + * - ETH_DMA_RXDESC_IPPT_UDP: UDP + * - ETH_DMA_RXDESC_IPPT_TCP: TCP + * - ETH_DMA_RXDESC_IPPT_ICMP: ICMP + * @retval int32_t: + * - LL_OK: Get payload type success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL or pu32PayloadType == NULL + */ +int32_t ETH_DMA_GetRxDescPayloadType(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32PayloadType) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcRxDesc) || (NULL == pu32PayloadType)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32PayloadType = pstcRxDesc->u32ExtendStatus & ETH_DMA_RXDESC_IPPT; + } + + return i32Ret; +} + +/** + * @brief Get DMA Rx descriptor datagram type. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32DatagramType Pointer to DMA Rx datagram type + * The payload type may be one of the following values: + * - ETH_DMA_RXDESC_MTP_NONE: No PTP messages + * - ETH_DMA_RXDESC_MTP_SYNC: SYNC message (all clock types) + * - ETH_DMA_RXDESC_MTP_FOLLOW_UP: Follow_Up message (all clock types) + * - ETH_DMA_RXDESC_MTP_DELAY_REQ: Delay_Req message (all clock types) + * - ETH_DMA_RXDESC_MTP_DELAY_RESP: Delay_Resp message (all clock types) + * - ETH_DMA_RXDESC_MTP_PDELAY_REQ: Pdelay_Req message (peer-to-peer transparent clock) + * - ETH_DMA_RXDESC_MTP_PDELAY_RESP: Pdelay_Resp message (peer-to-peer transparent clock) + * - ETH_DMA_RXDESC_MTP_PDELAY_RESP_FOLLOW_UP: Pdelay_Resp_Follow_Up message (peer-to-peer transparent clock) + * - ETH_DMA_RXDESC_MTP_ANNOUNCE: Announce message (Ordinary or Boundary clock) + * - ETH_DMA_RXDESC_MTP_MANAGEMENT: Management message (Ordinary or Boundary clock) + * - ETH_DMA_RXDESC_MTP_SIGNALING: Signaling message (Ordinary or Boundary clock) + * - ETH_DMA_RXDESC_MTP_DEFAULT: Default Datagram Type + * @retval int32_t: + * - LL_OK: Get datagram type success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL or pu32DatagramType == NULL + */ +int32_t ETH_DMA_GetRxDescDatagramType(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32DatagramType) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcRxDesc) || (NULL == pu32DatagramType)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32DatagramType = pstcRxDesc->u32ExtendStatus & ETH_DMA_RXDESC_MTP; + } + + return i32Ret; +} + +/** + * @brief Get DMA Rx descriptor frame length. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32FrameLen Pointer to DMA Rx frame length + * @retval int32_t: + * - LL_OK: Get frame length success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL or pu32FrameLen == NULL + */ +int32_t ETH_DMA_GetRxDescFrameLen(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32FrameLen) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcRxDesc) || (NULL == pu32FrameLen)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32FrameLen = (pstcRxDesc->u32ControlStatus >> ETH_DMA_RXDESC_FRAME_LEN_SHIFT) & ((uint32_t)0x00003FFFUL); + } + + return i32Ret; +} + +/** + * @brief Get DMA Rx descriptor buffer size. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [in] u8BufNum Buffer sequence number + * This parameter can be one of the following values: + * @arg ETH_DMA_DESC_BUF1: DMA Rx Desc Buffer1 + * @arg ETH_DMA_DESC_BUF2: DMA Rx Desc Buffer2 + * @param [out] pu32BufSize Pointer to DMA Rx buffer size + * @retval int32_t: + * - LL_OK: Get buffer size success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL or pu32BufSize == NULL + */ +int32_t ETH_DMA_GetRxDescBufSize(const stc_eth_dma_desc_t *pstcRxDesc, uint8_t u8BufNum, uint32_t *pu32BufSize) +{ + int32_t i32Ret = LL_OK; + uint32_t u32ShiftBit = 0UL; + + if ((NULL == pstcRxDesc) || (NULL == pu32BufSize)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_DMA_DESC_BUF(u8BufNum)); + + /* DMA Rx Desc buffer2 */ + if (ETH_DMA_DESC_BUF1 != u8BufNum) { + u32ShiftBit = ETH_DMA_DESC_BUF2_SIZE_SHIFT; + } + *pu32BufSize = (pstcRxDesc->u32ControlBufSize >> u32ShiftBit) & ((uint32_t)0x00001FFFUL); + } + + return i32Ret; +} + +/** + * @brief Get DMA Rx descriptor timestamp. + * @param [in] pstcRxDesc Pointer to a DMA Rx descriptor @ref stc_eth_dma_desc_t + * @param [out] pu32High Timestamp high bit time + * @param [out] pu32Low Timestamp low bit time + * @retval int32_t: + * - LL_OK: Get timestamp success + * - LL_ERR_INVD_PARAM: pstcRxDesc == NULL or pu32High == NULL or pu32Low == NULL + */ +int32_t ETH_DMA_GetRxDescTimeStamp(const stc_eth_dma_desc_t *pstcRxDesc, uint32_t *pu32High, uint32_t *pu32Low) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcRxDesc) || (NULL == pu32High) || (NULL == pu32Low)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32Low = pstcRxDesc->u32TimestampLow; + *pu32High = pstcRxDesc->u32TimestampHigh; + } + + return i32Ret; +} + +/******************************************************************************/ +/* PMT Functions */ +/******************************************************************************/ +/** + * @brief Reset PMT wakeup frame pointer. + * @param None + * @retval int32_t: + * - LL_OK: Reset pointer success + * - LL_ERR_TIMEOUT: Reset timeout + */ +int32_t ETH_PMT_ResetWakeupFramePointer(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + WRITE_REG32(bCM_ETH->MAC_PMTCTLR_b.RTWKFR, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->MAC_PMTCTLR_b.RTWKFR)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} +/** + * @brief Write PMT wakeup frame register. + * @param [in] au32RegBuf Pointer to wakeup frame filter register buffer(8 words). + * @retval int32_t: + * - LL_OK: Write register success + * - LL_ERR_INVD_PARAM: au32RegBuf == NULL + */ +int32_t ETH_PMT_WriteWakeupFrameReg(const uint32_t au32RegBuf[]) +{ + uint32_t i; + int32_t i32Ret = LL_OK; + + if (NULL == au32RegBuf) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + for (i = 0U; i < ETH_WAKEUP_REG_LEN; i++) { + WRITE_REG32(CM_ETH->MAC_RTWKFFR, au32RegBuf[i]); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable PMT forward wakeup frame. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_PMT_ForwardWakeupFrameCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MAC_PMTCTLR_b.RTWKTR, enNewState); +} + +/** + * @brief Enable or disable PMT wakeup source. + * @param [in] u32WakeupSrc Wakeup source + * This parameter can be one or any combination of the following values: + * @arg ETH_PMT_WAKEUP_SRC_GLOBAL_UNICAST: Global unicast + * @arg ETH_PMT_WAKEUP_SRC_WAKEUP_FRAME: Wake-Up Frame + * @arg ETH_PMT_WAKEUP_SRC_MAGIC_PACKET: Magic Packet + * @arg ETH_PMT_WAKEUP_SRC_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_PMT_WakeupSrcCmd(uint32_t u32WakeupSrc, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PMT_WAKEUP_SRC(u32WakeupSrc)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(CM_ETH->MAC_PMTCTLR, u32WakeupSrc); + } else { + CLR_REG32_BIT(CM_ETH->MAC_PMTCTLR, u32WakeupSrc); + } +} + +/** + * @brief Enable or disable PMT powerdown mode. + * @param None + * @retval int32_t: + * - LL_OK: Set powerdown mode success + * - LL_ERR: Set powerdown mode failed + */ +int32_t ETH_PMT_EnterPowerDown(void) +{ + int32_t i32Ret = LL_ERR; + + if (0UL != READ_REG32(bCM_ETH->MAC_PMTCTLR_b.MPEN)) { + if (0UL != READ_REG32(bCM_ETH->MAC_PMTCTLR_b.WKEN)) { + WRITE_REG32(bCM_ETH->MAC_PMTCTLR_b.PWDN, ENABLE); + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Get PMT flag status. + * @param [in] u32Flag PMT flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_PMT_FLAG_RTWKFR: Wake-Up Frame Filter Register Pointer Reset + * @arg ETH_PMT_FLAG_WKFR: Wake-Up Frame Received + * @arg ETH_PMT_FLAG_MPFR: Magic Packet Received + * @arg ETH_PMT_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_PMT_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_PMT_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->MAC_PMTCTLR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/******************************************************************************/ +/* MMC Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize MMC. + * @param None + * @retval int32_t: + * - LL_OK: MMC De-Initialize success +* - LL_ERR_TIMEOUT: De-Initialize timeout + */ +int32_t ETH_MMC_DeInit(void) +{ + WRITE_REG32(CM_ETH->MMC_MMCCTLR, 0UL); + WRITE_REG32(CM_ETH->MMC_RITCTLR, 0UL); + WRITE_REG32(CM_ETH->MMC_TITCTLR, 0UL); + + return ETH_MMC_CounterReset(); +} + +/** + * @brief Initialize MMC. + * @param [in] pstcMmcInit Pointer to a @ref stc_eth_mmc_init_t structure + * @retval int32_t: + * - LL_OK: MMC Initialize success + * - LL_ERR_INVD_PARAM: pstcMmcInit == NULL + */ +int32_t ETH_MMC_Init(const stc_eth_mmc_init_t *pstcMmcInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcMmcInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_CNT_PRESET_MD(pstcMmcInit->u32PresetMode)); + DDL_ASSERT(IS_ETH_MMC_RD_RST(pstcMmcInit->u32ReadReset)); + DDL_ASSERT(IS_ETH_MMC_CNT_RELOAD(pstcMmcInit->u32Reload)); + + MODIFY_REG32(CM_ETH->MMC_MMCCTLR, + (ETH_MMC_MMCCTLR_MCPSEL | ETH_MMC_MMCCTLR_MCPSET | + ETH_MMC_MMCCTLR_ROR | ETH_MMC_MMCCTLR_COS), + (pstcMmcInit->u32PresetMode | pstcMmcInit->u32ReadReset | + pstcMmcInit->u32Reload)); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_mmc_init_t to default values. + * @param [out] pstcMmcInit Pointer to a @ref stc_eth_mmc_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcMmcInit == NULL + */ +int32_t ETH_MMC_StructInit(stc_eth_mmc_init_t *pstcMmcInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcMmcInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcMmcInit->u32PresetMode = ETH_MMC_CNT_PRESET_MD_DISABLE; + pstcMmcInit->u32ReadReset = ETH_MMC_RD_RST_ENABLE; + pstcMmcInit->u32Reload = ETH_MMC_CNT_RELOAD_ENABLE; + } + + return i32Ret; +} + +/** + * @brief MMC all counter software reset. + * @param None + * @retval int32_t: + * - LL_OK: Reset success + * - LL_ERR_TIMEOUT: Reset timeout + */ +int32_t ETH_MMC_CounterReset(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + WRITE_REG32(bCM_ETH->MMC_MMCCTLR_b.CRST, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->MMC_MMCCTLR_b.CRST)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @brief Enable or disable the reset of all MMC counter after reading. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MMC_ResetAfterReadCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->MMC_MMCCTLR_b.ROR, enNewState); +} + +/** + * @brief Enable or disable MMC function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MMC_Cmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + WRITE_REG32(bCM_ETH->MMC_MMCCTLR_b.MCF, DISABLE); + } else { + WRITE_REG32(bCM_ETH->MMC_MMCCTLR_b.MCF, ENABLE); + } +} + +/** + * @brief Enable or disable MMC transmit interrupt. + * @param [in] u32IntType MMC interrupt source + * This parameter can be one or any combination of the following values: + * @arg ETH_MMC_INT_TXEDEIM: Tx excessive deferral error frame interrupt + * @arg ETH_MMC_INT_TXUGIM: Tx unicast good frame interrupt + * @arg ETH_MMC_INT_TXCAEIM: Tx carrier error frame interrupt + * @arg ETH_MMC_INT_TXECEIM: Tx excessive collision error frame interrupt + * @arg ETH_MMC_INT_TXLCEIM: Tx deferral collision error frame interrupt + * @arg ETH_MMC_INT_TXDEEIM: Tx deferral error frame interrupt + * @arg ETH_MMC_INT_TXMGIM: Tx multicast good frame interrupt + * @arg ETH_MMC_INT_TXBGIM: Tx broadcast good frame interrupt + * @arg ETH_MMC_INT_TX_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MMC_TxIntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_TX_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(CM_ETH->MMC_TITCTLR, u32IntType); + } else { + SET_REG32_BIT(CM_ETH->MMC_TITCTLR, u32IntType); + } +} + +/** + * @brief Enable or disable MMC receive interrupt. + * @param [in] u32IntType MMC interrupt source + * This parameter can be one or any combination of the following values: + * @arg ETH_MMC_INT_RXOEIM: Rx out of scope error frame interrupt + * @arg ETH_MMC_INT_RXLEIM: Rx length error frame interrupt + * @arg ETH_MMC_INT_RXUGIM: Rx unicast good frame interrupt + * @arg ETH_MMC_INT_RXREIM: Rx short error frame interrupt + * @arg ETH_MMC_INT_RXAEIM: Rx alignment error frame interrupt + * @arg ETH_MMC_INT_RXCEIM: Rx crc error frame interrupt + * @arg ETH_MMC_INT_RXMGIM: Rx multicast good frame interrupt + * @arg ETH_MMC_INT_RXBGIM: Rx broadcast good frame interrupt + * @arg ETH_MMC_INT_RX_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_MMC_RxIntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_RX_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(CM_ETH->MMC_RITCTLR, u32IntType); + } else { + SET_REG32_BIT(CM_ETH->MMC_RITCTLR, u32IntType); + } +} + +/** + * @brief Get MMC flag transmit status. + * @param [in] u32Flag MMC flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_MMC_FLAG_TXEDEIS: Tx excessive deferral error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXUGIS: Tx unicast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXCAEIS: Tx carrier error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXECEIS: Tx excessive collision error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXLCEIS: Tx deferral collision error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXDEEIS: Tx deferral error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXMGIS: Tx multicast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TXBGIS: Tx broadcast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_TX_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_MMC_GetTxStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_TX_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->MMC_TRSSTSR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Get MMC receive flag status. + * @param [in] u32Flag MMC flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_MMC_FLAG_RXOEIS: Rx out of scope error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXLEIS: Rx length error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXUGIS: Rx unicast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXREIS: Rx short error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXAEIS: Rx alignment error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXCEIS: Rx crc error frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXMGIS: Rx multicast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RXBGIS: Rx broadcast good frame counter reaches half or all the maximum value + * @arg ETH_MMC_FLAG_RX_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_MMC_GetRxStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_RX_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->MMC_REVSTSR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Get MMC register. + * @param [in] u32Reg MMC statistics register + * This parameter can be one of the following values: + * @arg ETH_MMC_REG_TXBRGFR: Tx broadcast good frame Statistical Register + * @arg ETH_MMC_REG_TXMUGFR: Tx multicast good frame Statistical Register + * @arg ETH_MMC_REG_TXDEEFR: Tx deferral error frame Statistical Register + * @arg ETH_MMC_REG_TXLCEFR: Tx deferral collision error frame Statistical Register + * @arg ETH_MMC_REG_TXECEFR: Tx excessive collision error frame Statistical Register + * @arg ETH_MMC_REG_TXCAEFR: Tx carrier error frame Statistical Register + * @arg ETH_MMC_REG_TXUNGFR: Tx unicast good frame Statistical Register + * @arg ETH_MMC_REG_TXEDEFR: Tx excessive deferral error frame Statistical Register + * @arg ETH_MMC_REG_RXBRGFR: Rx broadcast good frame Statistical Register + * @arg ETH_MMC_REG_RXMUGFR: Rx multicast good frame Statistical Register + * @arg ETH_MMC_REG_RXCREFR: Rx crc error frame Statistical Register + * @arg ETH_MMC_REG_RXALEFR: Rx alignment error frame Statistical Register + * @arg ETH_MMC_REG_RXRUEFR: Rx short error frame Statistical Register + * @arg ETH_MMC_REG_RXUNGFR: Rx unicast good frame Statistical Register + * @arg ETH_MMC_REG_RXLEEFR: Rx length error frame Statistical Register + * @arg ETH_MMC_REG_RXOREFR: Rx out of scope error frame Statistical Register + * @retval uint32_t MMC statistics Register value + */ +uint32_t ETH_MMC_GetReg(uint32_t u32Reg) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_MMC_REG(u32Reg)); + + return (*(__IO uint32_t *)((uint32_t)(&CM_ETH->MAC_CONFIGR) + u32Reg)); +} + +/******************************************************************************/ +/* PTP Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize PTP. + * @param None + * @retval None + */ +void ETH_PTP_DeInit(void) +{ + WRITE_REG32(CM_ETH->PTP_TSPCTLR, 0x00002000UL); + WRITE_REG32(CM_ETH->PTP_TSPADDR, 0UL); + WRITE_REG32(CM_ETH->PTP_TSPNSAR, 0UL); + WRITE_REG32(CM_ETH->PTP_TMUSECR, 0UL); + WRITE_REG32(CM_ETH->PTP_TMUNSER, 0UL); +} + +/** + * @brief Initialize PTP. + * @param [in] pstcPtpInit Pointer to a @ref stc_eth_ptp_init_t structure + * @retval int32_t: + * - LL_OK: PTP Initialize success + * - LL_ERR: PTP Initialize failed + * - LL_ERR_INVD_PARAM: pstcPtpInit == NULL + */ +int32_t ETH_PTP_Init(const stc_eth_ptp_init_t *pstcPtpInit) +{ + int32_t i32Ret; + + if (NULL == pstcPtpInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_DEST_ADDR_FILTER(pstcPtpInit->u32DestAddrFilter)); + DDL_ASSERT(IS_ETH_PTP_DATAGRAM_VER(pstcPtpInit->u32DatagramVersion)); + DDL_ASSERT(IS_ETH_PTP_SUBSEC_SCALE(pstcPtpInit->u32SubsecScale)); + DDL_ASSERT(IS_ETH_PTP_DATAGRAM_TYPE(pstcPtpInit->u32SnapDatagramType)); + DDL_ASSERT(IS_ETH_PTP_FRAME_TYPE(pstcPtpInit->u32SnapFrameType)); + DDL_ASSERT(IS_ETH_PTP_CALIB_MD(pstcPtpInit->u32CalibMode)); + DDL_ASSERT(IS_ETH_PTP_SUB_SEC(pstcPtpInit->u32SubsecInitValue)); + + /* Enable timestamp function */ + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPEN, (uint32_t)ENABLE); + /* Set addend value registers */ + WRITE_REG32(CM_ETH->PTP_TSPNSAR, pstcPtpInit->u8SubsecAddend); + WRITE_REG32(CM_ETH->PTP_TSPADDR, pstcPtpInit->u32BasicAddend); + i32Ret = ETH_PTP_UpdateBasicAddend(); + if (LL_OK == i32Ret) { + /* Set timestamp control register */ + MODIFY_REG32(CM_ETH->PTP_TSPCTLR, ETH_PTP_TSPCTLR_CLR_MASK, + (pstcPtpInit->u32DestAddrFilter | pstcPtpInit->u32SnapDatagramType | + pstcPtpInit->u32SnapFrameType | pstcPtpInit->u32DatagramVersion | + pstcPtpInit->u32SubsecScale | pstcPtpInit->u32CalibMode)); + /* Set initialize value */ + WRITE_REG32(CM_ETH->PTP_TMUSECR, pstcPtpInit->u32SecInitValue); + WRITE_REG32(CM_ETH->PTP_TMUNSER, pstcPtpInit->u32SubsecInitValue); + i32Ret = ETH_PTP_SysTimeInit(); + if (LL_OK != i32Ret) { + i32Ret = LL_ERR; + } + } else { + i32Ret = LL_ERR; + } + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_ptp_init_t to default values. + * @param [out] pstcPtpInit Pointer to a @ref stc_eth_ptp_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcPtpInit == NULL + */ +int32_t ETH_PTP_StructInit(stc_eth_ptp_init_t *pstcPtpInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcPtpInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcPtpInit->u32DestAddrFilter = ETH_PTP_DEST_ADDR_FILTER_DISABLE; + pstcPtpInit->u32SnapDatagramType = ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY; + pstcPtpInit->u32SnapFrameType = ETH_PTP_FRAME_TYPE_IPV4_FRAME; + pstcPtpInit->u32DatagramVersion = ETH_PTP_DATAGRAM_VER_IEEE1588V1; + pstcPtpInit->u32SubsecScale = ETH_PTP_SUBSEC_SCALE_HEX; + pstcPtpInit->u32CalibMode = ETH_PTP_CALIB_MD_COARSE; + pstcPtpInit->u32BasicAddend = 0UL; + pstcPtpInit->u8SubsecAddend = 0U; + pstcPtpInit->u32SecInitValue = 0UL; + pstcPtpInit->u32SubsecInitValue = 0UL; + } + + return i32Ret; +} + +/** + * @brief Set PTP snapshot datagram type. + * @param [in] u32DatagramType Snapshot datagram type + * This parameter can be one of the following values: + * @arg ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY: SYNC Follow_Up Delay_Req Delay_Resp + * @arg ETH_PTP_DATAGRAM_TYPE_SYNC: SYNC + * @arg ETH_PTP_DATAGRAM_TYPE_DELAY: Delay_Req + * @arg ETH_PTP_DATAGRAM_TYPE_SYNC_FOLLOW_DELAY_PDELAY: SYNC Follow_Up Delay_Req Delay_Resp Pdelay_Req Pdelay_Resp Pdelay_Resp_Follow_Up + * @arg ETH_PTP_DATAGRAM_TYPE_SYNC_PDELAY: SYNC Pdelay_Req Pdelay_Resp + * @arg ETH_PTP_DATAGRAM_TYPE_DELAY_PDEALY: Delay_Req Pdelay_Req Pdelay_Resp + * @arg ETH_PTP_DATAGRAM_TYPE_SYNC_DELAY: SYNC Delay_Req + * @arg ETH_PTP_DATAGRAM_TYPE_PDELAY: Pdelay_Req Pdelay_Resp + * @retval None + */ +void ETH_PTP_SetSnapDatagramType(uint32_t u32DatagramType) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_DATAGRAM_TYPE(u32DatagramType)); + + MODIFY_REG32(CM_ETH->PTP_TSPCTLR, ETH_PTP_TSPCTLR_TSPMTSEL, u32DatagramType); +} + +/** + * @brief Set PTP snapshot frame type. + * @param [in] u32FrameType Snapshot frame type + * This parameter can be one or any combination of the following values: + * @arg ETH_PTP_FRAME_TYPE_IPV4_FRAME: snapshot of IPv4 frame + * @arg ETH_PTP_FRAME_TYPE_IPV6_FRAME: snapshot of IPv6 frame + * @arg ETH_PTP_FRAME_TYPE_ETH_FRAME: snapshot of PTP over ethernet frame + * @arg ETH_PTP_FRAME_TYPE_RX_FRAME: snapshot of all received frame + * @arg ETH_PTP_FRAME_TYPE_ALL: All of the above + * @retval None + */ +void ETH_PTP_SetSnapFrameType(uint32_t u32FrameType) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_FRAME_TYPE(u32FrameType)); + + MODIFY_REG32(CM_ETH->PTP_TSPCTLR, + (ETH_PTP_TSPCTLR_TSPOVIPV4 | ETH_PTP_TSPCTLR_TSPOVIPV6 | ETH_PTP_TSPCTLR_TSPOVETH | + ETH_PTP_TSPCTLR_TSPEALL), u32FrameType); +} + +/** + * @brief Set PTP timestamp calibration mode. + * @param [in] u32CalibMode Timestamp calibration mode + * This parameter can be one of the following values: + * @arg ETH_PTP_CALIB_MD_COARSE: Coarse calibration + * @arg ETH_PTP_CALIB_MD_FINE: Fine calibration + * @retval None + */ +void ETH_PTP_SetCalibMode(uint32_t u32CalibMode) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_CALIB_MD(u32CalibMode)); + + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPUPSEL, u32CalibMode >> ETH_PTP_TSPCTLR_TSPUPSEL_POS); +} + +/** + * @brief Update PTP timestamp basic addend value. + * @note Update Timestamp addend value by basic addend register. + * @param None + * @retval int32_t: + * - LL_OK: Update timestamp addend value success + * - LL_ERR: Current state cannot be updated + * - LL_ERR_TIMEOUT: Update timeout + */ +int32_t ETH_PTP_UpdateBasicAddend(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_ERR; + + if (0UL == READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPADUP)) { + WRITE_REG32(bCM_ETH->MMC_MMCCTLR_b.CRST, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->MMC_MMCCTLR_b.CRST)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_ERR_TIMEOUT != i32Ret) { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Update PTP timestamp system time. + * @note Update Timestamp system time by update second and update subsecond registers. + * @param None + * @retval int32_t: + * - LL_OK: Update timestamp system time success + * - LL_ERR: Current state cannot be updated + * - LL_ERR_TIMEOUT: Update timeout + */ +int32_t ETH_PTP_UpdateSysTime(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_ERR; + + if (0UL == READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPINI)) { + if (0UL == READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPUP)) { + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPUP, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPUP)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_ERR_TIMEOUT != i32Ret) { + i32Ret = LL_OK; + } + } + } + + return i32Ret; +} + +/** + * @brief Initialize PTP timestamp system time. + * @note Initialize Timestamp system time by update second and update subsecond registers. + * @param None + * @retval int32_t: + * - LL_OK: Initialize timestamp system time success + * - LL_ERR: Current state cannot be initialized + * - LL_ERR_TIMEOUT: Initialize timeout + */ +int32_t ETH_PTP_SysTimeInit(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_ERR; + + if (0UL == READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPINI)) { + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPINI, 1U); + u32Count = ETH_WR_REG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPINI)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_ERR_TIMEOUT != i32Ret) { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Get PTP timestamp system time. + * @param [out] pu32Sec Pointer to Timestamp system time of Second + * @param [out] pu32Subsec Pointer to Timestamp system time of Subsecond + * @retval int32_t: + * - LL_OK: Get timestamp system time success + * - LL_ERR_INVD_PARAM: pu32Sec == NULL or pu32Subsec == NULL + */ +int32_t ETH_PTP_GetSysTime(uint32_t *pu32Sec, uint32_t *pu32Subsec) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pu32Sec) || (NULL == pu32Subsec)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32Sec = READ_REG32(CM_ETH->PTP_TMSSECR); + *pu32Subsec = READ_REG32(CM_ETH->PTP_TMSNSER); + } + + return i32Ret; +} + +/** + * @brief Set PTP timestamp addend value. + * @param [in] u32BasicAddend Timestamp basic addend value (Between 0x0 and 0xFFFFFFFF) + * @param [in] u8SubsecAddend Timestamp subsecond addend value (Between 0x0 and 0xFF) + * @retval None + */ +void ETH_PTP_SetBasicAddend(uint32_t u32BasicAddend, uint8_t u8SubsecAddend) +{ + WRITE_REG32(CM_ETH->PTP_TSPADDR, u32BasicAddend); + WRITE_REG32(CM_ETH->PTP_TSPNSAR, u8SubsecAddend); +} + +/** + * @brief Get PTP timestamp addend value. + * @param [out] pu32BasicAddend Pointer to basic addend value + * @param [out] pu8SubsecAddend Pointer to subsecond addend value + * @retval int32_t: + * - LL_OK: Get timestamp addend value success + * - LL_ERR_INVD_PARAM: pu32BasicAddend == NULL or pu8SubsecAddend == NULL + */ +int32_t ETH_PTP_GetBasicAddend(uint32_t *pu32BasicAddend, uint8_t *pu8SubsecAddend) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pu32BasicAddend) || (NULL == pu8SubsecAddend)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32BasicAddend = READ_REG32(CM_ETH->PTP_TSPADDR); + *pu8SubsecAddend = (uint8_t)(READ_REG32(CM_ETH->PTP_TSPNSAR) & ETH_PTP_TSPNSAR_TSPNSEADD); + } + + return i32Ret; +} + +/** + * @brief Set PTP timestamp update time. + * @param [in] u32Sign Timestamp Update Sign + * @arg ETH_PTP_TIME_UPDATE_SIGN_MINUS: Minus + * @arg ETH_PTP_TIME_UPDATE_SIGN_PLUS: Plus + * @param [in] u32Sec Update time of Second (Between 0x0 and 0xFFFFFFFF) + * @param [in] u32Subsec Update time of Subsecond (Between 0x0 and 0x7FFFFFFF) + * @retval None + */ +void ETH_PTP_SetUpdateTime(uint32_t u32Sign, uint32_t u32Sec, uint32_t u32Subsec) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_TIME_UPDATE_SIGN(u32Sign)); + DDL_ASSERT(IS_ETH_PTP_SUB_SEC(u32Subsec)); + + WRITE_REG32(CM_ETH->PTP_TMUSECR, u32Sec); + WRITE_REG32(CM_ETH->PTP_TMUNSER, (u32Sign | u32Subsec)); +} + +/** + * @brief Enable or disable PTP function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_PTP_Cmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPEN, enNewState); +} + +/** + * @brief Enable or disable PTP interrupt. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void ETH_PTP_IntCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_ETH->PTP_TSPCTLR_b.TSPINT, enNewState); +} + +/** + * @brief Get PTP flag status. + * @param [in] u32Flag PTP flag type + * This parameter can be one or any combination of the following values: + * @arg ETH_PTP_FLAG_TSERR1: Target time 1 error + * @arg ETH_PTP_FLAG_TSTAR1: Target time 1 reached + * @arg ETH_PTP_FLAG_TSERR0: Target time 0 error + * @arg ETH_PTP_FLAG_TSTAR0: Target time 0 reached + * @arg ETH_PTP_FLAG_TSOVF: System time overflow + * @arg ETH_PTP_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t ETH_PTP_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_PTP_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_ETH->PTP_TSPSTSR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/******************************************************************************/ +/* PTP PPS Functions */ +/******************************************************************************/ +/** + * @brief De-Initialize PTP PPS. + * @param [in] u8Ch PPS output channel + * This parameter can be one of the following values: + * @arg ETH_PPS_CH0: PPS Channel 0 + * @arg ETH_PPS_CH1: PPS Channel 1 + * @retval None + */ +void ETH_PPS_DeInit(uint8_t u8Ch) +{ + uint32_t u32ShiftStep = 0UL; + uint32_t u32ShiftBit = 0UL; + __IO uint32_t *PTP_TMTSECR; + __IO uint32_t *PTP_TMTNSER; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_CH(u8Ch)); + + if (ETH_PPS_CH1 == u8Ch) { + u32ShiftBit = ETH_PTP_PPSCTLR_PPSFRE1_POS; + u32ShiftStep = ETH_PTP_PPS1_TIME_REG_ADDR_SHIFT; + } + CLR_REG32_BIT(CM_ETH->PTP_PPSCTLR, + ((ETH_PTP_PPSCTLR_PPSFRE0 | ETH_PTP_PPSCTLR_PPSOMD | ETH_PTP_PPSCTLR_TT0SEL) << u32ShiftBit)); + /* Clear target time registers */ + PTP_TMTSECR = ETH_PTP_TMTSECR_ADDR(u32ShiftStep); + PTP_TMTNSER = ETH_PTP_TMTNSER_ADDR(u32ShiftStep); + WRITE_REG32(*PTP_TMTSECR, 0UL); + WRITE_REG32(*PTP_TMTNSER, 0UL); +} + +/** + * @brief Initialize PTP PPS. + * @param [in] u8Ch PPS output channel + * This parameter can be one of the following values: + * @arg ETH_PPS_CH0: PPS Channel 0 + * @arg ETH_PPS_CH1: PPS Channel 1 + * @param [in] pstcPpsInit Pointer to a @ref stc_eth_pps_config_t structure + * @retval int32_t: + * - LL_OK: PPS Initialize success + * - LL_ERR_INVD_PARAM: pstcPpsInit == NULL + */ +int32_t ETH_PPS_Init(uint8_t u8Ch, const stc_eth_pps_config_t *pstcPpsInit) +{ + int32_t i32Ret = LL_OK; + uint32_t u32ShiftStep = 0UL; + uint32_t u32ShiftBit = 0UL; + uint32_t u32RegVal; + __IO uint32_t *PTP_TMTSECR; + __IO uint32_t *PTP_TMTNSER; + + if (NULL == pstcPpsInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_CH(u8Ch)); + DDL_ASSERT(IS_ETH_PTP_SUB_SEC(pstcPpsInit->u32SubsecValue)); + DDL_ASSERT(IS_ETH_PPS_TRIG_FUNC(pstcPpsInit->u32TriggerFunc)); + DDL_ASSERT(IS_ETH_PPS_OUTPUT_MD(pstcPpsInit->u32OutputMode)); + DDL_ASSERT(IS_ETH_PPS_OUTPUT_FREQ(pstcPpsInit->u32OutputFreq)); + DDL_ASSERT(IS_ETH_PPS1_COMPLEX_FUNC(u8Ch, pstcPpsInit->u32OutputMode, pstcPpsInit->u32OutputFreq)); + + u32RegVal = pstcPpsInit->u32OutputFreq | pstcPpsInit->u32TriggerFunc; + if (ETH_PPS_CH1 == u8Ch) { + u32ShiftBit = ETH_PTP_PPSCTLR_PPSFRE1_POS; + u32ShiftStep = ETH_PTP_PPS1_TIME_REG_ADDR_SHIFT; + } else { + u32RegVal |= pstcPpsInit->u32OutputMode; + } + MODIFY_REG32(CM_ETH->PTP_PPSCTLR, + ((ETH_PTP_PPSCTLR_PPSFRE0 | ETH_PTP_PPSCTLR_PPSOMD | ETH_PTP_PPSCTLR_TT0SEL) << u32ShiftBit), + (u32RegVal << u32ShiftBit)); + /* Set target time registers */ + PTP_TMTSECR = ETH_PTP_TMTSECR_ADDR(u32ShiftStep); + PTP_TMTNSER = ETH_PTP_TMTNSER_ADDR(u32ShiftStep); + WRITE_REG32(*PTP_TMTSECR, pstcPpsInit->u32SecValue); + WRITE_REG32(*PTP_TMTNSER, pstcPpsInit->u32SubsecValue); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_eth_pps_config_t to default values. + * @param [out] pstcPpsInit Pointer to a @ref stc_eth_pps_config_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcPpsInit == NULL + */ +int32_t ETH_PPS_StructInit(stc_eth_pps_config_t *pstcPpsInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcPpsInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcPpsInit->u32TriggerFunc = ETH_PPS_TRIG_FUNC_INT_EVT; + pstcPpsInit->u32OutputMode = ETH_PPS_OUTPUT_MD_ONCE; + pstcPpsInit->u32OutputFreq = ETH_PPS_OUTPUT_ONE_PULSE; + pstcPpsInit->u32SecValue = 0UL; + pstcPpsInit->u32SubsecValue = 0UL; + } + + return i32Ret; +} + +/** + * @brief Set PTP Target time function. + * @param [in] u8Ch PPS output channel + * This parameter can be one of the following values: + * @arg ETH_PPS_CH0: PPS Channel 0 + * @arg ETH_PPS_CH1: PPS Channel 1 + * @param [in] u32Sec Target time of Second (Between 0x0 and 0xFFFFFFFF) + * @param [in] u32Subsec Target time of Subsecond (Between 0x0 and 0x7FFFFFFF) + * @retval None + */ +void ETH_PPS_SetTargetTime(uint8_t u8Ch, uint32_t u32Sec, uint32_t u32Subsec) +{ + uint32_t u32ShiftStep = 0UL; + __IO uint32_t *PTP_TMTSECR; + __IO uint32_t *PTP_TMTNSER; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_CH(u8Ch)); + DDL_ASSERT(IS_ETH_PTP_SUB_SEC(u32Subsec)); + + if (ETH_PPS_CH1 == u8Ch) { + u32ShiftStep = ETH_PTP_PPS1_TIME_REG_ADDR_SHIFT; + } + PTP_TMTSECR = ETH_PTP_TMTSECR_ADDR(u32ShiftStep); + PTP_TMTNSER = ETH_PTP_TMTNSER_ADDR(u32ShiftStep); + WRITE_REG32(*PTP_TMTSECR, u32Sec); + WRITE_REG32(*PTP_TMTNSER, u32Subsec); +} + +/** + * @brief Set PTP Target time function. + * @param [in] u8Ch PPS output channel + * This parameter can be one of the following values: + * @arg ETH_PPS_CH0: PPS Channel 0 + * @arg ETH_PPS_CH1: PPS Channel 1 + * @param [in] u32Func Arrival time trigger the function + * This parameter can be one of the following values: + * @arg ETH_PPS_TRIG_FUNC_INT_EVT: Interrupt output event + * @arg ETH_PPS_TRIG_FUNC_INT_PPS_EVT: Interrupt out event and PPS single output event + * @arg ETH_PPS_TRIG_FUNC_PPS_EVT: PPS Single output event + * @retval None + */ +void ETH_PPS_SetTriggerFunc(uint8_t u8Ch, uint32_t u32Func) +{ + uint32_t u32ShiftBit = 0UL; + + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_CH(u8Ch)); + DDL_ASSERT(IS_ETH_PPS_TRIG_FUNC(u32Func)); + + if (ETH_PPS_CH1 == u8Ch) { + u32ShiftBit = ETH_PTP_PPSCTLR_PPSFRE1_POS; + } + MODIFY_REG32(CM_ETH->PTP_PPSCTLR, (ETH_PTP_PPSCTLR_TT0SEL << u32ShiftBit), (u32Func << u32ShiftBit)); +} + +/** + * @brief Set PTP PPS0 output mode. + * @param [in] u32Mode PPS output mode + * This parameter can be one of the following values: + * @arg ETH_PPS_OUTPUT_MD_CONTINUE: Continuous output mode + * @arg ETH_PPS_OUTPUT_MD_ONCE: Single output mode + * @retval None + */ +void ETH_PPS_SetPps0OutputMode(uint32_t u32Mode) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_OUTPUT_MD(u32Mode)); + + WRITE_REG32(bCM_ETH->PTP_PPSCTLR_b.PPSOMD, u32Mode >> ETH_PTP_PPSCTLR_PPSOMD_POS); +} + +/** + * @brief Set PTP PPS0 output frequency. + * @param [in] u32Freq PPS output frequency + * This parameter can be one of the following values: + * @arg ETH_PPS_OUTPUT_FREQ_1HZ: Ouput pulse is 1HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_2HZ: Ouput pulse is 2HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_4HZ: Ouput pulse is 4HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_8HZ: Ouput pulse is 8HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_16HZ: Ouput pulse is 16HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_32HZ: Ouput pulse is 32HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_64HZ: Ouput pulse is 64HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_128HZ: Ouput pulse is 128HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_256HZ: Ouput pulse is 256HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_512HZ: Ouput pulse is 512HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_1024HZ: Ouput pulse is 1024HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_2048HZ: Ouput pulse is 2048HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_4096HZ: Ouput pulse is 4096HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_8192HZ: Ouput pulse is 8192HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_16384HZ: Ouput pulse is 16384HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_FREQ_32768HZ: Ouput pulse is 32768HZ in continuous ouput mode + * @arg ETH_PPS_OUTPUT_ONE_PULSE: One pulse is generated in single ouput mode + * @retval None + */ +void ETH_PPS_SetPps0OutputFreq(uint32_t u32Freq) +{ + /* Check parameters */ + DDL_ASSERT(IS_ETH_PPS_OUTPUT_FREQ(u32Freq)); + + MODIFY_REG32(CM_ETH->PTP_PPSCTLR, ETH_PTP_PPSCTLR_PPSFRE0, u32Freq); +} + +/** + * @} + */ + +#endif /* LL_ETH_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_event_port.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_event_port.c new file mode 100644 index 00000000..25fef9ad --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_event_port.c @@ -0,0 +1,442 @@ +/** + ******************************************************************************* + * @file hc32_ll_event_port.c + * @brief This file provides firmware functions to manage the Event Port (EP). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_event_port.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EVENT_PORT EVENT_PORT + * @brief Event Port Driver Library + * @{ + */ + +#if (LL_EVENT_PORT_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EP_Local_Macros Event Port Local Macros + * @{ + */ +#define EP_OFFSET (0x1CUL) +#define PEVNTDIR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTDIRR1) + (EP_OFFSET * (x)))) +#define PEVNTIDR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTIDR1) + (EP_OFFSET * (x)))) +#define PEVNTODR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTODR1) + (EP_OFFSET * (x)))) +#define PEVNTORR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTORR1) + (EP_OFFSET * (x)))) +#define PEVNTOSR_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTOSR1) + (EP_OFFSET * (x)))) +#define PEVNTRIS_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTRISR1) + (EP_OFFSET * (x)))) +#define PEVNTFAL_REG(x) (*(__IO uint32_t *)((uint32_t)(&CM_AOS->PEVNTFAL1) + (EP_OFFSET * (x)))) +#define PEVNTTRGSR_RST_VALUE (0x1FFUL) +#define EP_PIN_MAX (16U) + +/** + * @defgroup EP_Check_Parameters_Validity Event Port Check Parameters Validity + * @{ + */ +/*! Parameter validity check for port group. */ +#define IS_EVENT_PORT(port) \ +( ((port) == EVT_PORT_1) || \ + ((port) == EVT_PORT_2) || \ + ((port) == EVT_PORT_3) || \ + ((port) == EVT_PORT_4)) + +/*! Parameter valid check for event port trigger edge. */ +#define IS_EP_TRIG_EDGE(edge) \ +( ((edge) == EP_TRIG_NONE) || \ + ((edge) == EP_TRIG_FALLING) || \ + ((edge) == EP_TRIG_RISING) || \ + ((edge) == EP_TRIG_BOTH)) + +/*! Parameter valid check for event port initial output state. */ +#define IS_EP_STATE(state) \ +( ((state) == EVT_PIN_RESET) || \ + ((state) == EVT_PIN_SET)) + +/*! Parameter valid check for event port filter function. */ +#define IS_EP_FILTER(filter) \ +( ((filter) == EP_FILTER_OFF) || \ + ((filter) == EP_FILTER_ON)) + +/*! Parameter validity check for pin. */ +#define IS_EVENT_PIN(pin) (((pin) & EVT_PIN_MASK ) != 0x0000U) + +/*! Parameter valid check for event port operation after triggered. */ +#define IS_EP_OPS(ops) \ +( ((ops) == EP_OPS_NONE) || \ + ((ops) == EP_OPS_LOW) || \ + ((ops) == EP_OPS_HIGH) || \ + ((ops) == EP_OPS_TOGGLE)) + +/*! Parameter valid check for event port direction. */ +#define IS_EP_DIR(dir) \ +( ((dir) == EP_DIR_IN) || \ + ((dir) == EP_DIR_OUT)) + +/*! Parameter valid check for event port filter clock div. */ +#define IS_EP_FILTER_CLK(clk) \ +( ((clk) == EP_FCLK_DIV1) || \ + ((clk) == EP_FCLK_DIV8) || \ + ((clk) == EP_FCLK_DIV32) || \ + ((clk) == EP_FCLK_DIV64)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup EP_Global_Functions Event Port Global Functions + * @{ + */ + +/** + * @brief Initialize Event Port. + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP port peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @param [in] pstcEventPortInit Pointer to a stc_ep_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: Event Port initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EP_Init(uint8_t u8EventPort, uint16_t u16EventPin, const stc_ep_init_t *pstcEventPortInit) +{ + uint16_t u16PinPos; + int32_t i32Ret = LL_OK; + + if (NULL == pstcEventPortInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + DDL_ASSERT(IS_EP_OPS(pstcEventPortInit->u32PinTriggerOps)); + DDL_ASSERT(IS_EP_DIR(pstcEventPortInit->u32PinDir)); + DDL_ASSERT(IS_EP_STATE(pstcEventPortInit->enPinState)); + DDL_ASSERT(IS_EP_TRIG_EDGE(pstcEventPortInit->u32Edge)); + DDL_ASSERT(IS_EP_FILTER(pstcEventPortInit->u32Filter)); + DDL_ASSERT(IS_EP_FILTER_CLK(pstcEventPortInit->u32FilterClock)); + + for (u16PinPos = 0U; u16PinPos < EP_PIN_MAX; u16PinPos++) { + if ((u16EventPin & (1UL << u16PinPos)) != 0U) { + /* Direction config */ + if (EP_DIR_OUT == pstcEventPortInit->u32PinDir) { + SET_REG32_BIT(PEVNTDIR_REG(u8EventPort), u16EventPin); + } else { + CLR_REG32_BIT(PEVNTDIR_REG(u8EventPort), u16EventPin); + } + /* Set pin initial output value */ + if (EVT_PIN_SET == pstcEventPortInit->enPinState) { + SET_REG32_BIT(PEVNTODR_REG(u8EventPort), u16EventPin); + } else { + CLR_REG32_BIT(PEVNTODR_REG(u8EventPort), u16EventPin); + } + /* Set Pin operation after triggered */ + (void)EP_SetTriggerOps(u8EventPort, u16EventPin, pstcEventPortInit->u32PinTriggerOps); + /* Set trigger edge */ + (void)EP_SetTriggerEdge(u8EventPort, u16EventPin, pstcEventPortInit->u32Edge); + } + MODIFY_REG32(CM_AOS->PEVNTNFCR, \ + ((AOS_PEVNTNFCR_NFEN1 | AOS_PEVNTNFCR_DIVS1) << (u8EventPort * 8UL)), \ + ((pstcEventPortInit->u32Filter | pstcEventPortInit->u32FilterClock) << (u8EventPort * 8UL))); + } + } + return i32Ret; +} + +/** + * @brief De-init Event Port register to default value + * @param None + * @retval None + */ +void EP_DeInit(void) +{ + uint8_t u8EventPort; + + /* Restore all registers to default value */ + WRITE_REG32(CM_AOS->PEVNTTRGSR12, PEVNTTRGSR_RST_VALUE); + WRITE_REG32(CM_AOS->PEVNTTRGSR34, PEVNTTRGSR_RST_VALUE); + WRITE_REG32(CM_AOS->PEVNTNFCR, 0UL); + for (u8EventPort = EVT_PORT_1; u8EventPort < EVT_PORT_4; u8EventPort++) { + WRITE_REG32(PEVNTDIR_REG(u8EventPort), 0UL); + WRITE_REG32(PEVNTODR_REG(u8EventPort), 0UL); + WRITE_REG32(PEVNTORR_REG(u8EventPort), 0UL); + WRITE_REG32(PEVNTOSR_REG(u8EventPort), 0UL); + WRITE_REG32(PEVNTRIS_REG(u8EventPort), 0UL); + WRITE_REG32(PEVNTFAL_REG(u8EventPort), 0UL); + } +} + +/** + * @brief Initialize Event Port config structure. Fill each pstcEventPortInit with default value + * @param [in] pstcEventPortInit: Pointer to a stc_ep_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: Event Port structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EP_StructInit(stc_ep_init_t *pstcEventPortInit) +{ + int32_t i32Ret = LL_OK; + /* Check if pointer is NULL */ + if (NULL == pstcEventPortInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Reset Event Port init structure parameters values */ + pstcEventPortInit->u32PinDir = EP_DIR_IN; + pstcEventPortInit->enPinState = EVT_PIN_RESET; + pstcEventPortInit->u32PinTriggerOps = EP_OPS_NONE; + pstcEventPortInit->u32Edge = EP_TRIG_NONE; + pstcEventPortInit->u32Filter = EP_FILTER_OFF; + pstcEventPortInit->u32FilterClock = EP_FCLK_DIV1; + } + return i32Ret; +} + +/** + * @brief Set event port trigger edge. + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP port peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @param [in] u32Edge: Trigger edge, @ref EP_Trigger_Sel for details + * @retval int32_t: + * - LL_OK: Trigger edge set successful + * - LL_ERR_INVD_PARAM: Undefined edge + */ +int32_t EP_SetTriggerEdge(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Edge) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + DDL_ASSERT(IS_EP_TRIG_EDGE(u32Edge)); + + /* Set trigger edge */ + switch (u32Edge) { + case EP_TRIG_NONE: + CLR_REG32_BIT(PEVNTFAL_REG(u8EventPort), u16EventPin); + CLR_REG32_BIT(PEVNTRIS_REG(u8EventPort), u16EventPin); + break; + case EP_TRIG_FALLING: + SET_REG32_BIT(PEVNTFAL_REG(u8EventPort), u16EventPin); + CLR_REG32_BIT(PEVNTRIS_REG(u8EventPort), u16EventPin); + break; + case EP_TRIG_RISING: + CLR_REG32_BIT(PEVNTFAL_REG(u8EventPort), u16EventPin); + SET_REG32_BIT(PEVNTRIS_REG(u8EventPort), u16EventPin); + break; + case EP_TRIG_BOTH: + SET_REG32_BIT(PEVNTFAL_REG(u8EventPort), u16EventPin); + SET_REG32_BIT(PEVNTRIS_REG(u8EventPort), u16EventPin); + break; + default: + i32Ret = LL_ERR_INVD_PARAM; + break; + } + return i32Ret; +} + +/** + * @brief Set event port opeartion after triggered + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @param [in] u32Ops: The operation after triggered, @ref EP_TriggerOps_Sel for details + * @retval Specified Event port pin input value + */ +int32_t EP_SetTriggerOps(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Ops) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + DDL_ASSERT(IS_EP_OPS(u32Ops)); + + switch (u32Ops) { + case EP_OPS_NONE: + CLR_REG32_BIT(PEVNTORR_REG(u8EventPort), u16EventPin); + CLR_REG32_BIT(PEVNTOSR_REG(u8EventPort), u16EventPin); + break; + case EP_OPS_LOW: + SET_REG32_BIT(PEVNTORR_REG(u8EventPort), u16EventPin); + CLR_REG32_BIT(PEVNTOSR_REG(u8EventPort), u16EventPin); + break; + case EP_OPS_HIGH: + CLR_REG32_BIT(PEVNTORR_REG(u8EventPort), u16EventPin); + SET_REG32_BIT(PEVNTOSR_REG(u8EventPort), u16EventPin); + break; + case EP_OPS_TOGGLE: + SET_REG32_BIT(PEVNTORR_REG(u8EventPort), u16EventPin); + SET_REG32_BIT(PEVNTOSR_REG(u8EventPort), u16EventPin); + break; + default: + i32Ret = LL_ERR_INVD_PARAM; + break; + } + return i32Ret; +} + +/** + * @brief Read specified Event port input data port pins + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @retval Specified Event port pin input value + */ +en_ep_state_t EP_ReadInputPins(uint8_t u8EventPort, uint16_t u16EventPin) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + + return ((READ_REG32(PEVNTIDR_REG(u8EventPort)) & (u16EventPin)) != 0UL) ? EVT_PIN_SET : EVT_PIN_RESET; +} + +/** + * @brief Read specified Event port input data port + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the Event Port peripheral + * @retval Specified Event Port input value + */ +uint16_t EP_ReadInputPort(uint8_t u8EventPort) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + + return (uint16_t)(READ_REG32(PEVNTIDR_REG(u8EventPort)) & 0xFFFFUL); +} + +/** + * @brief Read specified Event port output data port pins + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @retval Specified Event port pin output value + */ +en_ep_state_t EP_ReadOutputPins(uint8_t u8EventPort, uint16_t u16EventPin) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + + return ((READ_REG32(PEVNTODR_REG(u8EventPort)) & (u16EventPin)) != 0UL) ? EVT_PIN_SET : EVT_PIN_RESET; +} + +/** + * @brief Read specified Event port output data port + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the Event Port peripheral + * @retval Specified Event Port output value + */ +uint16_t EP_ReadOutputPort(uint8_t u8EventPort) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + + return (uint16_t)(READ_REG32(PEVNTODR_REG(u8EventPort)) & 0xFFFFUL); +} + +/** + * @brief Set specified Event port output data port pins + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @retval None + */ +void EP_SetPins(uint8_t u8EventPort, uint16_t u16EventPin) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + + SET_REG32_BIT(PEVNTODR_REG(u8EventPort), u16EventPin); +} + +/** + * @brief Reset specified Event port output data port pins + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @retval None + */ +void EP_ResetPins(uint8_t u8EventPort, uint16_t u16EventPin) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + + CLR_REG32_BIT(PEVNTODR_REG(u8EventPort), u16EventPin); +} + +/** + * @brief Set specified Event port pins direction + * @param [in] u8EventPort: EVENT_PORT_x, x can be (1~4) to select the EP peripheral + * @param [in] u16EventPin: EVENT_PIN_x, x can be (00~15) to select the EP pin index + * @param [in] u32Dir: Pin direction + * @arg EP_DIR_IN + * @arg EP_DIR_OUT + * @retval None + */ +void EP_SetDir(uint8_t u8EventPort, uint16_t u16EventPin, uint32_t u32Dir) +{ + DDL_ASSERT(IS_EVENT_PORT(u8EventPort)); + DDL_ASSERT(IS_EVENT_PIN(u16EventPin)); + DDL_ASSERT(IS_EP_DIR(u32Dir)); + + if (EP_DIR_OUT == u32Dir) { + SET_REG32_BIT(PEVNTDIR_REG(u8EventPort), u16EventPin); + } else { + CLR_REG32_BIT(PEVNTDIR_REG(u8EventPort), u16EventPin); + } +} + +/** + * @} + */ + +#endif /* LL_EVENT_PORT_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcg.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcg.c new file mode 100644 index 00000000..5082bc46 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcg.c @@ -0,0 +1,194 @@ +/** + ******************************************************************************* + * @file hc32_ll_fcg.c + * @brief This file provides firmware functions to manage the Function Clock + * Gate (FCG). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_fcg.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_FCG FCG + * @brief FCG Driver Library + * @{ + */ + +#if (LL_FCG_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup FCG_Local_Macros FCG Local Macros + * @{ + */ +#define IS_FCG0_UNLOCKED() ((CM_PWC->FCG0PC & PWC_FCG0PC_PRT0) == PWC_FCG0PC_PRT0) + +/** + * @defgroup FCG_Check_Parameters_Validity FCG Check Parameters Validity + * @{ + */ +/* Parameter validity check for peripheral in fcg0. */ +#define IS_FCG0_PERIPH(per) \ +( ((per) != 0x00UL) && \ + (((per) | FCG_FCG0_PERIPH_MASK) == FCG_FCG0_PERIPH_MASK)) + +/* Parameter validity check for peripheral in fcg1. */ +#define IS_FCG1_PERIPH(per) \ +( ((per) != 0x00UL) && \ + (((per) | FCG_FCG1_PERIPH_MASK) == FCG_FCG1_PERIPH_MASK)) + +/* Parameter validity check for peripheral in fcg2. */ +#define IS_FCG2_PERIPH(per) \ +( ((per) != 0x00UL) && \ + (((per) | FCG_FCG2_PERIPH_MASK) == FCG_FCG2_PERIPH_MASK)) + +/* Parameter validity check for peripheral in fcg3. */ +#define IS_FCG3_PERIPH(per) \ +( ((per) != 0x00UL) && \ + (((per) | FCG_FCG3_PERIPH_MASK) == FCG_FCG3_PERIPH_MASK)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup FCG_Global_Functions FCG Global Functions + * @{ + */ + +/** + * @brief Enable or disable the FCG0 peripheral clock. + * @param [in] u32Fcg0Periph The peripheral in FCG0 @ref FCG_FCG0_Peripheral. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCG_Fcg0PeriphClockCmd(uint32_t u32Fcg0Periph, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FCG0_PERIPH(u32Fcg0Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_FCG0_UNLOCKED()); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_PWC->FCG0, u32Fcg0Periph); + } else { + SET_REG32_BIT(CM_PWC->FCG0, u32Fcg0Periph); + } +} + +/** + * @brief Enable or disable the FCG1 peripheral clock. + * @param [in] u32Fcg1Periph The peripheral in FCG1 @ref FCG_FCG1_Peripheral. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCG_Fcg1PeriphClockCmd(uint32_t u32Fcg1Periph, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FCG1_PERIPH(u32Fcg1Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_PWC->FCG1, u32Fcg1Periph); + } else { + SET_REG32_BIT(CM_PWC->FCG1, u32Fcg1Periph); + } +} + +/** + * @brief Enable or disable the FCG2 peripheral clock. + * @param [in] u32Fcg2Periph The peripheral in FCG2 @ref FCG_FCG2_Peripheral. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCG_Fcg2PeriphClockCmd(uint32_t u32Fcg2Periph, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FCG2_PERIPH(u32Fcg2Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_PWC->FCG2, u32Fcg2Periph); + } else { + SET_REG32_BIT(CM_PWC->FCG2, u32Fcg2Periph); + } +} + +/** + * @brief Enable or disable the FCG3 peripheral clock. + * @param [in] u32Fcg3Periph The peripheral in FCG3 @ref FCG_FCG3_Peripheral. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCG_Fcg3PeriphClockCmd(uint32_t u32Fcg3Periph, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FCG3_PERIPH(u32Fcg3Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_PWC->FCG3, u32Fcg3Periph); + } else { + SET_REG32_BIT(CM_PWC->FCG3, u32Fcg3Periph); + } +} + +#endif /* LL_FCG_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcm.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcm.c new file mode 100644 index 00000000..594a562b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fcm.c @@ -0,0 +1,385 @@ +/** + ******************************************************************************* + * @file hc32_ll_fcm.c + * @brief This file provides firmware functions to manage the Frequency Clock + * Measurement (FCM). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_fcm.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_FCM FCM + * @brief FCM Driver Library + * @{ + */ + +#if (LL_FCM_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup FCM_Local_Macros FCM Local Macros + * @{ + */ + +/* FCM Registers RESET Value */ +#define FCM_REG_RST_VALUE (0x00000000UL) + +/* FCM interrupt mask */ +#define FCM_INT_MASK (FCM_INT_OVF | FCM_INT_END | FCM_INT_ERR) +/* FCM status flag mask */ +#define FCM_FLAG_MASK (FCM_SR_ERRF | FCM_SR_MENDF | FCM_SR_OVF) + +/** + * @defgroup FCM_Check_Parameters_Validity FCM Check Parameters Validity + * @{ + */ + +/* Parameter validity check for FCM target and reference clock source. */ +#define IS_FCM_TARGET_SRC(x) \ +( ((x) == FCM_TARGET_CLK_XTAL) || \ + ((x) == FCM_TARGET_CLK_XTAL32) || \ + ((x) == FCM_TARGET_CLK_HRC) || \ + ((x) == FCM_TARGET_CLK_LRC) || \ + ((x) == FCM_TARGET_CLK_SWDTLRC) || \ + ((x) == FCM_TARGET_CLK_PCLK1) || \ + ((x) == FCM_TARGET_CLK_PLLAP) || \ + ((x) == FCM_TARGET_CLK_MRC) || \ + ((x) == FCM_TARGET_CLK_PLLHP) || \ + ((x) == FCM_TARGET_CLK_RTCLRC)) + +#define IS_FCM_REF_SRC(x) \ +( ((x) == FCM_REF_CLK_XTAL) || \ + ((x) == FCM_REF_CLK_XTAL32) || \ + ((x) == FCM_REF_CLK_HRC) || \ + ((x) == FCM_REF_CLK_LRC) || \ + ((x) == FCM_REF_CLK_SWDTLRC) || \ + ((x) == FCM_REF_CLK_PCLK1) || \ + ((x) == FCM_REF_CLK_PLLAP) || \ + ((x) == FCM_REF_CLK_MRC) || \ + ((x) == FCM_REF_CLK_PLLHP) || \ + ((x) == FCM_REF_CLK_RTCLRC)) + +/* Parameter validity check for FCM target clock division. */ +#define IS_FCM_TARGET_DIV(x) \ +( ((x) == FCM_TARGET_CLK_DIV1) || \ + ((x) == FCM_TARGET_CLK_DIV4) || \ + ((x) == FCM_TARGET_CLK_DIV8) || \ + ((x) == FCM_TARGET_CLK_DIV32)) + +/* Parameter validity check for FCM external reference input function. */ +#define IS_FCM_EXT_REF_FUNC(x) \ +( ((x) == FCM_EXT_REF_OFF) || \ + ((x) == FCM_EXT_REF_ON)) + +/* Parameter validity check for FCM reference clock edge. */ +#define IS_FCM_REF_EDGE(x) \ +( ((x) == FCM_REF_CLK_RISING) || \ + ((x) == FCM_REF_CLK_FALLING) || \ + ((x) == FCM_REF_CLK_BOTH)) + +/* Parameter validity check for FCM digital filter function. */ +#define IS_FCM_DIG_FILTER(x) \ +( ((x) == FCM_DIG_FILTER_OFF) || \ + ((x) == FCM_DIG_FILTER_DIV1) || \ + ((x) == FCM_DIG_FILTER_DIV4) || \ + ((x) == FCM_DIG_FILTER_DIV16)) + +/* Parameter validity check for FCM reference clock division. */ +#define IS_FCM_REF_DIV(x) \ +( ((x) == FCM_REF_CLK_DIV32) || \ + ((x) == FCM_REF_CLK_DIV128) || \ + ((x) == FCM_REF_CLK_DIV1024) || \ + ((x) == FCM_REF_CLK_DIV8192)) + +/* Parameter validity check for FCM exception type function. */ +#define IS_FCM_EXP_TYPE(x) \ +( ((x) == FCM_EXP_TYPE_INT) || \ + ((x) == FCM_EXP_TYPE_RST)) + +/* Parameter validity check for FCM interrupt. */ +#define IS_FCM_INT(x) (((x) | FCM_INT_MASK) == FCM_INT_MASK) + +/* Parameter validity check for FCM flag state. */ +#define IS_FCM_FLAG(x) \ +( ((x) != 0x00UL) && \ + (((x) | FCM_FLAG_MASK) == FCM_FLAG_MASK)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup FCM_Global_Functions FCM Global Functions + * @{ + */ + +/** + * @brief Initialize FCM. + * @param [in] pstcFcmInit Pointer to a @ref stc_fcm_init_t structure + * that contains configuration information. + * @retval int32_t: + * - LL_OK: FCM initialize successful + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t FCM_Init(const stc_fcm_init_t *pstcFcmInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcFcmInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameter validity checking */ + DDL_ASSERT(IS_FCM_TARGET_SRC(pstcFcmInit->u32TargetClock)); + DDL_ASSERT(IS_FCM_TARGET_DIV(pstcFcmInit->u32TargetClockDiv)); + DDL_ASSERT(IS_FCM_EXT_REF_FUNC(pstcFcmInit->u32ExtRefClockEnable)); + DDL_ASSERT(IS_FCM_REF_EDGE(pstcFcmInit->u32RefClockEdge)); + DDL_ASSERT(IS_FCM_DIG_FILTER(pstcFcmInit->u32DigitalFilter)); + DDL_ASSERT(IS_FCM_REF_SRC(pstcFcmInit->u32RefClock)); + DDL_ASSERT(IS_FCM_REF_DIV(pstcFcmInit->u32RefClockDiv)); + DDL_ASSERT(IS_FCM_EXP_TYPE(pstcFcmInit->u32ExceptionType)); + + WRITE_REG32(CM_FCM->LVR, pstcFcmInit->u16LowerLimit); + WRITE_REG32(CM_FCM->UVR, pstcFcmInit->u16UpperLimit); + WRITE_REG32(CM_FCM->MCCR, (pstcFcmInit->u32TargetClock | pstcFcmInit->u32TargetClockDiv)); + WRITE_REG32(CM_FCM->RCCR, (pstcFcmInit->u32ExtRefClockEnable | pstcFcmInit->u32RefClockEdge | + pstcFcmInit->u32DigitalFilter | pstcFcmInit->u32RefClock | + pstcFcmInit->u32RefClockDiv)); + MODIFY_REG32(CM_FCM->RIER, FCM_RIER_ERRINTRS, pstcFcmInit->u32ExceptionType); + } + return i32Ret; +} + +/** + * @brief Initialize FCM structure. Fill each pstcFcmInit with default value. + * @param [in] pstcFcmInit Pointer to a @ref stc_fcm_init_t structure + * that contains configuration information. + * @retval int32_t: + * - LL_OK: FCM structure initialize successful + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t FCM_StructInit(stc_fcm_init_t *pstcFcmInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcFcmInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* RESET FCM init structure parameters values */ + pstcFcmInit->u16LowerLimit = 0U; + pstcFcmInit->u16UpperLimit = 0U; + pstcFcmInit->u32TargetClock = FCM_TARGET_CLK_XTAL; + pstcFcmInit->u32TargetClockDiv = FCM_TARGET_CLK_DIV1; + pstcFcmInit->u32ExtRefClockEnable = FCM_EXT_REF_OFF; + pstcFcmInit->u32RefClockEdge = FCM_REF_CLK_RISING; + pstcFcmInit->u32DigitalFilter = FCM_DIG_FILTER_OFF; + pstcFcmInit->u32RefClock = FCM_REF_CLK_XTAL; + pstcFcmInit->u32RefClockDiv = FCM_REF_CLK_DIV32; + pstcFcmInit->u32ExceptionType = FCM_EXP_TYPE_INT; + } + return i32Ret; +} + +/** + * @brief De-Initialize FCM. + * @param None + * @retval None + */ +void FCM_DeInit(void) +{ + WRITE_REG32(CM_FCM->STR, FCM_REG_RST_VALUE); + WRITE_REG32(CM_FCM->CLR, FCM_FLAG_MASK); + WRITE_REG32(CM_FCM->LVR, FCM_REG_RST_VALUE); + WRITE_REG32(CM_FCM->UVR, FCM_REG_RST_VALUE); + WRITE_REG32(CM_FCM->MCCR, FCM_REG_RST_VALUE); + WRITE_REG32(CM_FCM->RCCR, FCM_REG_RST_VALUE); + WRITE_REG32(CM_FCM->RIER, FCM_REG_RST_VALUE); +} + +/** + * @brief Get FCM state, get FCM overflow, complete, error flag. + * @param [in] u32Flag FCM flags.This parameter can be one or any + * combination of the following values: @ref FCM_Flag_Sel + * @arg FCM_FLAG_ERR: FCM error. + * @arg FCM_FLAG_END: FCM measure end. + * @arg FCM_FLAG_OVF: FCM overflow. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t FCM_GetStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_FCM_FLAG(u32Flag)); + + return ((READ_REG32_BIT(CM_FCM->SR, u32Flag) != 0UL) ? SET : RESET); +} + +/** + * @brief Clear FCM state, Clear FCM overflow, complete, error flag. + * @param [in] u32Flag FCM flags.This parameter can be one or any + * combination of the following values: @ref FCM_Flag_Sel + * @arg FCM_FLAG_ERR: FCM error. + * @arg FCM_FLAG_END: FCM measure end. + * @arg FCM_FLAG_OVF: FCM overflow. + * @retval None. + */ +void FCM_ClearStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_FCM_FLAG(u32Flag)); + + SET_REG32_BIT(CM_FCM->CLR, u32Flag); +} + +/** + * @brief Get FCM counter value. + * @param None + * @retval FCM counter value. + */ +uint16_t FCM_GetCountValue(void) +{ + return (uint16_t)(READ_REG32(CM_FCM->CNTR) & 0xFFFFU); +} + +/** + * @brief FCM target clock type and division config. + * @param [in] u32ClockSrc Target clock type. @ref FCM_Target_Clock_Src + * @param [in] u32Div Target clock division. @ref FCM_Target_Clock_Div + * @arg FCM_TARGET_CLK_DIV1 + * @arg FCM_TARGET_CLK_DIV4 + * @arg FCM_TARGET_CLK_DIV8 + * @arg FCM_TARGET_CLK_DIV32 + * @retval None. + */ +void FCM_SetTargetClock(uint32_t u32ClockSrc, uint32_t u32Div) +{ + DDL_ASSERT(IS_FCM_TARGET_SRC(u32ClockSrc)); + DDL_ASSERT(IS_FCM_TARGET_DIV(u32Div)); + WRITE_REG32(CM_FCM->MCCR, (u32ClockSrc | u32Div)); +} + +/** + * @brief FCM reference clock type and division config. + * @param [in] u32ClockSrc Reference clock type. @ref FCM_Ref_Clock_Src + * @param [in] u32Div Reference clock division. @ref FCM_Ref_Clock_Div + * @arg FCM_REF_CLK_DIV32 + * @arg FCM_REF_CLK_DIV128 + * @arg FCM_REF_CLK_DIV1024 + * @arg FCM_REF_CLK_DIV8192 + * @retval None. + */ +void FCM_SetRefClock(uint32_t u32ClockSrc, uint32_t u32Div) +{ + DDL_ASSERT(IS_FCM_REF_SRC(u32ClockSrc)); + DDL_ASSERT(IS_FCM_REF_DIV(u32Div)); + MODIFY_REG32(CM_FCM->RCCR, (FCM_RCCR_INEXS | FCM_RCCR_RCKS | FCM_RCCR_RDIVS), (u32ClockSrc | u32Div)); +} + +/** + * @brief Enable or disable the FCM reset + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCM_ResetCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_FCM->RIER_b.ERRE, enNewState); +} + +/** + * @brief Enable or disable the FCM interrupt + * @param [in] u32IntType The FCM interrupt type. This parameter can be + * one or any combination @ref FCM_Int_Type + * @arg FCM_INT_OVF: FCM overflow interrupt + * @arg FCM_INT_END: FCM calculate end interrupt + * @arg FCM_INT_ERR: FCM frequency abnormal interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FCM_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FCM_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_FCM->RIER, u32IntType); + } else { + CLR_REG32_BIT(CM_FCM->RIER, u32IntType); + } +} + +/** + * @brief FCM function config. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None. + */ +void FCM_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + WRITE_REG32(bCM_FCM->STR_b.START, enNewState); +} + +/** + * @} + */ + +#endif /* LL_FCM_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fmac.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fmac.c new file mode 100644 index 00000000..9de18446 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_fmac.c @@ -0,0 +1,350 @@ +/** + ******************************************************************************* + * @file hc32_ll_fmac.c + * @brief This file provides firmware functions to manage the Filter Math + * Accelerate (FMAC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_fmac.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_FMAC FMAC + * @brief FMAC Driver Library + * @{ + */ + +#if (LL_FMAC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup FMAC_Local_Macros FMAC Local Macros + * @{ + */ + +/** + * @defgroup FMAC_Check_Parameters_Validity FMAC Check Parameters Validity + * @{ + */ +#define IS_FMAC_FIR_SHIFT(x) ((x) <= FMAC_FIR_SHIFT_21BIT) + +#define IS_FMAC_FIR_STAGE(x) ((x) <= FMAC_FIR_STAGE_16) + +#define IS_FMAC_INT_FUNC(x) \ +( ((x) == FMAC_INT_ENABLE) || \ + ((x) == FMAC_INT_DISABLE)) + +#define IS_VALID_UNIT(x) \ +( ((x) == CM_FMAC1) || \ + ((x) == CM_FMAC2) || \ + ((x) == CM_FMAC3) || \ + ((x) == CM_FMAC4)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup FMAC_Global_Functions FMAC Global Functions + * @{ + */ + +/** + * @brief FMAC peripheral initialization stucture clear + * @param [in] pstcFmacInit FMAC function structure + * @arg See the structure definition for @ref stc_fmac_init_t + * @retval int32_t: + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t FMAC_StructInit(stc_fmac_init_t *pstcFmacInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcFmacInit != NULL) { + pstcFmacInit->u32Stage = FMAC_FIR_STAGE_0; + pstcFmacInit->u32Shift = FMAC_FIR_SHIFT_0BIT; + pstcFmacInit->pi16Factor = NULL; + pstcFmacInit->u32IntCmd = FMAC_INT_DISABLE; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief De-Initialize FMAC function + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @retval None + */ +void FMAC_DeInit(CM_FMAC_TypeDef *FMACx) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + + WRITE_REG32(FMACx->CTR, 0UL); + WRITE_REG32(FMACx->IER, 0UL); + WRITE_REG32(FMACx->DTR, 0UL); + WRITE_REG32(FMACx->RTR0, 0UL); + WRITE_REG32(FMACx->RTR1, 0UL); + WRITE_REG32(FMACx->STR, 0UL); +} + +/** + * @brief FMAC peripheral function initialize + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] pstcFmacInit FMAC function base parameter structure + * @arg See the structure definition for @ref stc_fmac_init_t + * @retval int32_t: + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t FMAC_Init(CM_FMAC_TypeDef *FMACx, const stc_fmac_init_t *pstcFmacInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + int16_t *pi16Factor; + __IO uint32_t *FMAC_CORx; + uint32_t i; + if ((pstcFmacInit != NULL) && (pstcFmacInit->pi16Factor != NULL)) { + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + DDL_ASSERT(IS_FMAC_FIR_SHIFT(pstcFmacInit->u32Shift)); + DDL_ASSERT(IS_FMAC_FIR_STAGE(pstcFmacInit->u32Stage)); + DDL_ASSERT(IS_FMAC_INT_FUNC(pstcFmacInit->u32IntCmd)); + + pi16Factor = (pstcFmacInit->pi16Factor); + /* Configure filter stage and results right shift bits */ + WRITE_REG32(FMACx->CTR, (pstcFmacInit->u32Stage | (pstcFmacInit->u32Shift << FMAC_CTR_SHIFT_POS))); + /* Configure interrupt command */ + WRITE_REG32(FMACx->IER, pstcFmacInit->u32IntCmd); + for (i = 0U; i < pstcFmacInit->u32Stage + 1U; i++) { + FMAC_CORx = (__IO uint32_t *)((uint32_t)(&FMACx->COR0) + (i << 2UL)); + WRITE_REG32(*FMAC_CORx, *pi16Factor++); + } + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Enable or Disable FMAC + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FMAC_Cmd(CM_FMAC_TypeDef *FMACx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(FMACx->ENR, enNewState); +} + +/** + * @brief Set Filter result shift bits. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] u32ShiftNum Result shift times. + * This parameter can be one of @ref FMAC_Filter_Shift + * @retval None + */ +void FMAC_SetResultShift(CM_FMAC_TypeDef *FMACx, uint32_t u32ShiftNum) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + DDL_ASSERT(IS_FMAC_FIR_SHIFT(u32ShiftNum)); + /* Set Filter result shift bits */ + MODIFY_REG32(FMACx->CTR, FMAC_CTR_SHIFT, u32ShiftNum << FMAC_CTR_SHIFT_POS); +} + +/** + * @brief Set filter stage and filter factor. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] u32FilterStage FMAC filter stage. + * This parameter can be one of @ref FMAC_Filter_Stage + * @param [in] pi16Factor FMAC filter factor. + * This parameter can be set -32768 ~ 32767 + * @retval None + */ +void FMAC_SetStageFactor(CM_FMAC_TypeDef *FMACx, uint32_t u32FilterStage, int16_t *pi16Factor) +{ + __IO uint32_t *FMAC_CORx; + uint8_t i; + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + DDL_ASSERT(IS_FMAC_FIR_STAGE(u32FilterStage)); + /* FMAC Software reset */ + CLR_REG32_BIT(FMACx->ENR, FMAC_ENR_FMACEN); + SET_REG32_BIT(FMACx->ENR, FMAC_ENR_FMACEN); + /* Set the filter stage */ + MODIFY_REG32(FMACx->CTR, FMAC_CTR_STAGE_NUM, u32FilterStage); + for (i = 0U; i < (u32FilterStage + 1UL); i++) { + FMAC_CORx = (__IO uint32_t *)((uint32_t)(&FMACx->COR0) + ((uint32_t)i << 2UL)); + WRITE_REG32(*FMAC_CORx, *pi16Factor++); + } +} + +/** + * @brief Configure interrupt command. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void FMAC_IntCmd(CM_FMAC_TypeDef *FMACx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(FMACx->IER, enNewState); +} + +/** + * @brief Data input. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [in] i16Factor Data that needs to be processed. + * @retval None + */ +void FMAC_FIRInput(CM_FMAC_TypeDef *FMACx, int16_t i16Factor) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + WRITE_REG32(FMACx->DTR, i16Factor); +} + +/** + * @brief Get FMAC status. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @retval An @ref en_flag_status_t enumeration type value. + * - SET Calculate complete + * - RESET Calculation in progress + */ +en_flag_status_t FMAC_GetStatus(const CM_FMAC_TypeDef *FMACx) +{ + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + return ((READ_REG32_BIT(FMACx->STR, FMAC_STR_READY) != 0UL) ? SET : RESET); +} + +/** + * @brief Get calculation results. + * @param [in] FMACx Pointer to FMAC instance register base. + * This parameter can be a value of the following: + * @arg CM_FMAC1: FMAC unit 1 instance register base + * @arg CM_FMAC2: FMAC unit 2 instance register base + * @arg CM_FMAC3: FMAC unit 3 instance register base + * @arg CM_FMAC4: FMAC unit 4 instance register base + * @param [out] pstcResult Get result. + * u32ResultHigh: The high value of the result + * u32ResultLow: The low value of the result + * @retval int32_t: + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: pstcResult == NULL + */ +int32_t FMAC_GetResult(const CM_FMAC_TypeDef *FMACx, stc_fmac_result_t *pstcResult) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + DDL_ASSERT(IS_VALID_UNIT(FMACx)); + + if (pstcResult != NULL) { + pstcResult->u32ResultHigh = READ_REG32(FMACx->RTR0); + pstcResult->u32ResultLow = READ_REG32(FMACx->RTR1); + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_FMAC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_gpio.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_gpio.c new file mode 100644 index 00000000..b2486e2e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_gpio.c @@ -0,0 +1,650 @@ +/** + ******************************************************************************* + * @file hc32_ll_gpio.c + * @brief This file provides firmware functions to manage the General Purpose + * Input/Output(GPIO). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_gpio.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_GPIO GPIO + * @brief GPIO Driver Library + * @{ + */ + +#if (LL_GPIO_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ +/** + * @defgroup GPIO_Local_Types GPIO Local Typedefs + * @{ + */ +/** + * @brief GPIO port pin table definition + */ +typedef struct { + uint8_t u8Port; /*!< Set pin state to High or Low, @ref GPIO_PinState_Sel for details */ + uint16_t u16PinMask; /*!< Set pin state to High or Low, @ref GPIO_PinState_Sel for details */ +} stc_gpio_port_pin_tbl_t; +/** + * @} + */ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup GPIO_Local_Macros GPIO Local Macros + * @{ + */ +/** + * @defgroup GPIO_Registers_Setting_definition GPIO Registers setting definition + * @{ + */ +#define GPIO_PSPCR_RST_VALUE (0x001FU) + +#define GPIO_PCCR_RST_VALUE (0x1000U) + +#define GPIO_PINAER_RST_VALUE (0x0000U) + +#define GPIO_PIN_NUM_MAX (16U) +#define GPIO_PORT_OFFSET (0x40UL) +#define GPIO_PIN_OFFSET (0x04UL) +#define GPIO_REG_OFFSET (0x10UL) +#define GPIO_REG_TYPE uint16_t +#define GPIO_PIDR_BASE ((uint32_t)(&CM_GPIO->PIDRA)) +#define GPIO_PODR_BASE ((uint32_t)(&CM_GPIO->PODRA)) +#define GPIO_POSR_BASE ((uint32_t)(&CM_GPIO->POSRA)) +#define GPIO_PORR_BASE ((uint32_t)(&CM_GPIO->PORRA)) +#define GPIO_POTR_BASE ((uint32_t)(&CM_GPIO->POTRA)) +#define GPIO_POER_BASE ((uint32_t)(&CM_GPIO->POERA)) +#define GPIO_PCR_BASE ((uint32_t)(&CM_GPIO->PCRA0)) +#define GPIO_PFSR_BASE ((uint32_t)(&CM_GPIO->PFSRA0)) + +#define PIDR_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_PIDR_BASE + GPIO_REG_OFFSET * (x))) +#define PODR_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_PODR_BASE + GPIO_REG_OFFSET * (x))) +#define POSR_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_POSR_BASE + GPIO_REG_OFFSET * (x))) +#define PORR_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_PORR_BASE + GPIO_REG_OFFSET * (x))) +#define POTR_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_POTR_BASE + GPIO_REG_OFFSET * (x))) +#define POER_REG(x) (*(__IO GPIO_REG_TYPE *)(GPIO_POER_BASE + GPIO_REG_OFFSET * (x))) +#define PCR_REG(x, y) (*(__IO uint16_t *)(GPIO_PCR_BASE + (uint32_t)((x) * GPIO_PORT_OFFSET) + (y) * GPIO_PIN_OFFSET)) +#define PFSR_REG(x, y) (*(__IO uint16_t *)(GPIO_PFSR_BASE + (uint32_t)((x) * GPIO_PORT_OFFSET) + (y) * GPIO_PIN_OFFSET)) +/** + * @} + */ + +/** + * @defgroup GPIO_Check_Parameters_Validity GPIO Check Parameters Validity + * @{ + */ +/*! Parameter validity check for pin state. */ +#define IS_GPIO_PIN_STATE(state) \ +( ((state) == PIN_STAT_RST) || \ + ((state) == PIN_STAT_SET)) + +/*! Parameter validity check for pin direction. */ +#define IS_GPIO_DIR(dir) \ +( ((dir) == PIN_DIR_IN) || \ + ((dir) == PIN_DIR_OUT)) + +/*! Parameter validity check for pin output type. */ +#define IS_GPIO_OUT_TYPE(type) \ +( ((type) == PIN_OUT_TYPE_CMOS) || \ + ((type) == PIN_OUT_TYPE_NMOS)) + +/*! Parameter validity check for pin driver capacity. */ +#define IS_GPIO_PIN_DRV(drv) \ +( ((drv) == PIN_LOW_DRV) || \ + ((drv) == PIN_MID_DRV) || \ + ((drv) == PIN_HIGH_DRV)) + +/*! Parameter validity check for pin attribute. */ +#define IS_GPIO_ATTR(attr) \ +( ((attr) == PIN_ATTR_DIGITAL) || \ + ((attr) == PIN_ATTR_ANALOG)) + +/*! Parameter validity check for pin latch function. */ +#define IS_GPIO_LATCH(latch) \ +( ((latch) == PIN_LATCH_OFF) || \ + ((latch) == PIN_LATCH_ON)) + +/*! Parameter validity check for internal pull-up resistor. */ +#define IS_GPIO_PIN_PU(pu) \ +( ((pu) == PIN_PU_OFF) || \ + ((pu) == PIN_PU_ON)) + +/*! Parameter validity check for pin state invert. */ +#define IS_GPIO_PIN_INVERT(invert) \ +( ((invert) == PIN_INVT_OFF) || \ + ((invert) == PIN_INVT_ON)) + +/*! Parameter validity check for pin input type. */ +#define IS_GPIO_IN_TYPE(type) \ +( ((type) == PIN_IN_TYPE_SMT) || \ + ((type) == PIN_IN_TYPE_CMOS)) + +/*! Parameter validity check for external interrupt function. */ +#define IS_GPIO_EXTINT(extint) \ +( ((extint) == PIN_EXTINT_OFF) || \ + ((extint) == PIN_EXTINT_ON)) + +/*! Parameter validity check for pin number. */ +#define IS_GPIO_PIN(pin) \ +( ((pin) != 0U) && \ + (((pin) & GPIO_PIN_ALL) != 0U)) + +/*! Parameter validity check for port source. */ +#define IS_GPIO_PORT(port) \ +( ((port) == GPIO_PORT_A) || \ + ((port) == GPIO_PORT_B) || \ + ((port) == GPIO_PORT_C) || \ + ((port) == GPIO_PORT_D) || \ + ((port) == GPIO_PORT_E) || \ + ((port) == GPIO_PORT_F) || \ + ((port) == GPIO_PORT_G) || \ + ((port) == GPIO_PORT_H) || \ + ((port) == GPIO_PORT_I)) + +/*! Parameter validity check for pin function. */ +#define IS_GPIO_FUNC(func) \ +( ((func) <= GPIO_FUNC_20) || \ + (((func) >= GPIO_FUNC_32) && ((func) <= GPIO_FUNC_63))) + +/*! Parameter validity check for debug pin definition. */ +#define IS_GPIO_DEBUG_PORT(port) \ +( ((port) != 0U) && \ + (((port) | GPIO_PIN_DEBUG) == GPIO_PIN_DEBUG)) + +/*! Parameter validity check for pin read wait cycle. */ +#define IS_GPIO_READ_WAIT(wait) \ +( ((wait) == GPIO_RD_WAIT0) || \ + ((wait) == GPIO_RD_WAIT1) || \ + ((wait) == GPIO_RD_WAIT2) || \ + ((wait) == GPIO_RD_WAIT3) || \ + ((wait) == GPIO_RD_WAIT4) || \ + ((wait) == GPIO_RD_WAIT5) || \ + ((wait) == GPIO_RD_WAIT6) || \ + ((wait) == GPIO_RD_WAIT7)) + +/*! Parameter validity check for Hrpwmp pin definition. */ + +/* Check GPIO register lock status. */ +#define IS_GPIO_UNLOCK() (GPIO_PWPR_WE == (CM_GPIO->PWPR & GPIO_PWPR_WE)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @defgroup GPIO_Local_Variables GPIO Local Variables + * @{ + */ +static const stc_gpio_port_pin_tbl_t m_astcGpioPortPinTbl[] = { + {GPIO_PORT_A, GPIO_PIN_A_ALL}, + {GPIO_PORT_B, GPIO_PIN_B_ALL}, + {GPIO_PORT_C, GPIO_PIN_C_ALL}, + {GPIO_PORT_D, GPIO_PIN_D_ALL}, + {GPIO_PORT_E, GPIO_PIN_E_ALL}, + {GPIO_PORT_F, GPIO_PIN_F_ALL}, + {GPIO_PORT_G, GPIO_PIN_G_ALL}, + {GPIO_PORT_H, GPIO_PIN_H_ALL}, + {GPIO_PORT_I, GPIO_PIN_I_ALL}, + +}; +/** + * @} + */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup GPIO_Global_Functions GPIO Global Functions + * @{ + */ + +/** + * @brief Initialize GPIO. + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @param [in] pstcGpioInit: Pointer to a stc_gpio_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: GPIO initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t GPIO_Init(uint8_t u8Port, uint16_t u16Pin, const stc_gpio_init_t *pstcGpioInit) +{ + uint8_t u8PinPos; + uint16_t u16PCRVal; + uint16_t u16PCRMask; + int32_t i32Ret = LL_OK; + __IO uint16_t *PCRx; + + /* Check if pointer is NULL */ + if (NULL == pstcGpioInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_UNLOCK()); + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + DDL_ASSERT(IS_GPIO_PIN_STATE(pstcGpioInit->u16PinState)); + DDL_ASSERT(IS_GPIO_DIR(pstcGpioInit->u16PinDir)); + DDL_ASSERT(IS_GPIO_OUT_TYPE(pstcGpioInit->u16PinOutputType)); + DDL_ASSERT(IS_GPIO_PIN_DRV(pstcGpioInit->u16PinDrv)); + DDL_ASSERT(IS_GPIO_LATCH(pstcGpioInit->u16Latch)); + DDL_ASSERT(IS_GPIO_PIN_PU(pstcGpioInit->u16PullUp)); + DDL_ASSERT(IS_GPIO_PIN_INVERT(pstcGpioInit->u16Invert)); + DDL_ASSERT(IS_GPIO_EXTINT(pstcGpioInit->u16ExtInt)); + DDL_ASSERT(IS_GPIO_IN_TYPE(pstcGpioInit->u16PinInputType)); + DDL_ASSERT(IS_GPIO_ATTR(pstcGpioInit->u16PinAttr)); + for (u8PinPos = 0U; u8PinPos < GPIO_PIN_NUM_MAX; u8PinPos++) { + if ((u16Pin & (1UL << u8PinPos)) != 0U) { + u16PCRVal = pstcGpioInit->u16PinState | pstcGpioInit->u16PinDir | pstcGpioInit->u16PinOutputType | \ + pstcGpioInit->u16PinDrv | pstcGpioInit->u16PullUp | pstcGpioInit->u16Invert | \ + pstcGpioInit->u16ExtInt | pstcGpioInit->u16Latch; + + u16PCRMask = GPIO_PCR_POUT | GPIO_PCR_POUTE | GPIO_PCR_NOD | \ + GPIO_PCR_DRV | GPIO_PCR_PUU | GPIO_PCR_INVE | \ + GPIO_PCR_INTE | GPIO_PCR_LTE ; + u16PCRVal |= pstcGpioInit->u16PinAttr; + u16PCRMask |= GPIO_PCR_DDIS; + + u16PCRVal |= pstcGpioInit->u16PinInputType; + u16PCRMask |= GPIO_PCR_CINSEL; + PCRx = &PCR_REG(u8Port, u8PinPos); + MODIFY_REG16(*PCRx, u16PCRMask, u16PCRVal); + } + } + } + return i32Ret; +} + +/** + * @brief De-init GPIO register to default value + * @param None + * @retval None + */ +void GPIO_DeInit(void) +{ + stc_gpio_init_t stcGpioInit; + uint8_t i; + DDL_ASSERT(IS_GPIO_UNLOCK()); + + (void)GPIO_StructInit(&stcGpioInit); + + for (i = 0U; i < ARRAY_SZ(m_astcGpioPortPinTbl); i++) { + (void)GPIO_Init(m_astcGpioPortPinTbl[i].u8Port, m_astcGpioPortPinTbl[i].u16PinMask, &stcGpioInit); + } + /* GPIO global register reset */ + WRITE_REG16(CM_GPIO->PSPCR, GPIO_PSPCR_RST_VALUE); + WRITE_REG16(CM_GPIO->PCCR, GPIO_PCCR_RST_VALUE); + + WRITE_REG16(CM_GPIO->PINAER, GPIO_PINAER_RST_VALUE); +} + +/** + * @brief Initialize GPIO config structure. Fill each pstcGpioInit with default value + * @param [in] pstcGpioInit: Pointer to a stc_gpio_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: GPIO structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t GPIO_StructInit(stc_gpio_init_t *pstcGpioInit) +{ + int32_t i32Ret = LL_OK; + /* Check if pointer is NULL */ + if (NULL == pstcGpioInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Reset GPIO init structure parameters values */ + pstcGpioInit->u16PinState = PIN_STAT_RST; + pstcGpioInit->u16PinDir = PIN_DIR_IN; + pstcGpioInit->u16PinDrv = PIN_LOW_DRV; + pstcGpioInit->u16PinAttr = PIN_ATTR_DIGITAL; + + pstcGpioInit->u16Latch = PIN_LATCH_OFF; + pstcGpioInit->u16PullUp = PIN_PU_OFF; + pstcGpioInit->u16Invert = PIN_INVT_OFF; + pstcGpioInit->u16ExtInt = PIN_EXTINT_OFF; + pstcGpioInit->u16PinOutputType = PIN_OUT_TYPE_CMOS; + pstcGpioInit->u16PinInputType = PIN_IN_TYPE_SMT; + } + return i32Ret; +} + +/** + * @brief GPIO debug port configure. Set debug pins to GPIO + * @param [in] u8DebugPort: @ref GPIO_DebugPin_Sel for each product + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @arg ENABLE: set to debug port (SWD/JTAG) + * @arg DISABLE: set to GPIO + * @retval None + */ +void GPIO_SetDebugPort(uint8_t u8DebugPort, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_DEBUG_PORT(u8DebugPort)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + if (ENABLE == enNewState) { + SET_REG16_BIT(CM_GPIO->PSPCR, ((uint16_t)u8DebugPort & GPIO_PSPCR_SPFE)); + } else { + CLR_REG16_BIT(CM_GPIO->PSPCR, ((uint16_t)u8DebugPort & GPIO_PSPCR_SPFE)); + } +} + +/** + * @brief Set specified Port Pin function + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @param [in] u16Func: GPIO_FUNC_x, x can be the suffix in @ref GPIO_Function_Sel for each product + * @retval None + */ +void GPIO_SetFunc(uint8_t u8Port, uint16_t u16Pin, uint16_t u16Func) +{ + uint8_t u8PinPos; + __IO uint16_t *PFSRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + DDL_ASSERT(IS_GPIO_FUNC(u16Func)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + for (u8PinPos = 0U; u8PinPos < GPIO_PIN_NUM_MAX; u8PinPos++) { + if ((u16Pin & (uint16_t)(1UL << u8PinPos)) != 0U) { + PFSRx = &PFSR_REG(u8Port, u8PinPos); + WRITE_REG16(*PFSRx, u16Func); + } + } +} + +/** + * @brief GPIO pin sub-function ENABLE. + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void GPIO_SubFuncCmd(uint8_t u8Port, uint16_t u16Pin, en_functional_state_t enNewState) +{ + uint8_t u8PinPos; + __IO uint16_t *PFSRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + for (u8PinPos = 0U; u8PinPos < GPIO_PIN_NUM_MAX; u8PinPos++) { + if ((u16Pin & (uint16_t)(1UL << u8PinPos)) != 0U) { + PFSRx = &PFSR_REG(u8Port, u8PinPos); + if (ENABLE == enNewState) { + SET_REG16_BIT(*PFSRx, PIN_SUBFUNC_ENABLE); + } else { + CLR_REG16_BIT(*PFSRx, PIN_SUBFUNC_ENABLE); + } + } + } +} + +/** + * @brief Set the sub-function, it's a global configuration + * @param [in] u8Func: GPIO_FUNC_x, x can be the suffix in @ref GPIO_Function_Sel for each product + * @retval None + */ +void GPIO_SetSubFunc(uint8_t u8Func) +{ + DDL_ASSERT(IS_GPIO_FUNC(u8Func)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + MODIFY_REG16(CM_GPIO->PCCR, GPIO_PCCR_BFSEL, u8Func); +} + +/** + * @brief GPIO output ENABLE. + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void GPIO_OutputCmd(uint8_t u8Port, uint16_t u16Pin, en_functional_state_t enNewState) +{ + __IO GPIO_REG_TYPE *POERx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + POERx = &POER_REG(u8Port); + if (ENABLE == enNewState) { + SET_REG_BIT(*POERx, (GPIO_REG_TYPE)u16Pin); + } else { + CLR_REG_BIT(*POERx, (GPIO_REG_TYPE)u16Pin); + } +} + +/** + * @brief GPIO read wait cycle configure. + * @param [in] u16ReadWait: @ref GPIO_ReadCycle_Sel for each product + * @retval None + */ +void GPIO_SetReadWaitCycle(uint16_t u16ReadWait) +{ + DDL_ASSERT(IS_GPIO_READ_WAIT(u16ReadWait)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + MODIFY_REG16(CM_GPIO->PCCR, GPIO_PCCR_RDWT, u16ReadWait); +} + +/** + * @brief GPIO input MOS always ON configure. + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @arg ENABLE: set input MOS always ON + * @arg DISABLE: set input MOS turns on while read operation + * @retval None + */ +void GPIO_InputMOSCmd(uint8_t u8Port, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_GPIO_UNLOCK()); + + if (ENABLE == enNewState) { + SET_REG16_BIT(CM_GPIO->PINAER, (1UL << u8Port)); + } else { + CLR_REG16_BIT(CM_GPIO->PINAER, (1UL << u8Port)); + } +} + +/** + * @brief Read specified GPIO input data port pins + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @retval Specified GPIO port pin input value + */ +en_pin_state_t GPIO_ReadInputPins(uint8_t u8Port, uint16_t u16Pin) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + + return ((READ_REG(PIDR_REG(u8Port)) & (u16Pin)) != 0U) ? PIN_SET : PIN_RESET; +} + +/** + * @brief Read specified GPIO input data port + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @retval Specified GPIO port input value + */ +uint16_t GPIO_ReadInputPort(uint8_t u8Port) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + + return READ_REG(PIDR_REG(u8Port)); +} + +/** + * @brief Read specified GPIO output data port pins + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @retval Specified GPIO port pin output value + */ +en_pin_state_t GPIO_ReadOutputPins(uint8_t u8Port, uint16_t u16Pin) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + + return ((READ_REG(PODR_REG(u8Port)) & (u16Pin)) != 0U) ? PIN_SET : PIN_RESET; +} + +/** + * @brief Read specified GPIO output data port + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @retval Specified GPIO port output value + */ +uint16_t GPIO_ReadOutputPort(uint8_t u8Port) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + + return READ_REG(PODR_REG(u8Port)); +} + +/** + * @brief Set specified GPIO output data port pins + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @retval None + */ +void GPIO_SetPins(uint8_t u8Port, uint16_t u16Pin) +{ + __IO GPIO_REG_TYPE *POSRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + + POSRx = &POSR_REG(u8Port); + SET_REG_BIT(*POSRx, (GPIO_REG_TYPE)u16Pin); +} + +/** + * @brief Reset specified GPIO output data port pins + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @retval None + */ +void GPIO_ResetPins(uint8_t u8Port, uint16_t u16Pin) +{ + __IO GPIO_REG_TYPE *PORRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + + PORRx = &PORR_REG(u8Port); + SET_REG_BIT(*PORRx, (GPIO_REG_TYPE)u16Pin); +} + +/** + * @brief Write specified GPIO data port + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16PortVal: Pin output value + * @retval None + */ +void GPIO_WritePort(uint8_t u8Port, uint16_t u16PortVal) +{ + __IO GPIO_REG_TYPE *PODRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + + PODRx = &PODR_REG(u8Port); + WRITE_REG(*PODRx, (GPIO_REG_TYPE)u16PortVal); +} +// +/** + * @brief Toggle specified GPIO output data port pin + * @param [in] u8Port: GPIO_PORT_x, x can be the suffix in @ref GPIO_Port_Source for each product + * @param [in] u16Pin: GPIO_PIN_x, x can be the suffix in @ref GPIO_Pins_Define for each product + * @retval None + */ +void GPIO_TogglePins(uint8_t u8Port, uint16_t u16Pin) +{ + __IO GPIO_REG_TYPE *POTRx; + + /* Parameter validity checking */ + DDL_ASSERT(IS_GPIO_PORT(u8Port)); + DDL_ASSERT(IS_GPIO_PIN(u16Pin)); + + POTRx = &POTR_REG(u8Port); + SET_REG_BIT(*POTRx, (GPIO_REG_TYPE)u16Pin); +} + +/** + * @} + */ + +#endif /* LL_GPIO_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hash.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hash.c new file mode 100644 index 00000000..17819d40 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hash.c @@ -0,0 +1,593 @@ +/** + ******************************************************************************* + * @file hc32_ll_hash.c + * @brief This file provides firmware functions to manage the HASH + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_hash.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_HASH HASH + * @brief HASH Driver Library + * @{ + */ + +#if (LL_HASH_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup HASH_Local_Macros HASH Local Macros + * @{ + */ + +/** + * @defgroup HASH_Miscellaneous_Macros HASH Miscellaneous Macros + * @{ + */ +#define HASH_GROUP_SIZE (64U) +#define HASH_GROUP_SIZE_WORD (HASH_GROUP_SIZE / 4U) +#define HASH_LAST_GROUP_SIZE_MAX (56U) +#define HASH_TIMEOUT (6000U) +#define HASH_MSG_DIGEST_SIZE_WORD (8U) + +#define HASH_KEY_LONG_SIZE (64U) +/** + * @} + */ + +/** + * @defgroup HASH_Action HASH Action + * @{ + */ +#define HASH_ACTION_START (HASH_CR_START) +#define HASH_ACTION_HMAC_END (HASH_CR_HMAC_END) +/** + * @} + */ + +/** + * @defgroup HASH_Check_Parameters_Validity HASH Check Parameters Validity + * @{ + */ +#define IS_HASH_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +#define IS_HASH_MD(x) (((x) == HASH_MD_SHA256) || ((x) == HASH_MD_HMAC)) + +#define IS_HASH_KEY_SIZE_MD(x) (((x) == HASH_KEY_MD_LONG_SIZE) || ((x) == HASH_KEY_MD_SHORT_SIZE)) + +#define IS_HASH_INT(x) IS_HASH_BIT_MASK(x, HASH_INT_ALL) + +#define IS_HASH_FLAG(x) IS_HASH_BIT_MASK(x, HASH_FLAG_ALL) + +#define IS_HASH_FLAG_CLR(x) IS_HASH_BIT_MASK(x, HASH_FLAG_CLR_ALL) + +#define IS_HASH_MSG_GRP(x) \ +( ((x) == HASH_MSG_GRP_FIRST) || \ + ((x) == HASH_MSG_GRP_END) || \ + ((x) == HASH_MSG_GRP_ONLY_ONE)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup HASH_Local_Functions HASH Local Functions + * @{ + */ + +/** + * @brief Writes the input buffer in data register. + * @param [in] pu8Data The buffer for source data + * @retval None + */ +static void HASH_WriteData(const uint8_t *pu8Data) +{ + uint8_t i; + __IO uint32_t *regDR = &CM_HASH->DR15; + const uint32_t *pu32Data = (const uint32_t *)((uint32_t)pu8Data); + + for (i = 0U; i < HASH_GROUP_SIZE_WORD; i++) { + regDR[i] = __REV(pu32Data[i]); + } +} + +/** + * @brief Memory copy. + * @param [in] pu8Dest Pointer to a destination address. + * @param [in] pu8Src Pointer to a source address. + * @param [in] u32Size Data size. + * @retval None + */ +static void HASH_MemCopy(uint8_t *pu8Dest, const uint8_t *pu8Src, uint32_t u32Size) +{ + uint32_t i = 0UL; + while (i < u32Size) { + pu8Dest[i] = pu8Src[i]; + i++; + } +} + +/** + * @brief Memory set. + * @param [in] pu8Mem Pointer to an address. + * @param [in] u8Value Data value. + * @param [in] u32Size Data size. + * @retval None + */ +static void HASH_MemSet(uint8_t *pu8Mem, uint8_t u8Value, uint32_t u32Size) +{ + uint32_t i = 0UL; + while (i < u32Size) { + pu8Mem[i] = u8Value; + i++; + } +} + +/** + * @brief Wait for the HASH to stop + * @param [in] u32Action HASH action. This parameter can be a value of @ref HASH_Action. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +static int32_t HASH_Wait(uint32_t u32Action) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32TimeCount = 0UL; + + /* Wait for the HASH to stop */ + while (READ_REG32_BIT(CM_HASH->CR, u32Action) != 0UL) { + if (u32TimeCount++ > HASH_TIMEOUT) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + } + + return i32Ret; +} + +/** + * @brief HASH Filling data + * @param [in] pu8Data The source data buffer + * @param [in] u32DataSize Length of the input buffer in bytes + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +static int32_t HASH_DoCalc(const uint8_t *pu8Data, uint32_t u32DataSize) +{ + uint8_t u8FillBuffer[HASH_GROUP_SIZE]; + uint32_t u32BitLenHigh; + uint32_t u32BitLenLow; + uint32_t u32Index = 0U; + uint8_t u8FirstGroup = 1U; + uint8_t u8HashEnd = 0U; + uint8_t u8DataEndMark = 0U; + uint8_t u8LastGroup = 0U; + int32_t i32Ret; + + u32BitLenHigh = (u32DataSize >> 29U) & 0x7U; + u32BitLenLow = (u32DataSize << 3U); + + /* Stop hash calculating. */ + i32Ret = HASH_Wait(HASH_ACTION_START); + + while ((i32Ret == LL_OK) && (u8HashEnd == 0U)) { + if (u32DataSize >= HASH_GROUP_SIZE) { + HASH_WriteData(&pu8Data[u32Index]); + u32DataSize -= HASH_GROUP_SIZE; + u32Index += HASH_GROUP_SIZE; + } else if (u32DataSize >= HASH_LAST_GROUP_SIZE_MAX) { + HASH_MemSet(u8FillBuffer, 0, HASH_GROUP_SIZE); + HASH_MemCopy(u8FillBuffer, &pu8Data[u32Index], u32DataSize); + u8FillBuffer[u32DataSize] = 0x80U; + u8DataEndMark = 1U; + HASH_WriteData(u8FillBuffer); + u32DataSize = 0U; + } else { + u8HashEnd = 1U; + } + + if (u8HashEnd != 0U) { + HASH_MemSet(u8FillBuffer, 0, HASH_GROUP_SIZE); + if (u32DataSize > 0U) { + HASH_MemCopy(u8FillBuffer, &pu8Data[u32Index], u32DataSize); + } + if (u8DataEndMark == 0U) { + u8FillBuffer[u32DataSize] = 0x80U; + } + u8FillBuffer[63U] = (uint8_t)(u32BitLenLow); + u8FillBuffer[62U] = (uint8_t)(u32BitLenLow >> 8U); + u8FillBuffer[61U] = (uint8_t)(u32BitLenLow >> 16U); + u8FillBuffer[60U] = (uint8_t)(u32BitLenLow >> 24U); + u8FillBuffer[59U] = (uint8_t)(u32BitLenHigh); + u8FillBuffer[58U] = (uint8_t)(u32BitLenHigh >> 8U); + u8FillBuffer[57U] = (uint8_t)(u32BitLenHigh >> 16U); + u8FillBuffer[56U] = (uint8_t)(u32BitLenHigh >> 24U); + HASH_WriteData(u8FillBuffer); + u8LastGroup = 1U; + } + + /* First group and last group check */ + /* check if first group */ + if (u8FirstGroup != 0U) { + u8FirstGroup = 0U; + /* Set first group. */ + WRITE_REG32(bCM_HASH->CR_b.FST_GRP, 1U); + } + /* check if last group */ + if (u8LastGroup != 0U) { + u8LastGroup = 0U; + /* Set last group. */ + WRITE_REG32(bCM_HASH->CR_b.KMSG_END, 1U); + } + + /* Start hash calculating. */ + WRITE_REG32(bCM_HASH->CR_b.START, 1U); + i32Ret = HASH_Wait(HASH_ACTION_START); + } + /* Stop hash calculating. */ + WRITE_REG32(bCM_HASH->CR_b.START, 0U); + + return i32Ret; +} + +/** + * @brief Read message digest. + * @param [out] pu8MsgDigest Buffer for message digest. + * @retval None + */ +static void HASH_ReadMsgDigest(uint8_t *pu8MsgDigest) +{ + uint8_t i; + __IO uint32_t *regHR = &CM_HASH->HR7; + uint32_t *pu32MsgDigest = (uint32_t *)((uint32_t)pu8MsgDigest); + + for (i = 0U; i < HASH_MSG_DIGEST_SIZE_WORD; i++) { + pu32MsgDigest[i] = __REV(regHR[i]); + } +} + +/** + * @} + */ + +/** + * @defgroup HASH_Global_Functions HASH Global Functions + * @{ + */ + +/** + * @brief HASH calculate. + * @param [in] pu8SrcData Pointer to the source data buffer. + * @param [in] u32SrcDataSize Length of the source data buffer in bytes. + * @param [out] pu8MsgDigest Buffer of the digest. The size must be 32 bytes. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: Parameter error. + * - LL_ERR_TIMEOUT: Works timeout. + */ +int32_t HASH_Calculate(const uint8_t *pu8SrcData, uint32_t u32SrcDataSize, uint8_t *pu8MsgDigest) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((pu8SrcData != NULL) && (u32SrcDataSize != 0UL) && (pu8MsgDigest != NULL)) { + /* Set HASH mode */ + (void)HASH_SetMode(HASH_MD_SHA256); + i32Ret = HASH_DoCalc(pu8SrcData, u32SrcDataSize); + if (i32Ret == LL_OK) { + /* Get the message digest result */ + HASH_ReadMsgDigest(pu8MsgDigest); + } + } + + return i32Ret; +} + +/** + * @brief HMAC calculate. + * @param [in] pu8SrcData Pointer to the source data buffer. + * @param [in] u32SrcDataSize Length of the source data buffer in bytes. + * @param [in] pu8Key Buffer of the secret key. + * @param [in] u32KeySize Size of the input secret key in bytes. + * @param [out] pu8MsgDigest Buffer of the digest data buffer. The size must be 32 bytes. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: Parameter error. + * - LL_ERR_BUF_FULL: Data filling error. + * - LL_ERR_TIMEOUT: Works timeout. + */ +int32_t HASH_HMAC_Calculate(const uint8_t *pu8SrcData, uint32_t u32SrcDataSize, + const uint8_t *pu8Key, uint32_t u32KeySize, + uint8_t *pu8MsgDigest) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint8_t u8FillBuffer[HASH_GROUP_SIZE] = {0U}; + + if ((pu8SrcData != NULL) && (u32SrcDataSize != 0UL) && \ + (pu8Key != NULL) && (u32KeySize != 0UL) && (pu8MsgDigest != NULL)) { + /* Set HMAC Mode */ + (void)HASH_SetMode(HASH_MD_HMAC); + if (u32KeySize > HASH_KEY_LONG_SIZE) { + /* Key size longer than 64 bytes. */ + WRITE_REG32(bCM_HASH->CR_b.LKEY, 1U); + /* Write the key to the data register */ + i32Ret = HASH_DoCalc(pu8Key, u32KeySize); + } else { + HASH_MemCopy(u8FillBuffer, pu8Key, u32KeySize); + /* Key size equal to or shorter than 64 bytes. */ + WRITE_REG32(bCM_HASH->CR_b.LKEY, 0U); + /* Write the key to the data register */ + HASH_WriteData(u8FillBuffer); + /* Only one group. */ + SET_REG32_BIT(CM_HASH->CR, HASH_MSG_GRP_ONLY_ONE); + /* Start hash calculating. */ + WRITE_REG32(bCM_HASH->CR_b.START, 1U); + /* Wait for operation completion */ + i32Ret = HASH_Wait(HASH_ACTION_START); + } + /* Clear operation completion flag */ + WRITE_REG32(bCM_HASH->CR_b.CYC_END, 0U); + if (i32Ret == LL_OK) { + i32Ret = HASH_DoCalc(pu8SrcData, u32SrcDataSize); + /* Write the message to the data register */ + if (i32Ret == LL_OK) { + i32Ret = HASH_Wait(HASH_ACTION_HMAC_END); + if (i32Ret == LL_OK) { + /* Clear operation completion flag */ + CLR_REG32_BIT(CM_HASH->CR, HASH_CR_CYC_END | HASH_CR_HMAC_END); + /* Get the message digest result */ + HASH_ReadMsgDigest(pu8MsgDigest); + } + } + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable HASH interrupt. + * @param [in] u32HashInt Specifies the HASH interrupt to check. + * This parameter can be values of @ref HASH_Interrupt + * @arg HASH_INT_GRP: A set of data operations complete interrupt. + * @arg HASH_INT_ALL_CPLT: All data operations complete interrupt. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Works timeout. + */ +int32_t HASH_IntCmd(uint32_t u32HashInt, en_functional_state_t enNewState) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_HASH_INT(u32HashInt)); + + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + if (enNewState == ENABLE) { + SET_REG32_BIT(CM_HASH->CR, u32HashInt); + } else { + CLR_REG32_BIT(CM_HASH->CR, u32HashInt); + } + } + + return i32Ret; +} + +/** + * @brief Get the status of the specified HASH flag. + * @param [in] u32Flag HASH status flag. + * This parameter can be a value of @ref HASH_Status_Flag + * @arg HASH_FLAG_START: Operation in progress. + * @arg HASH_FLAG_BUSY: Operation in progress. + * @arg HASH_FLAG_CYC_END: key or message operation completed. + * @arg HASH_FLAG_HMAC_END: HMAC operation completed. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t HASH_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_HASH_FLAG(u32Flag)); + if (READ_REG32_BIT(CM_HASH->CR, u32Flag) != 0UL) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified HASH flag. + * @param [in] u32Flag HASH status flag. + * This parameter can be a value of @ref HASH_Status_Flag + * @arg HASH_FLAG_CYC_END: Clear the key or message operation completed flag + * @arg HASH_FLAG_HMAC_END: Clear the HMAC operation completed flag + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +int32_t HASH_ClearStatus(uint32_t u32Flag) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_HASH_FLAG_CLR(u32Flag)); + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + CLR_REG32_BIT(CM_HASH->CR, u32Flag); + } + + return i32Ret; +} + +/** + * @brief Specifies HASH mode: SHA256 mode or HMAC mode. + * @param [in] u32HashMode HASH mode selection. + * This parameter can be a value of @ref HASH_Mode + * @arg HASH_MD_SHA256: SHA256 mode + * @arg HASH_MD_HMAC: HMAC mode + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +int32_t HASH_SetMode(uint32_t u32HashMode) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_HASH_MD(u32HashMode)); + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + MODIFY_REG32(CM_HASH->CR, HASH_CR_MODE, u32HashMode); + } + + return i32Ret; +} + +/** + * @brief Set HASH key size mode. + * @param [in] u32SizeMode Key size mode. This parameter can be a value of @ref HASH_Key_Size_Mode + * @arg HASH_KEY_MD_LONG_SIZE: Key size > 64 Bytes + * @arg HASH_KEY_MD_SHORT_SIZE: Key size <= 64 Bytes + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +int32_t HASH_SetKeySizeMode(uint32_t u32SizeMode) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_HASH_KEY_SIZE_MD(u32SizeMode)); + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + MODIFY_REG32(CM_HASH->CR, HASH_CR_LKEY, u32SizeMode); + } + + return i32Ret; +} + +/** + * @brief Set message group. + * @param [in] u32MsgGroup First group or Last group of messages. + * This parameter can be a value of @ref HASH_Msg_Group + + * @arg HASH_MSG_GRP_FIRST: The first group of messages or keys + * @arg HASH_MSG_GRP_END: The last group of messages or keys + * @arg HASH_MSG_GRP_ONLY_ONE: Only one set of message or key + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +int32_t HASH_SetMsgGroup(uint32_t u32MsgGroup) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_HASH_MSG_GRP(u32MsgGroup)); + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + SET_REG32_BIT(CM_HASH->CR, u32MsgGroup); + } + + return i32Ret; +} + +/** + * @brief Start HASH. + * @param None + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: Works timeout + */ +int32_t HASH_Start(void) +{ + int32_t i32Ret; + + /* Wait for the HASH to stop */ + i32Ret = HASH_Wait(HASH_ACTION_START); + if (i32Ret == LL_OK) { + /* Start hash calculating. */ + SET_REG32_BIT(CM_HASH->CR, HASH_CR_START); + } + + return i32Ret; +} + +/** + * @brief Provides the message digest result. + * @param [out] pu8MsgDigest Buffer for message digest. + * @retval None + */ +void HASH_GetMsgDigest(uint8_t *pu8MsgDigest) +{ + HASH_ReadMsgDigest(pu8MsgDigest); +} + +/** + * @} + */ + +#endif /* LL_HASH_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hrpwm.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hrpwm.c new file mode 100644 index 00000000..9559bc49 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_hrpwm.c @@ -0,0 +1,381 @@ +/** + ******************************************************************************* + * @file hc32_ll_hrpwm.c + * @brief This file provides firmware functions to manage the High Resolution + * Pulse-Width Modulation(HRPWM). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_hrpwm.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_HRPWM HRPWM + * @brief HRPWM Driver Library + * @{ + */ + +#if (LL_HRPWM_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup HRPWM_Local_Macros HRPWM Local Macros + * @{ + */ +/* About 1mS timeout */ +#define HRPWM_CAL_TIMEOUT (HCLK_VALUE/1000UL) +#define HRPWM_PCLK0_MIN (120000000UL) + +#define HRPWM_SYSCLKSRC_HRC (0x00U) +#define HRPWM_SYSCLKSRC_MRC (0x01U) +#define HRPWM_SYSCLKSRC_LRC (0x02U) +#define HRPWM_SYSCLKSRC_XTAL (0x03U) +#define HRPWM_SYSCLKSRC_XTAL32 (0x04U) +#define HRPWM_SYSCLKSRC_PLL (0x05U) + +#define HRPWM_PLLSRC_XTAL (0x00UL) +#define HRPWM_PLLSRC_HRC (0x01UL) + +/** + * @defgroup HRPWM_Check_Param_Validity HRPWM Check Parameters Validity + * @{ + */ + +/*! Parameter valid check for HRPWM output channel */ +#define IS_VALID_HRPWM_CH(x) \ +( ((x) >= HRPWM_CH_MIN) && \ + ((x) <= HRPWM_CH_MAX)) + +/*! Parameter valid check for HRPWM caliration unit */ +#define IS_VALID_HRPWM_CAL_UNIT(x) \ +( (HRPWM_CAL_UNIT0 == (x)) || \ + (HRPWM_CAL_UNIT1 == (x))) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup HRPWM_Global_Functions HRPWM Global Functions + * @{ + */ + +/** + * @brief Process for getting HRPWM Calibrate function code + * @param [in] u32Unit Calibrate unit, the parameter should be HRPWM_CAL_UNIT0 or HRPWM_CAL_UNIT1 + * @param [out] pu8Code The pointer to get calibrate code. + * @retval int32_t: + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Time out + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t HRPWM_CalibrateProcess(uint32_t u32Unit, uint8_t *pu8Code) +{ + __IO uint32_t u32Timeout = HRPWM_CAL_TIMEOUT; + int32_t i32Ret = LL_OK; + + if (NULL != pu8Code) { + /* Enable calibrate */ + HRPWM_CalibrateCmd(u32Unit, ENABLE); + /* Wait calibrate finish flag */ + while (DISABLE == HRPWM_GetCalibrateState(u32Unit)) { + if (0UL == u32Timeout--) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + } + + if (LL_OK == i32Ret) { + /* Get calibrate code */ + *pu8Code = HRPWM_GetCalibrateCode(u32Unit); + } + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + return i32Ret; +} + +/** + * @brief HRPWM Calibrate function enable or disable for specified unit + * @param [in] u32Unit Calibrate unit, the parameter should be HRPWM_CAL_UNIT0 or HRPWM_CAL_UNIT1 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void HRPWM_CalibrateCmd(uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *CALCRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CAL_UNIT(u32Unit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + CALCRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CALCR0) + 4UL * u32Unit); + + if (ENABLE == enNewState) { + SET_REG32_BIT(*CALCRx, HRPWM_CALCR_CALEN); + } else { + CLR_REG32_BIT(*CALCRx, HRPWM_CALCR_CALEN); + } +} + +/** + * @brief HRPWM Calibrate function status get for specified unit + * @param [in] u32Unit Calibrate unit, the parameter should be HRPWM_CAL_UNIT0 or HRPWM_CAL_UNIT1 + * @retval An @ref en_functional_state_t enumeration value. + */ +en_functional_state_t HRPWM_GetCalibrateState(uint32_t u32Unit) +{ + en_functional_state_t enRet; + __IO uint32_t *CALCRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CAL_UNIT(u32Unit)); + + CALCRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CALCR0) + 4UL * u32Unit); + + if (0UL != READ_REG32_BIT(*CALCRx, HRPWM_CALCR_ENDF)) { + enRet = ENABLE; + } else { + enRet = DISABLE; + } + return enRet; +} + +/** + * @brief HRPWM Calibrate code get for specified unit + * @param [in] u32Unit Calibrate unit, the parameter should be HRPWM_CAL_UNIT0 or HRPWM_CAL_UNIT1 + * @retval uint8_t: The calibration code. + */ +uint8_t HRPWM_GetCalibrateCode(uint32_t u32Unit) +{ + __IO uint32_t *CALCRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CAL_UNIT(u32Unit)); + + CALCRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CALCR0) + 4UL * u32Unit); + + return ((uint8_t)(READ_REG32(*CALCRx))); +} + +/** + * @brief HRPWM function enable or disable for specified channel + * @param [in] u32Ch Channel, the parameter should range from HRPWM_CH_MIN to HRPWM_CH_MAX + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void HRPWM_ChCmd(uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint32_t *CRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + CRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CR1) + 4UL * (u32Ch - 1UL)); + if (ENABLE == enNewState) { + SET_REG32_BIT(*CRx, HRPWM_CR_EN); + } else { + CLR_REG32_BIT(*CRx, HRPWM_CR_EN); + } +} + +/** + * @brief HRPWM positive edge adjust enable or disable for specified channel + * @param [in] u32Ch Channel, the parameter should range from HRPWM_CH_MIN to HRPWM_CH_MAX + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void HRPWM_ChPositiveAdjustCmd(uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint32_t *CRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + CRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CR1) + 4UL * (u32Ch - 1UL)); + if (ENABLE == enNewState) { + SET_REG32_BIT(*CRx, HRPWM_CR_PE); + } else { + CLR_REG32_BIT(*CRx, HRPWM_CR_PE); + } +} + +/** + * @brief HRPWM negative edge adjust enable or disable for specified channel + * @param [in] u32Ch Channel, the parameter should range from HRPWM_CH_MIN to HRPWM_CH_MAX + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void HRPWM_ChNegativeAdjustCmd(uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint32_t *CRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + CRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CR1) + 4UL * (u32Ch - 1UL)); + if (ENABLE == enNewState) { + SET_REG32_BIT(*CRx, HRPWM_CR_NE); + } else { + CLR_REG32_BIT(*CRx, HRPWM_CR_NE); + } +} + +/** + * @brief HRPWM positive edge adjust delay counts configration for specified channel + * @param [in] u32Ch Channel, the parameter should range from HRPWM_CH_MIN to HRPWM_CH_MAX + * @param [in] u8DelayNum Delay counts of minimum delay time. + * @retval None + */ +void HRPWM_ChPositiveAdjustConfig(uint32_t u32Ch, uint8_t u8DelayNum) +{ + __IO uint32_t *CRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CH(u32Ch)); + + CRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CR1) + 4UL * (u32Ch - 1UL)); + MODIFY_REG32(*CRx, HRPWM_CR_PSEL, ((uint32_t)u8DelayNum - 1UL) << HRPWM_CR_PSEL_POS); +} + +/** + * @brief HRPWM negative edge adjust delay counts configration for specified channel + * @param [in] u32Ch Channel, the parameter should range from HRPWM_CH_MIN to HRPWM_CH_MAX + * @param [in] u8DelayNum Delay counts of minimum delay time. + * @retval None + */ +void HRPWM_ChNegativeAdjustConfig(uint32_t u32Ch, uint8_t u8DelayNum) +{ + __IO uint32_t *CRx; + /* Check parameters */ + DDL_ASSERT(IS_VALID_HRPWM_CH(u32Ch)); + + CRx = (__IO uint32_t *)(((uint32_t)&CM_HRPWM->CR1) + 4UL * (u32Ch - 1UL)); + MODIFY_REG32(*CRx, HRPWM_CR_NSEL, ((uint32_t)u8DelayNum - 1UL) << HRPWM_CR_NSEL_POS); +} + +/** + * @brief HRPWM Judge the condition of calibration function. + * @param None + * @retval An @ref en_functional_state_t enumeration value. + */ +en_functional_state_t HRPWM_CondConfirm(void) +{ + en_functional_state_t enRet = ENABLE; + uint32_t plln; + uint32_t pllp; + uint32_t pllm; + uint32_t u32SysclkFreq; + uint32_t u32Pclk0Freq; + + switch (READ_REG8_BIT(CM_CMU->CKSWR, CMU_CKSWR_CKSW)) { + case HRPWM_SYSCLKSRC_HRC: + /* HRC is used to system clock */ + u32SysclkFreq = HRC_VALUE; + break; + case HRPWM_SYSCLKSRC_MRC: + /* MRC is used to system clock */ + u32SysclkFreq = MRC_VALUE; + break; + case HRPWM_SYSCLKSRC_LRC: + /* LRC is used to system clock */ + u32SysclkFreq = LRC_VALUE; + break; + case HRPWM_SYSCLKSRC_XTAL: + /* XTAL is used to system clock */ + u32SysclkFreq = XTAL_VALUE; + break; + case HRPWM_SYSCLKSRC_XTAL32: + /* XTAL32 is used to system clock */ + u32SysclkFreq = XTAL32_VALUE; + break; + case HRPWM_SYSCLKSRC_PLL: + /* PLLHP is used as system clock. */ + pllp = (uint32_t)((CM_CMU->PLLHCFGR >> CMU_PLLHCFGR_PLLHP_POS) & 0x0FUL); + plln = (uint32_t)((CM_CMU->PLLHCFGR >> CMU_PLLHCFGR_PLLHN_POS) & 0xFFUL); + pllm = (uint32_t)((CM_CMU->PLLHCFGR >> CMU_PLLHCFGR_PLLHM_POS) & 0x03UL); + + /* fpll = ((pllin / pllm) * plln) / pllp */ + if (HRPWM_PLLSRC_XTAL == READ_REG32_BIT(CM_CMU->PLLHCFGR, CMU_PLLHCFGR_PLLSRC)) { + u32SysclkFreq = ((XTAL_VALUE / (pllm + 1UL)) * (plln + 1UL)) / (pllp + 1UL); + } else { + u32SysclkFreq = ((HRC_VALUE / (pllm + 1UL)) * (plln + 1UL)) / (pllp + 1UL); + } + break; + default: + u32SysclkFreq = HRC_VALUE; + enRet = DISABLE; + break; + } + + if (ENABLE == enRet) { + /* Get pclk0. */ + u32Pclk0Freq = u32SysclkFreq >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK0S) >> CMU_SCFGR_PCLK0S_POS); + + if (u32Pclk0Freq < HRPWM_PCLK0_MIN) { + enRet = DISABLE; + } + } + return enRet; +} + +/** + * @} + */ + +#endif /* LL_HRPWM_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2c.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2c.c new file mode 100644 index 00000000..6accec7d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2c.c @@ -0,0 +1,1200 @@ +/** + ******************************************************************************* + * @file hc32_ll_i2c.c + * @brief This file provides firmware functions to manage the Inter-Integrated + * Circuit(I2C). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_i2c.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_I2C I2C + * @brief I2C Driver Library + * @{ + */ + +#if (LL_I2C_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup I2C_Local_Macros I2C Local Macros + * @{ + */ + +#define I2C_BAUDRATE_MAX (400000UL) + +#define I2C_SCL_HIGHT_LOW_LVL_SUM_MAX ((float32_t)0x3E) +#define I2C_7BIT_MAX (0x7FUL) +#define I2C_10BIT_MAX (0x3FFUL) + +/** + * @defgroup I2C_Check_Parameters_Validity I2C Check Parameters Validity + * @{ + */ + +#define IS_I2C_UNIT(x) (((x) == CM_I2C1) || ((x) == CM_I2C2) || ((x) == CM_I2C3) || ((x) == CM_I2C4) ||\ + ((x) == CM_I2C5) || ((x) == CM_I2C6)) + +#define IS_I2C_DIG_FILTER_CLK(x) ((x) <= I2C_DIG_FILTER_CLK_DIV4) + +#define IS_I2C_7BIT_ADDR(x) ((x) <= I2C_7BIT_MAX) +#define IS_I2C_10BIT_ADDR(x) ((x) <= I2C_10BIT_MAX) + +#define I2C_SRC_CLK (SystemCoreClock >> ((CM_CMU->SCFGR & CMU_SCFGR_PCLK3S) >> CMU_SCFGR_PCLK3S_POS)) + +#define IS_I2C_SPEED(x) \ +( ((x) != 0U) && \ + ((x) <= I2C_BAUDRATE_MAX)) + +#define IS_I2C_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | I2C_FLAG_ALL) == I2C_FLAG_ALL)) + +#define IS_I2C_CLR_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | I2C_FLAG_CLR_ALL) == I2C_FLAG_CLR_ALL)) + +#define IS_I2C_INT_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | I2C_INT_ALL) == I2C_INT_ALL)) + +#define IS_I2C_SMBUS_CONFIG(x) \ +( ((x) != 0U) && \ + (((x) | I2C_SMBUS_MATCH_ALL) == I2C_SMBUS_MATCH_ALL)) + +#define IS_I2C_ADDR(mode, addr) \ +( ((I2C_ADDR_7BIT == (mode)) && ((addr) <= 0x7FU)) || \ + ((I2C_ADDR_10BIT == (mode)) && ((addr) <= 0x3FFU)) || \ + (I2C_ADDR_DISABLE == (mode))) + +#define IS_I2C_ADDR_NUM(x) \ +( ((x) == I2C_ADDR0) || \ + ((x) == I2C_ADDR1)) + +#define IS_I2C_CLK_DIV(x) \ +( (x) <= I2C_CLK_DIV128) + +#define IS_I2C_TRANS_DIR(x) \ +( ((x) == I2C_DIR_TX) || \ + ((x) == I2C_DIR_RX)) + +#define IS_I2C_ACK_CONFIG(x) \ +( ((x) == I2C_ACK) || \ + ((x) == I2C_NACK)) + +#define IS_I2C_FLAG_STD(x) \ +( ((x) == RESET) || \ + ((x) == SET)) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup I2C_Global_Functions I2C Global Functions + * @{ + */ + +/** + * @brief Try to wait a status of specified flags + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Flag Specify the flags to check, This parameter can be any combination of the member from + * @ref I2C_Flag values: + * @param [in] enStatus Expected status @ref en_flag_status_t + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + */ +int32_t I2C_WaitStatus(const CM_I2C_TypeDef *I2Cx, uint32_t u32Flag, en_flag_status_t enStatus, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_TIMEOUT; + uint32_t u32RegStatusBit; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_FLAG(u32Flag)); + DDL_ASSERT(IS_I2C_FLAG_STD(enStatus)); + + for (;;) { + u32RegStatusBit = (READ_REG32_BIT(I2Cx->SR, u32Flag)); + if (((enStatus == SET) && (u32Flag == u32RegStatusBit)) || ((enStatus == RESET) && (0UL == u32RegStatusBit))) { + i32Ret = LL_OK; + } + + if ((LL_OK == i32Ret) || (0UL == u32Timeout)) { + break; + } else { + u32Timeout--; + } + } + return i32Ret; +} + +/** + * @brief I2C generate start condition + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @retval None + */ +void I2C_GenerateStart(CM_I2C_TypeDef *I2Cx) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_START); +} + +/** + * @brief I2C generate restart condition + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @retval None + */ +void I2C_GenerateRestart(CM_I2C_TypeDef *I2Cx) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_RESTART); +} + +/** + * @brief I2C generate stop condition + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @retval None + */ +void I2C_GenerateStop(CM_I2C_TypeDef *I2Cx) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_STOP); +} + +/** + * @brief Set the baudrate for I2C peripheral. + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] pstcI2cInit Pointer to I2C config structure @ref stc_i2c_init_t + * @arg pstcI2cInit->u32ClockDiv: Division of i2c source clock, reference as: + * step1: calculate div = (I2cSrcClk/Baudrate/(68+2*dnfsum+SclTime) + * I2cSrcClk -- I2c source clock + * Baudrate -- baudrate of i2c + * SclTime -- =(SCL rising time + SCL falling time)/period of i2c clock + * according to i2c bus hardware parameter. + * dnfsum -- 0 if digital filter off; + * Filter capacity if digital filter on(1 ~ 4) + * step2: chose a division item which is similar and bigger than div from @ref I2C_Clock_Division. + * @arg pstcI2cInit->u32Baudrate : Baudrate configuration + * @arg pstcI2cInit->u32SclTime : Indicate SCL pin rising and falling + * time, should be number of T(i2c clock period time) + * @param [out] pf32Error Baudrate error + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_BaudrateConfig(CM_I2C_TypeDef *I2Cx, const stc_i2c_init_t *pstcI2cInit, float32_t *pf32Error) +{ + int32_t i32Ret = LL_OK; + uint32_t I2cSrcClk; + uint32_t I2cDivClk; + uint32_t SclCnt; + uint32_t Baudrate; + uint32_t dnfsum = 0UL; + uint32_t divsum = 2UL; + uint32_t TheoryBaudrate; + float32_t WidthTotal; + float32_t SumTotal; + float32_t WidthHL; + float32_t fErr = 0.0F; + + if ((NULL == pstcI2cInit) || (NULL == pf32Error)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_SPEED(pstcI2cInit->u32Baudrate)); + DDL_ASSERT(IS_I2C_CLK_DIV(pstcI2cInit->u32ClockDiv)); + + /* Get configuration for i2c */ + I2cSrcClk = I2C_SRC_CLK; + I2cDivClk = 1UL << pstcI2cInit->u32ClockDiv; + SclCnt = pstcI2cInit->u32SclTime; + Baudrate = pstcI2cInit->u32Baudrate; + + /* Judge digital filter status */ + if (0U != READ_REG32_BIT(I2Cx->FLTR, I2C_FLTR_DNFEN)) { + dnfsum = (READ_REG32_BIT(I2Cx->FLTR, I2C_FLTR_DNF) >> I2C_FLTR_DNF_POS) + 1U; + } + + /* Judge if clock divider on*/ + if (I2C_CLK_DIV1 == pstcI2cInit->u32ClockDiv) { + divsum = 3UL; + } + + if (I2cDivClk != 0UL) { + WidthTotal = (float32_t)I2cSrcClk / (float32_t)Baudrate / (float32_t)I2cDivClk; + SumTotal = (2.0F * (float32_t)divsum) + (2.0F * (float32_t)dnfsum) + (float32_t)SclCnt; + WidthHL = WidthTotal - SumTotal; + + /* Integer for WidthTotal, rounding off */ + if ((WidthTotal - (float32_t)((uint32_t)WidthTotal)) >= 0.5F) { + WidthTotal = (float32_t)((uint32_t)WidthTotal) + 1.0F; + } else { + WidthTotal = (float32_t)((uint32_t)WidthTotal); + } + + if (WidthTotal <= SumTotal) { + /* Err, Should set a smaller division value for pstcI2cInit->u32ClockDiv */ + i32Ret = LL_ERR_INVD_PARAM; + } else { + if (WidthHL > I2C_SCL_HIGHT_LOW_LVL_SUM_MAX) { + /* Err, Should set a bigger division value for pstcI2cInit->u32ClockDiv */ + i32Ret = LL_ERR_INVD_PARAM; + } else { + TheoryBaudrate = I2cSrcClk / (uint32_t)WidthTotal / I2cDivClk; + fErr = ((float32_t)Baudrate - (float32_t)TheoryBaudrate) / (float32_t)TheoryBaudrate; + WRITE_REG32(I2Cx->CCR, \ + (pstcI2cInit->u32ClockDiv << I2C_CCR_FREQ_POS) | \ + (((uint32_t)WidthHL / 2U) << I2C_CCR_SLOWW_POS) | \ + (((uint32_t)WidthHL - (((uint32_t)WidthHL) / 2U)) << I2C_CCR_SHIGHW_POS)); + } + } + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + } + + if ((NULL != pf32Error) && (LL_OK == i32Ret)) { + *pf32Error = fErr; + } + + return i32Ret; +} + +/** + * @brief De-initialize I2C unit + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @retval None + */ +void I2C_DeInit(CM_I2C_TypeDef *I2Cx) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + /* RESET peripheral register and internal status*/ + CLR_REG32_BIT(I2Cx->CR1, I2C_CR1_PE); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_SWRST); +} + +/** + * @brief Initialize I2C peripheral according to the structure + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] pstcI2cInit Pointer to I2C config structure @ref stc_i2c_init_t + * @arg pstcI2cInit->u32ClockDiv: Division of i2c source clock, reference as: + * step1: calculate div = (I2cSrcClk/Baudrate/(68+2*dnfsum+SclTime) + * I2cSrcClk -- I2c source clock + * Baudrate -- baudrate of i2c + * SclTime -- =(SCL rising time + SCL falling time)/period of i2c clock + * according to i2c bus hardware parameter. + * dnfsum -- 0 if digital filter off; + * Filter capacity if digital filter on(1 ~ 4) + * step2: chose a division item which is similar and bigger than div + * from @ref I2C_Clock_Division. + * @arg pstcI2cInit->u32Baudrate : Baudrate configuration + * @arg pstcI2cInit->u32SclTime : Indicate SCL pin rising and falling + * time, should be number of T(i2c clock period time) + * @param [out] pf32Error Baudrate error + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_Init(CM_I2C_TypeDef *I2Cx, const stc_i2c_init_t *pstcI2cInit, float32_t *pf32Error) +{ + int32_t i32Ret; + + if (NULL == pstcI2cInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_SPEED(pstcI2cInit->u32Baudrate)); + DDL_ASSERT(IS_I2C_CLK_DIV(pstcI2cInit->u32ClockDiv)); + + /* Register and internal status reset */ + CLR_REG32_BIT(I2Cx->CR1, I2C_CR1_PE); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_SWRST); + SET_REG32_BIT(I2Cx->CR1, I2C_CR1_PE); + + /* I2C baudrate config */ + i32Ret = I2C_BaudrateConfig(I2Cx, pstcI2cInit, pf32Error); + + /* Disable global broadcast address function */ + CLR_REG32_BIT(I2Cx->CR1, I2C_CR1_GCEN); + + /* Release software reset */ + CLR_REG32_BIT(I2Cx->CR1, I2C_CR1_SWRST); + /* Disable I2C peripheral */ + CLR_REG32_BIT(I2Cx->CR1, I2C_CR1_PE); + } + return i32Ret; +} + +/** + * @brief I2C slave address config + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32AddrNum I2C address 0 or address 1 @ref I2C_Address_Num + * @param [in] u32AddrMode Address mode configuration @ref I2C_Addr_Config + * @param [in] u32Addr The slave address + * @retval None + */ +void I2C_SlaveAddrConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32AddrNum, uint32_t u32AddrMode, uint32_t u32Addr) +{ + __IO uint32_t *const pu32SLRx = (__IO uint32_t *)((uint32_t)&I2Cx->SLR0 + (u32AddrNum * 4UL)); + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_ADDR_NUM(u32AddrNum)); + DDL_ASSERT(IS_I2C_ADDR(u32AddrMode, u32Addr)); + + if (I2C_ADDR_DISABLE == u32AddrMode) { + CLR_REG32_BIT(*pu32SLRx, I2C_SLR0_SLADDR0EN); + } else { + if (I2C_ADDR_10BIT == u32AddrMode) { + WRITE_REG32(*pu32SLRx, u32AddrMode + u32Addr); + } else { + WRITE_REG32(*pu32SLRx, u32AddrMode + (u32Addr << 1U)); + } + } +} + +/** + * @brief I2C function command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_Cmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->CR1, I2C_CR1_PE, (uint32_t)enNewState << I2C_CR1_PE_POS); +} + +/** + * @brief I2C fast ACK config + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_FastAckCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + if (ENABLE == enNewState) { + CLR_REG32_BIT(I2Cx->CR3, I2C_CR3_FACKEN); + } else { + SET_REG32_BIT(I2Cx->CR3, I2C_CR3_FACKEN); + } +} + +/** + * @brief I2C bus wait function command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_BusWaitCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR4, I2C_CR4_BUSWAIT); + } else { + CLR_REG32_BIT(I2Cx->CR4, I2C_CR4_BUSWAIT); + } +} + +/** + * @brief I2C SMBUS function configuration + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32SmbusConfig Indicate the SMBUS address match function configuration. @ref I2C_Smbus_Match_Config + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SmbusConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32SmbusConfig, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_SMBUS_CONFIG(u32SmbusConfig)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR1, u32SmbusConfig); + } else { + CLR_REG32_BIT(I2Cx->CR1, u32SmbusConfig); + } +} + +/** + * @brief I2C SMBUS function command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SmbusCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->CR1, I2C_CR1_SMBUS, (uint32_t)enNewState << I2C_CR1_SMBUS_POS); +} + +/** + * @brief I2C digital filter function configuration + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32FilterClock Chose the digital filter clock, @ref I2C_Digital_Filter_Clock + * @retval None + */ +void I2C_DigitalFilterConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32FilterClock) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_DIG_FILTER_CLK(u32FilterClock)); + + MODIFY_REG32(I2Cx->FLTR, I2C_FLTR_DNF, u32FilterClock); +} + +/** + * @brief I2C digital filter command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_DigitalFilterCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->FLTR, I2C_FLTR_DNFEN, (uint32_t)enNewState << I2C_FLTR_DNFEN_POS); +} + +/** + * @brief I2C analog filter function command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_AnalogFilterCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->FLTR, I2C_FLTR_ANFEN, (uint32_t)enNewState << I2C_FLTR_ANFEN_POS); +} + +/** + * @brief I2C general call command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_GeneralCallCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->CR1, I2C_CR1_GCEN, (uint32_t)enNewState << I2C_CR1_GCEN_POS); +} + +/** + * @brief I2C flags status get + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Flag Specify the flags to check, This parameter can be any combination of the member from + * @ref I2C_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t I2C_GetStatus(const CM_I2C_TypeDef *I2Cx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_FLAG(u32Flag)); + + return ((0UL != READ_REG32_BIT(I2Cx->SR, u32Flag)) ? SET : RESET); +} + +/** + * @brief Clear I2C flags + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Flag Specifies the flag to clear, This parameter + * can be any combination of the following values + * @arg I2C_FLAG_START : Start flag clear + * @arg I2C_FLAG_MATCH_ADDR0 : Address 0 detected flag clear + * @arg I2C_FLAG_MATCH_ADDR1 : Address 1 detected flag clear + * @arg I2C_FLAG_TX_CPLT : Transfer end flag clear + * @arg I2C_FLAG_STOP : Stop flag clear + * @arg I2C_FLAG_RX_FULL : Receive buffer full flag clear + * @arg I2C_FLAG_TX_EMPTY : Transfer buffer empty flag clear + * @arg I2C_FLAG_ARBITRATE_FAIL : Arbitration fails flag clear + * @arg I2C_FLAG_NACKF : Nack detected flag clear + * @arg I2C_FLAG_GENERAL_CALL : General call address detected flag clear + * @arg I2C_FLAG_SMBUS_DEFAULT_MATCH: Smbus default address detected flag clear + * @arg I2C_FLAG_SMBUS_HOST_MATCH : Smbus host address detected flag clear + * @arg I2C_FLAG_SMBUS_ALARM_MATCH : Smbus alarm address detected flag clear + * @retval None + */ +void I2C_ClearStatus(CM_I2C_TypeDef *I2Cx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_CLR_FLAG(u32Flag)); + + WRITE_REG32(I2Cx->CLR, u32Flag); +} + +/** + * @brief I2C software reset function command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SWResetCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(I2Cx->CR1, I2C_CR1_SWRST, (uint32_t)enNewState << I2C_CR1_SWRST_POS); +} + +/** + * @brief I2C interrupt command + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32IntType Specifies the I2C interrupts @ref I2C_Int_Flag + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_IntCmd(CM_I2C_TypeDef *I2Cx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_INT_FLAG(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR2, u32IntType); + } else { + CLR_REG32_BIT(I2Cx->CR2, u32IntType); + } +} + +/** + * @brief I2C send data + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u8Data The data to be send + * @retval None + */ +void I2C_WriteData(CM_I2C_TypeDef *I2Cx, uint8_t u8Data) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + WRITE_REG8(I2Cx->DTR, u8Data); +} + +/** + * @brief I2C read data from register + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @retval uint8_t The value of the received data + */ +uint8_t I2C_ReadData(const CM_I2C_TypeDef *I2Cx) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + return READ_REG8(I2Cx->DRR); +} + +/** + * @brief I2C ACK status configuration + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32AckConfig I2C ACK configurate. @ref I2C_Ack_Config + * @retval None + */ +void I2C_AckConfig(CM_I2C_TypeDef *I2Cx, uint32_t u32AckConfig) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_ACK_CONFIG(u32AckConfig)); + + MODIFY_REG32(I2Cx->CR1, I2C_CR1_ACK, u32AckConfig); +} + +/** + * @brief I2C SCL high level timeout configuration + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u16TimeoutH Clock timeout period for high level + * @retval None + */ +void I2C_SCLHighTimeoutConfig(CM_I2C_TypeDef *I2Cx, uint16_t u16TimeoutH) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + MODIFY_REG32(I2Cx->SLTR, I2C_SLTR_TOUTHIGH, (uint32_t)u16TimeoutH << I2C_SLTR_TOUTHIGH_POS); +} + +/** + * @brief I2C SCL low level timeout configuration + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u16TimeoutL Clock timeout period for low level + * @retval None + */ +void I2C_SCLLowTimeoutConfig(CM_I2C_TypeDef *I2Cx, uint16_t u16TimeoutL) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + MODIFY_REG32(I2Cx->SLTR, I2C_SLTR_TOUTLOW, u16TimeoutL); +} + +/** + * @brief Enable or disable I2C SCL high level timeout function + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SCLHighTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR3, I2C_CR3_HTMOUT); + } else { + CLR_REG32_BIT(I2Cx->CR3, I2C_CR3_HTMOUT); + } +} + +/** + * @brief Enable or disable I2C SCL low level timeout function + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SCLLowTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR3, I2C_CR3_LTMOUT); + } else { + CLR_REG32_BIT(I2Cx->CR3, I2C_CR3_LTMOUT); + } +} + +/** + * @brief Enable or disable I2C SCL timeout function + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2C_SCLTimeoutCmd(CM_I2C_TypeDef *I2Cx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(I2Cx->CR3, I2C_CR3_TMOUTEN); + } else { + CLR_REG32_BIT(I2Cx->CR3, I2C_CR3_TMOUTEN); + } +} + +/** + * @brief I2Cx start + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + */ +int32_t I2C_Start(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_BUSY, RESET, u32Timeout); + + if (LL_OK == i32Ret) { + /* generate start signal */ + I2C_GenerateStart(I2Cx); + /* Judge if start success*/ + i32Ret = I2C_WaitStatus(I2Cx, (I2C_FLAG_BUSY | I2C_FLAG_START), SET, u32Timeout); + } + + return i32Ret; +} + +/** + * @brief I2Cx restart + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + */ +int32_t I2C_Restart(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + /* Clear start status flag */ + I2C_ClearStatus(I2Cx, I2C_FLAG_START); + /* Send restart condition */ + I2C_GenerateRestart(I2Cx); + /* Judge if start success*/ + i32Ret = I2C_WaitStatus(I2Cx, (I2C_FLAG_BUSY | I2C_FLAG_START), SET, u32Timeout); + + return i32Ret; +} + +/** + * @brief I2Cx send address + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u16Addr The address to be sent + * @param [in] u8Dir Transfer direction, @ref I2C_Trans_Dir + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR: NACK received + */ +int32_t I2C_TransAddr(CM_I2C_TypeDef *I2Cx, uint16_t u16Addr, uint8_t u8Dir, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_TRANS_DIR(u8Dir)); + DDL_ASSERT(IS_I2C_7BIT_ADDR(u16Addr)); + + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_EMPTY, SET, u32Timeout); + + if (LL_OK == i32Ret) { + /* Send I2C address */ + I2C_WriteData(I2Cx, (uint8_t)(u16Addr << 1U) | u8Dir); + + if (I2C_DIR_TX == u8Dir) { + /* If in master transfer process, Need wait transfer end */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_CPLT, SET, u32Timeout); + } else { + /* If in master recevie process, wait I2C_FLAG_TRA changed to recevie */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TRA, RESET, u32Timeout); + } + + if (i32Ret == LL_OK) { + if (I2C_GetStatus(I2Cx, I2C_FLAG_NACKF) == SET) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/** + * @brief I2Cx send 10 bit address + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u16Addr The address to be sent + * @param [in] u8Dir Transfer direction @ref I2C_Trans_Dir + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR: NACK received + */ +int32_t I2C_Trans10BitAddr(CM_I2C_TypeDef *I2Cx, uint16_t u16Addr, uint8_t u8Dir, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + DDL_ASSERT(IS_I2C_TRANS_DIR(u8Dir)); + DDL_ASSERT(IS_I2C_10BIT_ADDR(u16Addr)); + + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_EMPTY, SET, u32Timeout); + + if (LL_OK == i32Ret) { + /* Write 11110 + SLA(bit9:8) + W#(1bit) */ + I2C_WriteData(I2Cx, (uint8_t)((u16Addr >> 7U) & 0x06U) | 0xF0U | I2C_DIR_TX); + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_CPLT, SET, u32Timeout); + + if (LL_OK == i32Ret) { + /* If receive ACK */ + if (I2C_GetStatus(I2Cx, I2C_FLAG_NACKF) == RESET) { + /* Write SLA(bit7:0)*/ + I2C_WriteData(I2Cx, (uint8_t)(u16Addr & 0xFFU)); + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_CPLT, SET, u32Timeout); + + if (LL_OK == i32Ret) { + if (I2C_GetStatus(I2Cx, I2C_FLAG_NACKF) == SET) { + i32Ret = LL_ERR; + } + } + } else { + i32Ret = LL_ERR; + } + } + } + + if ((u8Dir == I2C_DIR_RX) && (LL_OK == i32Ret)) { + /* Restart */ + I2C_ClearStatus(I2Cx, I2C_FLAG_START); + I2C_GenerateRestart(I2Cx); + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_START, SET, u32Timeout); + + if (LL_OK == i32Ret) { + /* Write 11110 + SLA(bit9:8) + R(1bit) */ + I2C_WriteData(I2Cx, (uint8_t)((u16Addr >> 7U) & 0x06U) | 0xF0U | I2C_DIR_RX); + /* If in master receive process, Need wait TRA flag */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TRA, RESET, u32Timeout); + + if (LL_OK == i32Ret) { + /* If receive NACK */ + if (I2C_GetStatus(I2Cx, I2C_FLAG_NACKF) == SET) { + i32Ret = LL_ERR; + } + } + } + } + + return i32Ret; +} + +/** + * @brief I2Cx send data + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] au8TxData The data array to be sent + * @param [in] u32Size Number of data in array pau8TxData + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_TransData(CM_I2C_TypeDef *I2Cx, uint8_t const au8TxData[], uint32_t u32Size, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32Count = 0UL; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + if (au8TxData != NULL) { + while ((u32Count != u32Size) && (i32Ret == LL_OK)) { + /* Wait tx buffer empty */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_EMPTY, SET, u32Timeout); + + if (i32Ret == LL_OK) { + /* Send one byte data */ + I2C_WriteData(I2Cx, au8TxData[u32Count]); + + /* Wait transfer end*/ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_TX_CPLT, SET, u32Timeout); + + /* If receive NACK*/ + if (I2C_GetStatus(I2Cx, I2C_FLAG_NACKF) == SET) { + break; + } + u32Count++; + } + } + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + + return i32Ret; +} + +/** + * @brief I2Cx receive data + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [out] au8RxData Array to hold the received data + * @param [in] u32Size Number of data to be received + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_ReceiveData(CM_I2C_TypeDef *I2Cx, uint8_t au8RxData[], uint32_t u32Size, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + if (au8RxData != NULL) { + uint32_t u32FastAckDis = READ_REG32_BIT(I2Cx->CR3, I2C_CR3_FACKEN); + for (i = 0UL; i < u32Size; i++) { + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_RX_FULL, SET, u32Timeout); + + if (0UL == u32FastAckDis) { + if ((u32Size >= 2UL) && (i == (u32Size - 2UL))) { + I2C_AckConfig(I2Cx, I2C_NACK); + } + } else { + if (i != (u32Size - 1UL)) { + I2C_AckConfig(I2Cx, I2C_ACK); + } else { + I2C_AckConfig(I2Cx, I2C_NACK); + } + } + + if (i32Ret == LL_OK) { + /* read data from register */ + au8RxData[i] = I2C_ReadData(I2Cx); + } else { + break; + } + } + I2C_AckConfig(I2Cx, I2C_ACK); + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + + return i32Ret; +} + +/** + * @brief I2Cx receive data and stop(for master) + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [out] au8RxData Array to hold the received data + * @param [in] u32Size Number of data to be received + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_MasterReceiveDataAndStop(CM_I2C_TypeDef *I2Cx, uint8_t au8RxData[], uint32_t u32Size, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + if (au8RxData != NULL) { + uint32_t u32FastAckDis = READ_REG32_BIT(I2Cx->CR3, I2C_CR3_FACKEN); + + for (i = 0UL; i < u32Size; i++) { + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_RX_FULL, SET, u32Timeout); + + if (0UL == u32FastAckDis) { + if ((u32Size >= 2UL) && (i == (u32Size - 2UL))) { + I2C_AckConfig(I2Cx, I2C_NACK); + } + } else { + if (i != (u32Size - 1UL)) { + I2C_AckConfig(I2Cx, I2C_ACK); + } else { + I2C_AckConfig(I2Cx, I2C_NACK); + } + } + + if (i32Ret == LL_OK) { + /* Stop before read last data */ + if (i == (u32Size - 1UL)) { + I2C_ClearStatus(I2Cx, I2C_FLAG_STOP); + I2C_GenerateStop(I2Cx); + } + /* read data from register */ + au8RxData[i] = I2C_ReadData(I2Cx); + + if (i == (u32Size - 1UL)) { + /* Wait stop flag after DRR read */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_STOP, SET, u32Timeout); + } + } else { + break; + } + } + I2C_AckConfig(I2Cx, I2C_ACK); + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + + return i32Ret; +} + +/** + * @brief I2Cx stop + * @param [in] I2Cx Pointer to I2C instance register base. + * This parameter can be a value of the following: + * @arg CM_I2C or CM_I2Cx: I2C instance register base. + * @param [in] u32Timeout Maximum count of trying to get a status of a flag in status register + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_TIMEOUT: Failed + */ +int32_t I2C_Stop(CM_I2C_TypeDef *I2Cx, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_I2C_UNIT(I2Cx)); + + /* Clear stop flag */ + while ((SET == I2C_GetStatus(I2Cx, I2C_FLAG_STOP)) && (u32Timeout > 0UL)) { + I2C_ClearStatus(I2Cx, I2C_FLAG_STOP); + u32Timeout--; + } + I2C_GenerateStop(I2Cx); + /* Wait stop flag */ + i32Ret = I2C_WaitStatus(I2Cx, I2C_FLAG_STOP, SET, u32Timeout); + + return i32Ret; +} + +/** + * @brief Initialize structure stc_i2c_init_t variable with default value. + * @param [out] pstcI2cInit Pointer to a stc_i2c_init_t structure variable which will be initialized. + * @ref stc_i2c_init_t. + * @retval int32_t + * - LL_OK: Success + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t I2C_StructInit(stc_i2c_init_t *pstcI2cInit) +{ + int32_t i32Ret = LL_OK; + if (pstcI2cInit == NULL) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcI2cInit->u32Baudrate = 50000UL; + pstcI2cInit->u32SclTime = 0UL; + pstcI2cInit->u32ClockDiv = I2C_CLK_DIV1; + } + + return i32Ret; +} + +/** +* @} +*/ + +#endif /* LL_I2C_ENABLE */ + +/** +* @} +*/ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2s.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2s.c new file mode 100644 index 00000000..3e95136c --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_i2s.c @@ -0,0 +1,1027 @@ +/** + ******************************************************************************* + * @file hc32_ll_i2s.c + * @brief This file provides firmware functions to manage the Inter IC Sound Bus + * (I2S). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_i2s.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_I2S I2S + * @brief Inter IC Sound Bus Driver Library + * @{ + */ + +#if (LL_I2S_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup I2S_Local_Macros I2S Local Macros + * @{ + */ +/* CMU registers define */ +#define I2S_CLK_SRC_PCLK (0x00U << CMU_I2SCKSEL_I2S1CKSEL_POS) +#define I2S_CLK_SRC_PLLQ (0x08U << CMU_I2SCKSEL_I2S1CKSEL_POS) +#define I2S_CLK_SRC_PLLR (0x09U << CMU_I2SCKSEL_I2S1CKSEL_POS) +#define I2S_CLK_SRC_PLLXP (0x0AU << CMU_I2SCKSEL_I2S1CKSEL_POS) +#define I2S_CLK_SRC_PLLXQ (0x0BU << CMU_I2SCKSEL_I2S1CKSEL_POS) +#define I2S_CLK_SRC_PLLXR (0x0CU << CMU_I2SCKSEL_I2S1CKSEL_POS) + +#define I2S_CMU_PLLCFGR PLLHCFGR +#define I2S_CMU_PLLCFGR_PLLSRC CMU_PLLHCFGR_PLLSRC + +#define I2S_CMU_PLLXCFGR PLLACFGR + +#define I2S_CMU_SCFGR SCFGR +#define I2S_CMU_SCFGR_PCLK CMU_SCFGR_PCLK1S +#define I2S_CMU_SCFGR_PCLK_POS CMU_SCFGR_PCLK1S_POS + +#define I2S_CMU_PLLCFGR_PLLM CMU_PLLHCFGR_PLLHM +#define I2S_CMU_PLLCFGR_PLLM_POS CMU_PLLHCFGR_PLLHM_POS +#define I2S_CMU_PLLCFGR_PLLN CMU_PLLHCFGR_PLLHN +#define I2S_CMU_PLLCFGR_PLLN_POS CMU_PLLHCFGR_PLLHN_POS +#define I2S_CMU_PLLCFGR_PLLP CMU_PLLHCFGR_PLLHP +#define I2S_CMU_PLLCFGR_PLLP_POS CMU_PLLHCFGR_PLLHP_POS +#define I2S_CMU_PLLCFGR_PLLQ CMU_PLLHCFGR_PLLHQ +#define I2S_CMU_PLLCFGR_PLLQ_POS CMU_PLLHCFGR_PLLHQ_POS +#define I2S_CMU_PLLCFGR_PLLR CMU_PLLHCFGR_PLLHR +#define I2S_CMU_PLLCFGR_PLLR_POS CMU_PLLHCFGR_PLLHR_POS + +#define I2S_CMU_PLLCFGR_PLLXM CMU_PLLACFGR_PLLAM +#define I2S_CMU_PLLCFGR_PLLXM_POS CMU_PLLACFGR_PLLAM_POS +#define I2S_CMU_PLLCFGR_PLLXN CMU_PLLACFGR_PLLAN +#define I2S_CMU_PLLCFGR_PLLXN_POS CMU_PLLACFGR_PLLAN_POS +#define I2S_CMU_PLLCFGR_PLLXP CMU_PLLACFGR_PLLAP +#define I2S_CMU_PLLCFGR_PLLXP_POS CMU_PLLACFGR_PLLAP_POS +#define I2S_CMU_PLLCFGR_PLLXQ CMU_PLLACFGR_PLLAQ +#define I2S_CMU_PLLCFGR_PLLXQ_POS CMU_PLLACFGR_PLLAQ_POS +#define I2S_CMU_PLLCFGR_PLLXR CMU_PLLACFGR_PLLAR +#define I2S_CMU_PLLCFGR_PLLXR_POS CMU_PLLACFGR_PLLAR_POS + +/* I2S CTRL register Mask */ +#define I2S_CTRL_CLR_MASK (I2S_CTRL_WMS | I2S_CTRL_ODD | I2S_CTRL_MCKOE | \ + I2S_CTRL_TXBIRQWL | I2S_CTRL_RXBIRQWL | I2S_CTRL_I2SPLLSEL | \ + I2S_CTRL_SDOE | I2S_CTRL_LRCKOE | I2S_CTRL_CKOE | \ + I2S_CTRL_DUPLEX | I2S_CTRL_CLKSEL) + +/** + * @defgroup I2S_Check_Parameters_Validity I2S Check Parameters Validity + * @{ + */ +#define IS_I2S_UNIT(x) \ +( ((x) == CM_I2S1) || \ + ((x) == CM_I2S2) || \ + ((x) == CM_I2S3) || \ + ((x) == CM_I2S4)) + +#define IS_I2S_CLK_SRC(x) \ +( ((x) == I2S_CLK_SRC_PLL) || \ + ((x) == I2S_CLK_SRC_EXT)) + +#define IS_I2S_MD(x) \ +( ((x) == I2S_MD_MASTER) || \ + ((x) == I2S_MD_SLAVE)) + +#define IS_I2S_PROTOCOL(x) \ +( ((x) == I2S_PROTOCOL_PHILLIPS) || \ + ((x) == I2S_PROTOCOL_MSB) || \ + ((x) == I2S_PROTOCOL_LSB) || \ + ((x) == I2S_PROTOCOL_PCM_SHORT) || \ + ((x) == I2S_PROTOCOL_PCM_LONG)) + +#define IS_I2S_TRANS_MD(x) \ +( ((x) == I2S_TRANS_MD_HALF_DUPLEX_RX) || \ + ((x) == I2S_TRANS_MD_HALF_DUPLEX_TX) || \ + ((x) == I2S_TRANS_MD_FULL_DUPLEX)) + +#define IS_I2S_AUDIO_FREQ(x) \ +( ((x) == I2S_AUDIO_FREQ_DEFAULT) || \ + (((x) >= I2S_AUDIO_FREQ_8K) && ((x) <= I2S_AUDIO_FREQ_192K))) + +#define IS_I2S_CH_LEN(x) \ +( ((x) == I2S_CH_LEN_16BIT) || \ + ((x) == I2S_CH_LEN_32BIT)) + +#define IS_I2S_DATA_LEN(x) \ +( ((x) == I2S_DATA_LEN_16BIT) || \ + ((x) == I2S_DATA_LEN_24BIT) || \ + ((x) == I2S_DATA_LEN_32BIT)) + +#define IS_I2S_MCK_OUTPUT(x) \ +( ((x) == I2S_MCK_OUTPUT_DISABLE) || \ + ((x) == I2S_MCK_OUTPUT_ENABLE)) + +#define IS_I2S_TRANS_LVL(x) \ +( ((x) == I2S_TRANS_LVL0) || \ + ((x) == I2S_TRANS_LVL1) || \ + ((x) == I2S_TRANS_LVL2) || \ + ((x) == I2S_TRANS_LVL3) || \ + ((x) == I2S_TRANS_LVL4)) + +#define IS_I2S_RECEIVE_LVL(x) \ +( ((x) == I2S_RECEIVE_LVL0) || \ + ((x) == I2S_RECEIVE_LVL1) || \ + ((x) == I2S_RECEIVE_LVL2) || \ + ((x) == I2S_RECEIVE_LVL3) || \ + ((x) == I2S_RECEIVE_LVL4)) + +#define IS_I2S_FUNC(x) \ +( ((x) != 0U) && \ + (((x) | I2S_FUNC_ALL) == I2S_FUNC_ALL)) + +#define IS_I2S_RST_TYPE(x) \ +( ((x) != 0U) && \ + (((x) | I2S_RST_TYPE_ALL) == I2S_RST_TYPE_ALL)) + +#define IS_I2S_INT(x) \ +( ((x) != 0U) && \ + (((x) | I2S_INT_ALL) == I2S_INT_ALL)) + +#define IS_I2S_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | I2S_FLAG_ALL) == I2S_FLAG_ALL)) + +#define IS_I2S_CLR_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | I2S_FLAG_CLR_ALL) == I2S_FLAG_CLR_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup I2S_Global_Functions I2S Global Functions + * @{ + */ + +/** + * @brief Get I2S clock frequency. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @retval uint32_t The I2S clock frequency + */ +static uint32_t I2S_GetClockFreq(const CM_I2S_TypeDef *I2Sx) +{ + uint32_t u32ClockShift; + uint16_t u16ClockSrc; + uint32_t u32ClockFreq; + uint32_t u32PllP; + uint32_t u32PllQ; + uint32_t u32PllR; + uint32_t u32PllN; + uint32_t u32PllM; + uint32_t u32PllIn; + uint32_t u32Temp; + + /* Get the offset of the I2S clock source in CMU_I2SCKSEL */ + if (CM_I2S1 == I2Sx) { + u32ClockShift = CMU_I2SCKSEL_I2S1CKSEL_POS; + } else if (CM_I2S2 == I2Sx) { + u32ClockShift = CMU_I2SCKSEL_I2S2CKSEL_POS; + } else if (CM_I2S3 == I2Sx) { + u32ClockShift = CMU_I2SCKSEL_I2S3CKSEL_POS; + } else if (CM_I2S4 == I2Sx) { + u32ClockShift = CMU_I2SCKSEL_I2S4CKSEL_POS; + } else { + u32ClockShift = 0UL; + } + + u16ClockSrc = (READ_REG16(CM_CMU->I2SCKSEL) >> u32ClockShift) & CMU_I2SCKSEL_I2S1CKSEL; + if (0UL != READ_REG32_BIT(CM_CMU->I2S_CMU_PLLCFGR, I2S_CMU_PLLCFGR_PLLSRC)) { + u32PllIn = HRC_VALUE; + } else { + u32PllIn = XTAL_VALUE; + } + /* Calculate the clock frequency */ + switch (u16ClockSrc) { + case I2S_CLK_SRC_PCLK: + u32ClockFreq = SystemCoreClock >> ((READ_REG32_BIT(CM_CMU->I2S_CMU_SCFGR, + I2S_CMU_SCFGR_PCLK) >> I2S_CMU_SCFGR_PCLK_POS)); + break; + case I2S_CLK_SRC_PLLQ: + u32Temp = READ_REG32(CM_CMU->I2S_CMU_PLLCFGR); + u32PllM = (u32Temp & I2S_CMU_PLLCFGR_PLLM) >> I2S_CMU_PLLCFGR_PLLM_POS; + u32PllN = (u32Temp & I2S_CMU_PLLCFGR_PLLN) >> I2S_CMU_PLLCFGR_PLLN_POS; + u32PllQ = (u32Temp & I2S_CMU_PLLCFGR_PLLQ) >> I2S_CMU_PLLCFGR_PLLQ_POS; + u32ClockFreq = ((u32PllIn / (u32PllM + 1UL)) * (u32PllN + 1UL)) / (u32PllQ + 1UL); + break; + case I2S_CLK_SRC_PLLR: + u32Temp = READ_REG32(CM_CMU->I2S_CMU_PLLCFGR); + u32PllM = (u32Temp & I2S_CMU_PLLCFGR_PLLM) >> I2S_CMU_PLLCFGR_PLLM_POS; + u32PllN = (u32Temp & I2S_CMU_PLLCFGR_PLLN) >> I2S_CMU_PLLCFGR_PLLN_POS; + u32PllR = (u32Temp & I2S_CMU_PLLCFGR_PLLR) >> I2S_CMU_PLLCFGR_PLLR_POS; + u32ClockFreq = ((u32PllIn / (u32PllM + 1UL)) * (u32PllN + 1UL)) / (u32PllR + 1UL); + break; + case I2S_CLK_SRC_PLLXP: + u32Temp = READ_REG32(CM_CMU->I2S_CMU_PLLXCFGR); + u32PllM = (u32Temp & I2S_CMU_PLLCFGR_PLLXM) >> I2S_CMU_PLLCFGR_PLLXM_POS; + u32PllN = (u32Temp & I2S_CMU_PLLCFGR_PLLXN) >> I2S_CMU_PLLCFGR_PLLXN_POS; + u32PllP = (u32Temp & I2S_CMU_PLLCFGR_PLLXP) >> I2S_CMU_PLLCFGR_PLLXP_POS; + u32ClockFreq = ((u32PllIn / (u32PllM + 1UL)) * (u32PllN + 1UL)) / (u32PllP + 1UL); + break; + case I2S_CLK_SRC_PLLXQ: + u32Temp = READ_REG32(CM_CMU->I2S_CMU_PLLXCFGR); + u32PllM = (u32Temp & I2S_CMU_PLLCFGR_PLLXM) >> I2S_CMU_PLLCFGR_PLLXM_POS; + u32PllN = (u32Temp & I2S_CMU_PLLCFGR_PLLXN) >> I2S_CMU_PLLCFGR_PLLXN_POS; + u32PllQ = (u32Temp & I2S_CMU_PLLCFGR_PLLXQ) >> I2S_CMU_PLLCFGR_PLLXQ_POS; + u32ClockFreq = ((u32PllIn / (u32PllM + 1UL)) * (u32PllN + 1UL)) / (u32PllQ + 1UL); + break; + case I2S_CLK_SRC_PLLXR: + u32Temp = READ_REG32(CM_CMU->I2S_CMU_PLLXCFGR); + u32PllM = (u32Temp & I2S_CMU_PLLCFGR_PLLXM) >> I2S_CMU_PLLCFGR_PLLXM_POS; + u32PllN = (u32Temp & I2S_CMU_PLLCFGR_PLLXN) >> I2S_CMU_PLLCFGR_PLLXN_POS; + u32PllR = (u32Temp & I2S_CMU_PLLCFGR_PLLXR) >> I2S_CMU_PLLCFGR_PLLXR_POS; + u32ClockFreq = ((u32PllIn / (u32PllM + 1UL)) * (u32PllN + 1UL)) / (u32PllR + 1UL); + break; + default: + u32ClockFreq = 0UL; + break; + } + + return u32ClockFreq; +} + +/** + * @brief Wait for the flag status of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Flag I2S flag type + * This parameter can be one of the following values: + * @arg I2S_FLAG_TX_ALARM: Transfer buffer alarm flag + * @arg I2S_FLAG_RX_ALARM: Receive buffer alarm flag + * @arg I2S_FLAG_TX_EMPTY: Transfer buffer empty flag + * @arg I2S_FLAG_TX_FULL: Transfer buffer full flag + * @arg I2S_FLAG_RX_EMPTY: Receive buffer empty flag + * @arg I2S_FLAG_RX_FULL: Receive buffer full flag + * @arg I2S_FLAG_TX_ERR: Transfer overflow or underflow flag + * @arg I2S_FLAG_RX_ERR: Receive overflow flag + * @param [in] enStatus The flag status + * This parameter can be one of the following values: + * @arg SET: Wait for the flag to set + * @arg RESET: Wait for the flag to reset + * @param [in] u32Timeout Wait the flag timeout(ms) + * @retval int32_t: + * - LL_OK: Wait status success + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t I2S_WaitStatus(const CM_I2S_TypeDef *I2Sx, uint32_t u32Flag, + en_flag_status_t enStatus, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32Count; + + /* Waiting for the flag status to change to the enStatus */ + u32Count = u32Timeout * (HCLK_VALUE / 20000UL); + while (enStatus != I2S_GetStatus(I2Sx, u32Flag)) { + if (u32Count == 0UL) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @brief De-Initialize I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @retval None + */ +void I2S_DeInit(CM_I2S_TypeDef *I2Sx) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + + /* Reset all registers of I2S */ + WRITE_REG32(I2Sx->CTRL, 0x00004400UL); + WRITE_REG32(I2Sx->ER, 0x00000003UL); + WRITE_REG32(I2Sx->CFGR, 0x00000000UL); + WRITE_REG32(I2Sx->PR, 0x00000002UL); + SET_REG32_BIT(I2Sx->CTRL, I2S_RST_TYPE_ALL); + CLR_REG32_BIT(I2Sx->CTRL, I2S_RST_TYPE_ALL); +} + +/** + * @brief Initialize I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] pstcI2sInit Pointer to a @ref stc_i2s_init_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + * - LL_ERR: Set frequency failed + */ +int32_t I2S_Init(CM_I2S_TypeDef *I2Sx, const stc_i2s_init_t *pstcI2sInit) +{ + int32_t i32Ret = LL_OK; + uint32_t u32I2sClk; + uint32_t u32Temp; + uint32_t u32I2sDiv = 2UL; + uint32_t u32I2sOdd = 0UL; + uint32_t u32ChWidth; + + if (NULL == pstcI2sInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_CLK_SRC(pstcI2sInit->u32ClockSrc)); + DDL_ASSERT(IS_I2S_MD(pstcI2sInit->u32Mode)); + DDL_ASSERT(IS_I2S_PROTOCOL(pstcI2sInit->u32Protocol)); + DDL_ASSERT(IS_I2S_TRANS_MD(pstcI2sInit->u32TransMode)); + DDL_ASSERT(IS_I2S_AUDIO_FREQ(pstcI2sInit->u32AudioFreq)); + DDL_ASSERT(IS_I2S_CH_LEN(pstcI2sInit->u32ChWidth)); + DDL_ASSERT(IS_I2S_DATA_LEN(pstcI2sInit->u32DataWidth)); + DDL_ASSERT(IS_I2S_MCK_OUTPUT(pstcI2sInit->u32MCKOutput)); + DDL_ASSERT(IS_I2S_TRANS_LVL(pstcI2sInit->u32TransFIFOLevel)); + DDL_ASSERT(IS_I2S_RECEIVE_LVL(pstcI2sInit->u32ReceiveFIFOLevel)); + + if (I2S_AUDIO_FREQ_DEFAULT != pstcI2sInit->u32AudioFreq) { + /* Get I2S source Clock frequency */ + if (I2S_CLK_SRC_EXT == pstcI2sInit->u32ClockSrc) { + /* If the external clock frequency is different from the default value, + you need to redefine the macro value (I2S_EXT_CLK_FREQ). */ + u32I2sClk = I2S_EXT_CLK_FREQ; + } else { + u32I2sClk = I2S_GetClockFreq(I2Sx); + } + /* The actual frequency division value is calculated according to the output state of MCK */ + if (I2S_CH_LEN_16BIT != pstcI2sInit->u32ChWidth) { + u32ChWidth = 32UL; + } else { + u32ChWidth = 16UL; + } + + if (I2S_MCK_OUTPUT_ENABLE == pstcI2sInit->u32MCKOutput) { + if (I2S_CH_LEN_16BIT != pstcI2sInit->u32ChWidth) { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U * 4U)) * 10U) / pstcI2sInit->u32AudioFreq) + 5U; + } else { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U * 8U)) * 10U) / pstcI2sInit->u32AudioFreq) + 5U; + } + } else { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U)) * 10U) / pstcI2sInit->u32AudioFreq) + 5U; + } + u32Temp = u32Temp / 10U; + u32I2sOdd = u32Temp & 0x01U; + u32I2sDiv = (u32Temp - u32I2sOdd) / 2U; + } + + if ((u32I2sDiv < 2U) || (u32I2sDiv > 0xFFU)) { + /* Set the default values */ + u32I2sOdd = 0U; + u32I2sDiv = 2U; + i32Ret = LL_ERR; + } + u32Temp = pstcI2sInit->u32ClockSrc | pstcI2sInit->u32Mode | + pstcI2sInit->u32Protocol | pstcI2sInit->u32TransMode | + pstcI2sInit->u32ChWidth | pstcI2sInit->u32DataWidth | + pstcI2sInit->u32MCKOutput | pstcI2sInit->u32TransFIFOLevel | + pstcI2sInit->u32ReceiveFIFOLevel | (u32I2sOdd << I2S_CTRL_ODD_POS); + if (I2S_MD_MASTER == pstcI2sInit->u32Mode) { + u32Temp |= (I2S_CTRL_CKOE | I2S_CTRL_LRCKOE); + } + /* Set I2S_CFGR register */ + WRITE_REG32(I2Sx->CFGR, (pstcI2sInit->u32Protocol | pstcI2sInit->u32ChWidth | pstcI2sInit->u32DataWidth)); + /* set I2S_PR register */ + WRITE_REG32(I2Sx->PR, u32I2sDiv); + /* Set I2S_CTRL register */ + MODIFY_REG32(I2Sx->CTRL, I2S_CTRL_CLR_MASK, u32Temp); + } + + return i32Ret; +} + +/** + * @brief Fills each stc_i2s_init_t member with default value. + * @param [out] pstcI2sInit Pointer to a @ref stc_i2s_init_t structure + * @retval int32_t: + * - LL_OK: stc_i2s_init_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t I2S_StructInit(stc_i2s_init_t *pstcI2sInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcI2sInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcI2sInit->u32ClockSrc = I2S_CLK_SRC_PLL; + pstcI2sInit->u32Mode = I2S_MD_MASTER; + pstcI2sInit->u32Protocol = I2S_PROTOCOL_PHILLIPS; + pstcI2sInit->u32TransMode = I2S_TRANS_MD_HALF_DUPLEX_RX; + pstcI2sInit->u32AudioFreq = I2S_AUDIO_FREQ_DEFAULT; + pstcI2sInit->u32ChWidth = I2S_CH_LEN_16BIT; + pstcI2sInit->u32DataWidth = I2S_DATA_LEN_16BIT; + pstcI2sInit->u32MCKOutput = I2S_MCK_OUTPUT_DISABLE; + pstcI2sInit->u32TransFIFOLevel = I2S_TRANS_LVL2; + pstcI2sInit->u32ReceiveFIFOLevel = I2S_RECEIVE_LVL2; + } + + return i32Ret; +} + +/** + * @brief Software reset of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Type Software reset type + * This parameter can be one or any combination of the following values: + * @arg @ref I2S_Reset_Type + * @retval None + */ +void I2S_SWReset(CM_I2S_TypeDef *I2Sx, uint32_t u32Type) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_RST_TYPE(u32Type)); + + SET_REG32_BIT(I2Sx->CTRL, u32Type); + CLR_REG32_BIT(I2Sx->CTRL, u32Type); +} + +/** + * @brief Set the transfer mode for the I2S communication. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Mode Transfer mode + * This parameter can be one of the following values: + * @arg I2S_TRANS_MD_HALF_DUPLEX_RX: Receive only and half duplex mode + * @arg I2S_TRANS_MD_HALF_DUPLEX_TX: Send only and half duplex mode + * @arg I2S_TRANS_MD_FULL_DUPLEX: Full duplex mode + * @retval None + */ +void I2S_SetTransMode(CM_I2S_TypeDef *I2Sx, uint32_t u32Mode) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_TRANS_MD(u32Mode)); + + MODIFY_REG32(I2Sx->CTRL, (I2S_CTRL_DUPLEX | I2S_CTRL_SDOE), u32Mode); +} + +/** + * @brief Set the transfer FIFO level of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Level Transfer FIFO level + * This parameter can be one of the following values: + * @arg @ref I2S_Trans_Level + * @retval None + */ +void I2S_SetTransFIFOLevel(CM_I2S_TypeDef *I2Sx, uint32_t u32Level) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_TRANS_LVL(u32Level)); + + MODIFY_REG32(I2Sx->CTRL, I2S_CTRL_TXBIRQWL, u32Level); +} + +/** + * @brief Set the receive FIFO level of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Level Receive FIFO level + * This parameter can be one of the following values: + * @arg @ref I2S_Receive_Level + * @retval None + */ +void I2S_SetReceiveFIFOLevel(CM_I2S_TypeDef *I2Sx, uint32_t u32Level) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_RECEIVE_LVL(u32Level)); + + MODIFY_REG32(I2Sx->CTRL, I2S_CTRL_RXBIRQWL, u32Level); +} + +/** + * @brief Set the communication protocol of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Protocol Communication protocol + * This parameter can be one of the following values: + * @arg I2S_PROTOCOL_PHILLIPS: Phillips protocol + * @arg I2S_PROTOCOL_MSB: MSB justified protocol + * @arg I2S_PROTOCOL_LSB: LSB justified protocol + * @arg I2S_PROTOCOL_PCM_SHORT: PCM short-frame protocol + * @arg I2S_PROTOCOL_PCM_LONG: PCM long-frame protocol + * @retval None + */ +void I2S_SetProtocol(CM_I2S_TypeDef *I2Sx, uint32_t u32Protocol) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_PROTOCOL(u32Protocol)); + + MODIFY_REG32(I2Sx->CFGR, (I2S_CFGR_I2SSTD | I2S_CFGR_PCMSYNC), u32Protocol); +} + +/** + * @brief Set the audio frequency for the I2S communication. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Freq Audio frequency + * This parameter can be 'I2S_AUDIO_FREQ_DEFAULT' or between + * 'I2S_AUDIO_FREQ_8K' and 'I2S_AUDIO_FREQ_192K': + * @arg I2S_AUDIO_FREQ_192K: FS = 192000Hz + * @arg I2S_AUDIO_FREQ_8K: FS = 8000Hz + * @arg I2S_AUDIO_FREQ_DEFAULT + * @retval int32_t: + * - LL_OK: Set success + * - LL_ERR: Set frequency failed + */ +int32_t I2S_SetAudioFreq(CM_I2S_TypeDef *I2Sx, uint32_t u32Freq) +{ + int32_t i32Ret = LL_OK; + uint32_t u32I2sClk; + uint32_t u32Temp; + uint32_t u32I2sDiv = 2UL; + uint32_t u32I2sOdd = 0UL; + uint32_t u32ChWidth; + + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_AUDIO_FREQ(u32Freq)); + + if (I2S_AUDIO_FREQ_DEFAULT != u32Freq) { + /* Get I2S source Clock frequency */ + if (I2S_CLK_SRC_EXT == READ_REG32_BIT(I2Sx->CTRL, I2S_CTRL_CLKSEL)) { + /* If the external clock frequency is different from the default value, + you need to redefine the macro value (I2S_EXT_CLK_FREQ). */ + u32I2sClk = I2S_EXT_CLK_FREQ; + } else { + u32I2sClk = I2S_GetClockFreq(I2Sx); + } + /* The actual frequency division value is calculated according to the output state of MCK */ + if (I2S_CH_LEN_16BIT != READ_REG32_BIT(I2Sx->CFGR, I2S_CFGR_CHLEN)) { + u32ChWidth = 32UL; + } else { + u32ChWidth = 16UL; + } + + if (I2S_MCK_OUTPUT_ENABLE == READ_REG32_BIT(I2Sx->CTRL, I2S_CTRL_MCKOE)) { + if (I2S_CH_LEN_16BIT != READ_REG32_BIT(I2Sx->CFGR, I2S_CFGR_CHLEN)) { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U * 4U)) * 10U) / u32Freq) + 5U; + } else { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U * 8U)) * 10U) / u32Freq) + 5U; + } + } else { + u32Temp = (((u32I2sClk / (u32ChWidth * 2U)) * 10U) / u32Freq) + 5U; + } + u32Temp = u32Temp / 10U; + u32I2sOdd = u32Temp & 0x01U; + u32I2sDiv = (u32Temp - u32I2sOdd) / 2U; + } + + if ((u32I2sDiv < 2U) || (u32I2sDiv > 0xFFU)) { + i32Ret = LL_ERR; + } else { + /* Set clock division */ + WRITE_REG32(I2Sx->PR, u32I2sDiv); + MODIFY_REG32(I2Sx->CTRL, I2S_CTRL_ODD, (u32I2sOdd << I2S_CTRL_ODD_POS)); + } + + return i32Ret; +} + +/** + * @brief Enable or disable MCK clock output. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2S_MCKOutputCmd(CM_I2S_TypeDef *I2Sx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(I2Sx->CTRL, I2S_CTRL_MCKOE); + } else { + CLR_REG32_BIT(I2Sx->CTRL, I2S_CTRL_MCKOE); + } +} + +/** + * @brief Enable or disable the function of I2S. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Func I2S function + * This parameter can be one or any combination of the following values: + * @arg I2S_FUNC_TX: Transfer function + * @arg I2S_FUNC_RX: Receive function + * @arg I2S_FUNC_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2S_FuncCmd(CM_I2S_TypeDef *I2Sx, uint32_t u32Func, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_FUNC(u32Func)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(I2Sx->CTRL, u32Func); + } else { + CLR_REG32_BIT(I2Sx->CTRL, u32Func); + } +} + +/** + * @brief I2S send data. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Data Send data + * @retval None + */ +void I2S_WriteData(CM_I2S_TypeDef *I2Sx, uint32_t u32Data) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + + WRITE_REG32(I2Sx->TXBUF, u32Data); +} + +/** + * @brief I2S receive data. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @retval uint32_t Receive data + */ +uint32_t I2S_ReadData(const CM_I2S_TypeDef *I2Sx) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + + return READ_REG32(I2Sx->RXBUF); +} + +/** + * @brief I2S transmit data in polling mode. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] pvTxBuf The pointer to data transmitted buffer + * @param [in] u32Len Data length + * @param [in] u32Timeout Transfer timeout(ms) + * @retval int32_t: + * - LL_OK: Transmit data success + * - LL_ERR_INVD_PARAM: Invalid parameter + * - LL_ERR_TIMEOUT: Transmission timeout + */ +int32_t I2S_Trans(CM_I2S_TypeDef *I2Sx, const void *pvTxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + uint32_t u32DataWidth; + + if ((NULL == pvTxBuf) || (0UL == u32Len)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + u32DataWidth = READ_REG32_BIT(I2Sx->CFGR, I2S_CFGR_DATLEN); + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + DDL_ASSERT(IS_ADDR_ALIGN_HALFWORD(&((const uint16_t *)pvTxBuf)[0])); + } else { + DDL_ASSERT(IS_ADDR_ALIGN_WORD(&((const uint32_t *)pvTxBuf)[0])); + } + + for (i = 0UL; i < u32Len; i++) { + i32Ret = I2S_WaitStatus(I2Sx, I2S_FLAG_TX_FULL, RESET, u32Timeout); + if (LL_OK != i32Ret) { + break; + } + + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + WRITE_REG32(I2Sx->TXBUF, ((const uint16_t *)pvTxBuf)[i]); + } else { + WRITE_REG32(I2Sx->TXBUF, ((const uint32_t *)pvTxBuf)[i]); + } + } + } + + return i32Ret; +} + +/** + * @brief I2S receive data in polling mode. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] pvRxBuf The pointer to data received buffer + * @param [in] u32Len Data length + * @param [in] u32Timeout Transfer timeout(ms) + * @retval int32_t: + * - LL_OK: Receive data success + * - LL_ERR_INVD_PARAM: Invalid parameter + * - LL_ERR_TIMEOUT: Transmission timeout + */ +int32_t I2S_Receive(const CM_I2S_TypeDef *I2Sx, void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + uint32_t u32DataWidth; + uint32_t u32Temp; + + if ((NULL == pvRxBuf) || (0UL == u32Len)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + + u32DataWidth = READ_REG32_BIT(I2Sx->CFGR, I2S_CFGR_DATLEN); + if (((I2S_DATA_LEN_16BIT == u32DataWidth) && IS_ADDR_ALIGN_HALFWORD(&((const uint16_t *)pvRxBuf)[0])) || + (IS_ADDR_ALIGN_WORD(&((const uint32_t *)pvRxBuf)[0]))) { + for (i = 0UL; i < u32Len; i++) { + i32Ret = I2S_WaitStatus(I2Sx, I2S_FLAG_RX_EMPTY, RESET, u32Timeout); + if (LL_OK != i32Ret) { + break; + } + + u32Temp = READ_REG32(I2Sx->RXBUF); + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + ((uint16_t *)pvRxBuf)[i] = (uint16_t)(u32Temp & 0xFFFFUL); + } else if (I2S_DATA_LEN_24BIT == u32DataWidth) { + ((uint32_t *)pvRxBuf)[i] = u32Temp & 0xFFFFFFUL; + } else { + ((uint32_t *)pvRxBuf)[i] = u32Temp; + } + } + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + } + + return i32Ret; +} + +/** + * @brief I2S transmit and receive data in polling mode. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] pvTxBuf The pointer to data transmitted buffer + * @param [in] pvRxBuf The pointer to data received buffer + * @param [in] u32Len Data length + * @param [in] u32Timeout Transfer timeout(ms) + * @retval int32_t: + * - LL_OK: Receive data success + * - LL_ERR_INVD_PARAM: Invalid parameter + * - LL_ERR_TIMEOUT: Transmission timeout + */ +int32_t I2S_TransReceive(CM_I2S_TypeDef *I2Sx, const void *pvTxBuf, + void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + int32_t i32Ret; + uint32_t u32TxCnt = 0U; + uint32_t u32RxCnt = 0U; + uint32_t u32DataWidth; + uint32_t u32Temp; + uint8_t u8BreakFlag = 0U; + + if ((NULL == pvTxBuf) || (NULL == pvRxBuf) || (0UL == u32Len)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + + u32DataWidth = READ_REG32_BIT(I2Sx->CFGR, I2S_CFGR_DATLEN); + if (((I2S_DATA_LEN_16BIT == u32DataWidth) && IS_ADDR_ALIGN_HALFWORD(&((const uint16_t *)pvTxBuf)[0]) && IS_ADDR_ALIGN_HALFWORD(&((const uint16_t *)pvRxBuf)[0])) || + (IS_ADDR_ALIGN_WORD(&((const uint32_t *)pvTxBuf)[0]) && IS_ADDR_ALIGN_WORD(&((const uint32_t *)pvRxBuf)[0]))) { + i32Ret = I2S_WaitStatus(I2Sx, I2S_FLAG_TX_FULL, RESET, u32Timeout); + if (LL_OK == i32Ret) { + /* Preload data */ + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + WRITE_REG32(I2Sx->TXBUF, ((const uint16_t *)pvTxBuf)[u32TxCnt]); + } else { + WRITE_REG32(I2Sx->TXBUF, ((const uint32_t *)pvTxBuf)[u32TxCnt]); + } + u32TxCnt++; + + for (;;) { + /* Transmit data */ + if (u32TxCnt < u32Len) { + i32Ret = I2S_WaitStatus(I2Sx, I2S_FLAG_TX_FULL, RESET, u32Timeout); + if (LL_OK != i32Ret) { + u8BreakFlag = 1U; + } else { + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + WRITE_REG32(I2Sx->TXBUF, ((const uint16_t *)pvTxBuf)[u32TxCnt]); + } else { + WRITE_REG32(I2Sx->TXBUF, ((const uint32_t *)pvTxBuf)[u32TxCnt]); + } + u32TxCnt++; + } + } + /* Receive data */ + if ((1U != u8BreakFlag) && (u32RxCnt < u32Len)) { + i32Ret = I2S_WaitStatus(I2Sx, I2S_FLAG_RX_EMPTY, RESET, u32Timeout); + if (LL_OK != i32Ret) { + u8BreakFlag = 1U; + } else { + u32Temp = READ_REG32(I2Sx->RXBUF); + if (I2S_DATA_LEN_16BIT == u32DataWidth) { + ((uint16_t *)pvRxBuf)[u32RxCnt] = (uint16_t)(u32Temp & 0xFFFFUL); + } else if (I2S_DATA_LEN_24BIT == u32DataWidth) { + ((uint32_t *)pvRxBuf)[u32RxCnt] = u32Temp & 0xFFFFFFUL; + } else { + ((uint32_t *)pvRxBuf)[u32RxCnt] = u32Temp; + } + u32RxCnt++; + } + } + + /* Complete the transmission */ + if ((1U == u8BreakFlag) || ((u32Len == u32TxCnt) && (u32Len == u32RxCnt))) { + break; + } + } + } + } else { + i32Ret = LL_ERR_INVD_PARAM; + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable specified I2S interrupt. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32IntType Interrupt type + * This parameter can be one or any combination of the following values: + * @arg I2S_INT_TX: Transfer interrupt + * @arg I2S_INT_RX: Receive interrupt + * @arg I2S_INT_ERR: Communication error interrupt + * @arg I2S_INT_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void I2S_IntCmd(CM_I2S_TypeDef *I2Sx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(I2Sx->CTRL, u32IntType); + } else { + CLR_REG32_BIT(I2Sx->CTRL, u32IntType); + } +} + +/** + * @brief Get I2S flag status. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Flag I2S flag type + * This parameter can be one or any combination of the following values: + * @arg I2S_FLAG_TX_ALARM: Transfer buffer alarm flag + * @arg I2S_FLAG_RX_ALARM: Receive buffer alarm flag + * @arg I2S_FLAG_TX_EMPTY: Transfer buffer empty flag + * @arg I2S_FLAG_TX_FULL: Transfer buffer full flag + * @arg I2S_FLAG_RX_EMPTY: Receive buffer empty flag + * @arg I2S_FLAG_RX_FULL: Receive buffer full flag + * @arg I2S_FLAG_TX_ERR: Transfer overflow or underflow flag + * @arg I2S_FLAG_RX_ERR: Receive overflow flag + * @arg I2S_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t I2S_GetStatus(const CM_I2S_TypeDef *I2Sx, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + uint32_t u32NormalFlag; + uint32_t u32ErrorFlag; + + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_FLAG(u32Flag)); + + u32NormalFlag = u32Flag & 0xFFFFUL; + u32ErrorFlag = u32Flag >> 16U; + if (0UL != u32NormalFlag) { + if (0UL != (READ_REG32_BIT(I2Sx->SR, u32NormalFlag))) { + enFlagSta = SET; + } + } + if ((RESET == enFlagSta) && (0UL != u32ErrorFlag)) { + if (0UL != (READ_REG32_BIT(I2Sx->ER, u32ErrorFlag))) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Clear I2S flag. + * @param [in] I2Sx Pointer to I2S unit instance + * This parameter can be one of the following values: + * @arg CM_I2Sx: I2S unit instance + * @param [in] u32Flag I2S flag type + * This parameter can be one or any combination of the following values: + * @arg I2S_FLAG_TX_ERR: Transfer overflow or underflow flag + * @arg I2S_FLAG_RX_ERR: Receive overflow flag + * @arg I2S_FLAG_CLR_ALL: All of the above + * @retval None + */ +void I2S_ClearStatus(CM_I2S_TypeDef *I2Sx, uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_I2S_UNIT(I2Sx)); + DDL_ASSERT(IS_I2S_CLR_FLAG(u32Flag)); + + CLR_REG32_BIT(I2Sx->ER, u32Flag); +} + +/** + * @} + */ + +#endif /* LL_I2S_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_icg.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_icg.c new file mode 100644 index 00000000..32b40a2a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_icg.c @@ -0,0 +1,138 @@ +/** + ******************************************************************************* + * @file hc32_ll_icg.c + * @brief This file provides firmware functions to manage the Initial + * Configuration(ICG). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_icg.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_ICG ICG + * @brief Initial Configuration Driver Library + * @{ + */ + +#if (LL_ICG_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup ICG_Local_Macros ICG Local Macros + * @{ + */ + +/** + * @brief ICG Start Address + */ +#define ICG_START_ADDR 0x400 +#define ICG_START_ADDR_AC6 ".ARM.__at_0x400" + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @brief ICG parameters configuration + */ +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) +const uint32_t u32ICGValue[] __attribute__((section(ICG_START_ADDR_AC6))) = +#elif defined (__GNUC__) && !defined (__CC_ARM) +const uint32_t u32ICGValue[] __attribute__((section(".icg_sec"))) = +#elif defined (__CC_ARM) +const uint32_t u32ICGValue[] __attribute__((at(ICG_START_ADDR))) = +#elif defined (__ICCARM__) +#pragma location = ICG_START_ADDR +__root static const uint32_t u32ICGValue[] = +#else +#error "unsupported compiler!!" +#endif +{ + /* ICG 0~1 */ + ICG_REG_CFG0_CONST, + ICG_REG_CFG1_CONST, + /* ICG 2~3 */ + ICG_REG_CFG2_CONST, + ICG_REG_CFG3_CONST, + /* Reserved 0~3 */ + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + /* Reserved 4~7 */ + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + /* Reserved 8~11 */ + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + /* Reserved 12~15 */ + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + /* Reserved 16~19 */ + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, + ICG_REG_RESV_CONST, +}; + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +#endif /* LL_ICG_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_interrupts.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_interrupts.c new file mode 100644 index 00000000..f9a27f47 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_interrupts.c @@ -0,0 +1,1821 @@ +/** + ******************************************************************************* + * @file hc32_ll_interrupts.c + * @brief This file provides firmware functions to manage the Interrupt Controller + * (INTC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_interrupts.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_INTERRUPTS INTERRUPTS + * @brief INTC Driver Library + * @{ + */ + +#if (LL_INTERRUPTS_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup INTC_Local_Macros INTC Local Macros + * @{ + */ +/** + * @brief Maximum IRQ handler number + */ +#define IRQ_NUM_MAX (128U) +#define IRQn_MIN (INT000_IRQn) +#define IRQn_MAX (INT127_IRQn) +#define IRQn_OFFSET (0U) +#define EXTINT_CH_NUM_MAX (16U) +#define EIRQCFR_REG (CM_INTC->EIRQCFR) +#define NMICFR_REG (CM_INTC->NMICFR) +#define INTSEL_REG (uint32_t)(&CM_INTC->SEL0) +#define INTSEL_RST_VALUE (0x1FFUL) +#define IRQ_GRP_MOD (32UL) +#define IRQ_GRP_NUM (6UL) +#define IRQ_GRP_LOW (32UL) +#define IRQ_GRP_HIGH (37UL) +#define IRQ_GRP_BASE (32UL) + +/** + * @defgroup INTC_Check_Parameters_Validity INTC Check Parameters Validity + * @{ + */ +/*! Parameter validity check for wakeup source from stop mode. */ +#define IS_INTC_WKUP_SRC(src) \ +( ((src) != 0x00UL) && \ + (((src) | INTC_WUPEN_ALL) == INTC_WUPEN_ALL)) + +/*! Parameter validity check for event index. */ +#define IS_INTC_EVT(event) \ +( ((event) != 0x00UL) && \ + (((event) | INTC_EVT_ALL) == INTC_EVT_ALL)) + +/*! Parameter validity check for interrupt index. */ +#define IS_INTC_INT(it) \ +( ((it) != 0x00UL) && \ + (((it) | INTC_INT_ALL) == INTC_INT_ALL)) + +/*! Parameter validity check for software interrupt index. */ +#define IS_INTC_SWI(swi) \ +( ((swi) != 0x00UL) && \ + (((swi) | SWINT_ALL) == SWINT_ALL)) + +/*! Parameter validity check for NMI trigger source. */ +#define IS_NMI_SRC(src) \ +( ((src) != 0x00UL) && \ + (((src) | NMI_SRC_ALL) == NMI_SRC_ALL)) + +/*! Parameter validity check for EXTINT filter A function. */ +#define IS_EXTINT_FAE(fae) \ +( ((fae) == EXTINT_FILTER_OFF) || \ + ((fae) == EXTINT_FILTER_ON)) + +/*! Parameter validity check for EXTINT filter A clock division. */ +#define IS_EXTINT_FACLK(faclk) \ +( ((faclk) == EXTINT_FCLK_DIV1) || \ + ((faclk) == EXTINT_FCLK_DIV8) || \ + ((faclk) == EXTINT_FCLK_DIV32) || \ + ((faclk) == EXTINT_FCLK_DIV64)) + +/*! Parameter validity check for EXTINT filter B function. */ +#define IS_NMI_EXTINT_FBE(fbe) \ +( ((fbe) == NMI_EXTINT_FILTER_B_OFF) || \ + ((fbe) == NMI_EXTINT_FILTER_B_ON)) + +/*! Parameter validity check for EXTINT filter B time. */ +#define IS_NMI_EXTINT_FBTIME(fbtime) \ +( ((fbtime) == NMI_EXTINT_FCLK_B_500NS) || \ + ((fbtime) == NMI_EXTINT_FCLK_B_1US) || \ + ((fbtime) == NMI_EXTINT_FCLK_B_2US) || \ + ((fbtime) == NMI_EXTINT_FCLK_B_4US)) + +/*! Parameter validity check for EXTINT trigger edge. */ +#define IS_EXTINT_TRIG(trigger) \ +( ((trigger) == EXTINT_TRIG_LOW) || \ + ((trigger) == EXTINT_TRIG_RISING) || \ + ((trigger) == EXTINT_TRIG_FALLING) || \ + ((trigger) == EXTINT_TRIG_BOTH)) + +/*! Parameter validity check for EXTINT channel. */ +#define IS_EXTINT_CH(ch) \ +( ((ch) != 0x00UL) && \ + (((ch) | EXTINT_CH_ALL) == EXTINT_CH_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +/** + * @defgroup INTC_Local_Variable INTC Local Variable + * @{ + */ +static func_ptr_t m_apfnIrqHandler[IRQ_NUM_MAX] = {NULL}; +/** + * @} + */ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup INTC_Global_Functions INTC Global Functions + * @{ + */ +/** + * @brief IRQ sign in function + * @param [in] pstcIrqSignConfig: pointer of IRQ registration structure + * @arg enIntSrc: can be any value @ref en_int_src_t + * @arg enIRQn: can be any value from IRQn_MIN ~ IRQn_MAX for different product + * @arg pfnCallback: Callback function + * @retval int32_t: + * - LL_OK: IRQ register successfully + * - LL_ERR_INVD_PARAM: IRQ No. and Peripheral Int source are not match; NULL pointer. + * - LL_ERR_UNINIT: Specified IRQ entry was signed before. + */ +int32_t INTC_IrqSignIn(const stc_irq_signin_config_t *pstcIrqSignConfig) +{ + __IO uint32_t *INTC_SELx; + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcIrqSignConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(pstcIrqSignConfig->enIntSrc <= INT_SRC_MAX); + /* IRQ032~127 whether out of range */ + if ((((((uint32_t)pstcIrqSignConfig->enIntSrc / IRQ_GRP_MOD) * IRQ_GRP_NUM + IRQ_GRP_LOW) > \ + (uint32_t)pstcIrqSignConfig->enIRQn) || \ + ((((uint32_t)pstcIrqSignConfig->enIntSrc / IRQ_GRP_MOD) * IRQ_GRP_NUM + IRQ_GRP_HIGH) < \ + (uint32_t)pstcIrqSignConfig->enIRQn)) && \ + ((uint32_t)pstcIrqSignConfig->enIRQn >= IRQ_GRP_BASE)) { + i32Ret = LL_ERR_INVD_PARAM; + } + + else { + INTC_SELx = (__IO uint32_t *)(INTSEL_REG + (4U * (uint32_t)(pstcIrqSignConfig->enIRQn))); + /* for MISRAC2004-12.4 */ + if (INTSEL_RST_VALUE == ((*INTC_SELx) & INTSEL_RST_VALUE)) { + WRITE_REG32(*INTC_SELx, pstcIrqSignConfig->enIntSrc); + m_apfnIrqHandler[pstcIrqSignConfig->enIRQn] = pstcIrqSignConfig->pfnCallback; + } else if ((uint32_t)(pstcIrqSignConfig->enIntSrc) == ((*INTC_SELx) & INTSEL_RST_VALUE)) { + //WRITE_REG32(*INTC_SELx, pstcIrqSignConfig->enIntSrc); + m_apfnIrqHandler[pstcIrqSignConfig->enIRQn] = pstcIrqSignConfig->pfnCallback; + } else { + i32Ret = LL_ERR_UNINIT; + } + } + } + return i32Ret; +} + +/** + * @brief IRQ sign out function + * @param [in] enIRQn: can be any value from IRQn_MIN ~ IRQn_MAX for different product + * @retval int32_t: + * - LL_OK: IRQ sign out successfully + * - LL_ERR_INVD_PARAM: IRQ No. is out of range + */ +int32_t INTC_IrqSignOut(IRQn_Type enIRQn) +{ + __IO uint32_t *INTC_SELx; + int32_t i32Ret = LL_OK; + + if ((enIRQn < IRQn_MIN) || (enIRQn > IRQn_MAX)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + INTC_SELx = (__IO uint32_t *)(INTSEL_REG + (4UL * (uint32_t)enIRQn)); + WRITE_REG32(*INTC_SELx, INTSEL_RST_VALUE); + m_apfnIrqHandler[(uint8_t)enIRQn - IRQn_OFFSET] = NULL; + } + return i32Ret; +} + +/** + * @brief Stop mode wake-up source configure + * @param [in] u32WakeupSrc: Wake-up source, @ref INTC_Stop_Wakeup_Source_Sel for details + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void INTC_WakeupSrcCmd(uint32_t u32WakeupSrc, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_INTC_WKUP_SRC(u32WakeupSrc)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_INTC->WUPEN, u32WakeupSrc); + } else { + CLR_REG32_BIT(CM_INTC->WUPEN, u32WakeupSrc); + } +} + +/** + * @brief Event or Interrupt output configure + * @param [in] u32Event: Event index, @ref INTC_Event_Channel_Sel for details + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void INTC_EventCmd(uint32_t u32Event, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_INTC_EVT(u32Event)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_INTC->EVTER, u32Event); + } else { + CLR_REG32_BIT(CM_INTC->EVTER, u32Event); + } +} + +/** + * @brief Interrupt function configure + * @param [in] u32Int: Interrupt index, @ref INT_Channel_Sel for details + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void INTC_IntCmd(uint32_t u32Int, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_INTC_INT(u32Int)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_INTC->IER, u32Int); + } else { + CLR_REG32_BIT(CM_INTC->IER, u32Int); + } +} + +/** + * @brief Software Interrupt initialize function + * @param [in] u32Ch: Software Interrupt channel, @ref SWINT_Channel_Sel for details + * @param [in] pfnCallback: Callback function + * @param [in] u32Priority: Software interrupt priority + * @retval None + */ +void INTC_SWIntInit(uint32_t u32Ch, const func_ptr_t pfnCallback, uint32_t u32Priority) +{ + stc_irq_signin_config_t stcIrqSignConfig; + + stcIrqSignConfig.enIRQn = (IRQn_Type)(__CLZ(__RBIT(u32Ch))); + stcIrqSignConfig.enIntSrc = (en_int_src_t)(__CLZ(__RBIT(u32Ch))); + /* Callback function */ + stcIrqSignConfig.pfnCallback = pfnCallback; + (void)INTC_IrqSignIn(&stcIrqSignConfig); + + NVIC_ClearPendingIRQ(stcIrqSignConfig.enIRQn); + NVIC_SetPriority(stcIrqSignConfig.enIRQn, u32Priority); + NVIC_EnableIRQ(stcIrqSignConfig.enIRQn); +} + +/** + * @brief Software Interrupt function configure + * @param [in] u32SWInt: Software Interrupt channel, @ref SWINT_Channel_Sel for details + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void INTC_SWIntCmd(uint32_t u32SWInt, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_INTC_SWI(u32SWInt)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_INTC->SWIER, u32SWInt); + } else { + CLR_REG32_BIT(CM_INTC->SWIER, u32SWInt); + } +} + +/** + * @brief Initialize NMI. Fill each pstcNmiInit with default value + * @param [in] pstcNmiInit: Pointer to a stc_nmi_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: NMI structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t NMI_StructInit(stc_nmi_init_t *pstcNmiInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcNmiInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcNmiInit->u32Src = 0UL; + } + return i32Ret; +} + +/** + * @brief Initialize NMI. + * @param [in] pstcNmiInit: Pointer to a pstcNmiInit structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: NMI initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t NMI_Init(const stc_nmi_init_t *pstcNmiInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcNmiInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameter validity checking */ + DDL_ASSERT(IS_NMI_SRC(pstcNmiInit->u32Src)); + /* Clear all NMI trigger source before set */ + WRITE_REG32(NMICFR_REG, NMI_SRC_ALL); + + /* NMI trigger source configure */ + WRITE_REG32(CM_INTC->NMIENR, pstcNmiInit->u32Src); + + } + return i32Ret; +} + +/** + * @brief Get NMI trigger source + * @param [in] u32Src: NMI trigger source, @ref NMI_TriggerSrc_Sel for details + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t NMI_GetNmiStatus(uint32_t u32Src) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_NMI_SRC(u32Src)); + + return (((READ_REG32(CM_INTC->NMIFR) & u32Src)) != 0UL) ? SET : RESET; +} + +/** + * @brief Set NMI trigger source + * @param [in] u32Src: NMI trigger source, @ref NMI_TriggerSrc_Sel for details + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval None + */ +void NMI_NmiSrcCmd(uint32_t u32Src, en_functional_state_t enNewState) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_NMI_SRC(u32Src)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_INTC->NMIENR, u32Src); + } else { + CLR_REG32_BIT(CM_INTC->NMIENR, u32Src); + } +} + +/** + * @brief Clear specified NMI trigger source + * @param [in] u32Src: NMI trigger source, @ref NMI_TriggerSrc_Sel for diff. MCU in details + * @retval None + */ +void NMI_ClearNmiStatus(uint32_t u32Src) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_NMI_SRC(u32Src)); + + SET_REG32_BIT(NMICFR_REG, u32Src); +} + +/** + * @brief Initialize External interrupt. + * @param [in] u32Ch: ExtInt channel. + * @param [in] pstcExtIntInit: Pointer to a stc_extint_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: EXTINT initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EXTINT_Init(uint32_t u32Ch, const stc_extint_init_t *pstcExtIntInit) +{ + uint8_t u8ExtIntPos; + int32_t i32Ret = LL_OK; + uint32_t EIRQCRVal; + __IO uint32_t *EIRQCRx; + + /* Check if pointer is NULL */ + if (NULL == pstcExtIntInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Parameter validity checking */ + DDL_ASSERT(IS_EXTINT_CH(u32Ch)); + DDL_ASSERT(IS_EXTINT_FAE(pstcExtIntInit->u32Filter)); + DDL_ASSERT(IS_EXTINT_FACLK(pstcExtIntInit->u32FilterClock)); + DDL_ASSERT(IS_EXTINT_TRIG(pstcExtIntInit->u32Edge)); + DDL_ASSERT(IS_NMI_EXTINT_FBE(pstcExtIntInit->u32FilterB)); + DDL_ASSERT(IS_NMI_EXTINT_FBTIME(pstcExtIntInit->u32FilterBClock)); + for (u8ExtIntPos = 0U; u8ExtIntPos < EXTINT_CH_NUM_MAX; u8ExtIntPos++) { + if (0UL != (u32Ch & (1UL << u8ExtIntPos))) { + EIRQCRVal = pstcExtIntInit->u32Filter | pstcExtIntInit->u32FilterClock | \ + pstcExtIntInit->u32Edge; + EIRQCRVal |= pstcExtIntInit->u32FilterB; + WRITE_REG32(CM_INTC->NOCCR, pstcExtIntInit->u32FilterBClock); + EIRQCRx = (__IO uint32_t *)((uint32_t)&CM_INTC->EIRQCR0 + 4UL * u8ExtIntPos); + WRITE_REG32(*EIRQCRx, EIRQCRVal); + } + } + } + return i32Ret; +} + +/** + * @brief Initialize ExtInt. Fill each pstcExtIntInit with default value + * @param [in] pstcExtIntInit: Pointer to a stc_extint_init_t structure + * that contains configuration information. + * @retval int32_t: + * - LL_OK: EXTINT structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t EXTINT_StructInit(stc_extint_init_t *pstcExtIntInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcExtIntInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Configure to default value */ + pstcExtIntInit->u32Filter = EXTINT_FILTER_OFF; + pstcExtIntInit->u32FilterClock = EXTINT_FCLK_DIV1; + pstcExtIntInit->u32Edge = EXTINT_TRIG_FALLING; + pstcExtIntInit->u32FilterB = NMI_EXTINT_FILTER_B_OFF; + pstcExtIntInit->u32FilterBClock = NMI_EXTINT_FCLK_B_500NS; + } + return i32Ret; +} + +/** + * @brief Clear specified External interrupt trigger source + * @param [in] u32ExtIntCh: External interrupt channel, @ref EXTINT_Channel_Sel for details + * @retval None + */ +void EXTINT_ClearExtIntStatus(uint32_t u32ExtIntCh) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_EXTINT_CH(u32ExtIntCh)); + + SET_REG32_BIT(EIRQCFR_REG, u32ExtIntCh); +} + +/** + * @brief Get specified External interrupt trigger source + * @param [in] u32ExtIntCh: External interrupt channel, @ref EXTINT_Channel_Sel for details + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EXTINT_GetExtIntStatus(uint32_t u32ExtIntCh) +{ + /* Parameter validity checking */ + DDL_ASSERT(IS_EXTINT_CH(u32ExtIntCh)); + + return ((READ_REG16(CM_INTC->EIRQFR) & u32ExtIntCh) != 0U) ? SET : RESET; +} + +/** + * @brief Interrupt No.000 IRQ handler + * @param None + * @retval None + */ +void IRQ000_Handler(void) +{ + m_apfnIrqHandler[INT000_IRQn](); +} + +/** + * @brief Interrupt No.001 IRQ handler + * @param None + * @retval None + */ +void IRQ001_Handler(void) +{ + m_apfnIrqHandler[INT001_IRQn](); +} + +/** + * @brief Interrupt No.002 IRQ handler + * @param None + * @retval None + */ +void IRQ002_Handler(void) +{ + m_apfnIrqHandler[INT002_IRQn](); +} + +/** + * @brief Interrupt No.003 IRQ handler + * @param None + * @retval None + */ +void IRQ003_Handler(void) +{ + m_apfnIrqHandler[INT003_IRQn](); +} + +/** + * @brief Interrupt No.004 IRQ handler + * @param None + * @retval None + */ +void IRQ004_Handler(void) +{ + m_apfnIrqHandler[INT004_IRQn](); +} + +/** + * @brief Interrupt No.005 IRQ handler + * @param None + * @retval None + */ +void IRQ005_Handler(void) +{ + m_apfnIrqHandler[INT005_IRQn](); +} + +/** + * @brief Interrupt No.006 IRQ handler + * @param None + * @retval None + */ +void IRQ006_Handler(void) +{ + m_apfnIrqHandler[INT006_IRQn](); +} + +/** + * @brief Interrupt No.007 IRQ handler + * @param None + * @retval None + */ +void IRQ007_Handler(void) +{ + m_apfnIrqHandler[INT007_IRQn](); +} + +/** + * @brief Interrupt No.008 IRQ handler + * @param None + * @retval None + */ +void IRQ008_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT008_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.009 IRQ handler + * @param None + * @retval None + */ +void IRQ009_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT009_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.010 IRQ handler + * @param None + * @retval None + */ +void IRQ010_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT010_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.011 IRQ handler + * @param None + * @retval None + */ +void IRQ011_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT011_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.012 IRQ handler + * @param None + * @retval None + */ +void IRQ012_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT012_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.013 IRQ handler + * @param None + * @retval None + */ +void IRQ013_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT013_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.014 IRQ handler + * @param None + * @retval None + */ +void IRQ014_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT014_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.015 IRQ handler + * @param None + * @retval None + */ +void IRQ015_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT015_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.016 IRQ handler + * @param None + * @retval None + */ +void IRQ016_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT016_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.017 IRQ handler + * @param None + * @retval None + */ +void IRQ017_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT017_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.018 IRQ handler + * @param None + * @retval None + */ +void IRQ018_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT018_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.019 IRQ handler + * @param None + * @retval None + */ +void IRQ019_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT019_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.020 IRQ handler + * @param None + * @retval None + */ +void IRQ020_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT020_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.021 IRQ handler + * @param None + * @retval None + */ +void IRQ021_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT021_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.022 IRQ handler + * @param None + * @retval None + */ +void IRQ022_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT022_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.023 IRQ handler + * @param None + * @retval None + */ +void IRQ023_Handler(void) +{ + m_apfnIrqHandler[(uint32_t)INT023_IRQn - IRQn_OFFSET](); +} + +/** + * @brief Interrupt No.024 IRQ handler + * @param None + * @retval None + */ +void IRQ024_Handler(void) +{ + m_apfnIrqHandler[INT024_IRQn](); +} + +/** + * @brief Interrupt No.025 IRQ handler + * @param None + * @retval None + */ +void IRQ025_Handler(void) +{ + m_apfnIrqHandler[INT025_IRQn](); +} + +/** + * @brief Interrupt No.026 IRQ handler + * @param None + * @retval None + */ +void IRQ026_Handler(void) +{ + m_apfnIrqHandler[INT026_IRQn](); +} + +/** + * @brief Interrupt No.027 IRQ handler + * @param None + * @retval None + */ +void IRQ027_Handler(void) +{ + m_apfnIrqHandler[INT027_IRQn](); +} + +/** + * @brief Interrupt No.028 IRQ handler + * @param None + * @retval None + */ +void IRQ028_Handler(void) +{ + m_apfnIrqHandler[INT028_IRQn](); +} + +/** + * @brief Interrupt No.029 IRQ handler + * @param None + * @retval None + */ +void IRQ029_Handler(void) +{ + m_apfnIrqHandler[INT029_IRQn](); +} + +/** + * @brief Interrupt No.030 IRQ handler + * @param None + * @retval None + */ +void IRQ030_Handler(void) +{ + m_apfnIrqHandler[INT030_IRQn](); +} + +/** + * @brief Interrupt No.031 IRQ handler + * @param None + * @retval None + */ +void IRQ031_Handler(void) +{ + m_apfnIrqHandler[INT031_IRQn](); +} + +/** + * @brief Interrupt No.032 IRQ handler + * @param None + * @retval None + */ +void IRQ032_Handler(void) +{ + m_apfnIrqHandler[INT032_IRQn](); +} + +/** + * @brief Interrupt No.033 IRQ handler + * @param None + * @retval None + */ +void IRQ033_Handler(void) +{ + m_apfnIrqHandler[INT033_IRQn](); +} + +/** + * @brief Interrupt No.034 IRQ handler + * @param None + * @retval None + */ +void IRQ034_Handler(void) +{ + m_apfnIrqHandler[INT034_IRQn](); +} + +/** + * @brief Interrupt No.035 IRQ handler + * @param None + * @retval None + */ +void IRQ035_Handler(void) +{ + m_apfnIrqHandler[INT035_IRQn](); +} + +/** + * @brief Interrupt No.036 IRQ handler + * @param None + * @retval None + */ +void IRQ036_Handler(void) +{ + m_apfnIrqHandler[INT036_IRQn](); +} + +/** + * @brief Interrupt No.037 IRQ handler + * @param None + * @retval None + */ +void IRQ037_Handler(void) +{ + m_apfnIrqHandler[INT037_IRQn](); +} + +/** + * @brief Interrupt No.038 IRQ handler + * @param None + * @retval None + */ +void IRQ038_Handler(void) +{ + m_apfnIrqHandler[INT038_IRQn](); +} + +/** + * @brief Interrupt No.039 IRQ handler + * @param None + * @retval None + */ +void IRQ039_Handler(void) +{ + m_apfnIrqHandler[INT039_IRQn](); +} + +/** + * @brief Interrupt No.040 IRQ handler + * @param None + * @retval None + */ +void IRQ040_Handler(void) +{ + m_apfnIrqHandler[INT040_IRQn](); +} + +/** + * @brief Interrupt No.041 IRQ handler + * @param None + * @retval None + */ +void IRQ041_Handler(void) +{ + m_apfnIrqHandler[INT041_IRQn](); +} + +/** + * @brief Interrupt No.042 IRQ handler + * @param None + * @retval None + */ +void IRQ042_Handler(void) +{ + m_apfnIrqHandler[INT042_IRQn](); +} + +/** + * @brief Interrupt No.043 IRQ handler + * @param None + * @retval None + */ +void IRQ043_Handler(void) +{ + m_apfnIrqHandler[INT043_IRQn](); +} + +/** + * @brief Interrupt No.044 IRQ handler + * @param None + * @retval None + */ +void IRQ044_Handler(void) +{ + m_apfnIrqHandler[INT044_IRQn](); +} + +/** + * @brief Interrupt No.045 IRQ handler + * @param None + * @retval None + */ +void IRQ045_Handler(void) +{ + m_apfnIrqHandler[INT045_IRQn](); +} + +/** + * @brief Interrupt No.046 IRQ handler + * @param None + * @retval None + */ +void IRQ046_Handler(void) +{ + m_apfnIrqHandler[INT046_IRQn](); +} + +/** + * @brief Interrupt No.047 IRQ handler + * @param None + * @retval None + */ +void IRQ047_Handler(void) +{ + m_apfnIrqHandler[INT047_IRQn](); +} + +/** + * @brief Interrupt No.048 IRQ handler + * @param None + * @retval None + */ +void IRQ048_Handler(void) +{ + m_apfnIrqHandler[INT048_IRQn](); +} + +/** + * @brief Interrupt No.049 IRQ handler + * @param None + * @retval None + */ +void IRQ049_Handler(void) +{ + m_apfnIrqHandler[INT049_IRQn](); +} + +/** + * @brief Interrupt No.050 IRQ handler + * @param None + * @retval None + */ +void IRQ050_Handler(void) +{ + m_apfnIrqHandler[INT050_IRQn](); +} + +/** + * @brief Interrupt No.051 IRQ handler + * @param None + * @retval None + */ +void IRQ051_Handler(void) +{ + m_apfnIrqHandler[INT051_IRQn](); +} + +/** + * @brief Interrupt No.052 IRQ handler + * @param None + * @retval None + */ +void IRQ052_Handler(void) +{ + m_apfnIrqHandler[INT052_IRQn](); +} + +/** + * @brief Interrupt No.053 IRQ handler + * @param None + * @retval None + */ +void IRQ053_Handler(void) +{ + m_apfnIrqHandler[INT053_IRQn](); +} + +/** + * @brief Interrupt No.054 IRQ handler + * @param None + * @retval None + */ +void IRQ054_Handler(void) +{ + m_apfnIrqHandler[INT054_IRQn](); +} + +/** + * @brief Interrupt No.055 IRQ handler + * @param None + * @retval None + */ +void IRQ055_Handler(void) +{ + m_apfnIrqHandler[INT055_IRQn](); +} + +/** + * @brief Interrupt No.056 IRQ handler + * @param None + * @retval None + */ +void IRQ056_Handler(void) +{ + m_apfnIrqHandler[INT056_IRQn](); +} + +/** + * @brief Interrupt No.057 IRQ handler + * @param None + * @retval None + */ +void IRQ057_Handler(void) +{ + m_apfnIrqHandler[INT057_IRQn](); +} + +/** + * @brief Interrupt No.058 IRQ handler + * @param None + * @retval None + */ +void IRQ058_Handler(void) +{ + m_apfnIrqHandler[INT058_IRQn](); +} + +/** + * @brief Interrupt No.059 IRQ handler + * @param None + * @retval None + */ +void IRQ059_Handler(void) +{ + m_apfnIrqHandler[INT059_IRQn](); +} + +/** + * @brief Interrupt No.060 IRQ handler + * @param None + * @retval None + */ +void IRQ060_Handler(void) +{ + m_apfnIrqHandler[INT060_IRQn](); +} + +/** + * @brief Interrupt No.061 IRQ handler + * @param None + * @retval None + */ +void IRQ061_Handler(void) +{ + m_apfnIrqHandler[INT061_IRQn](); +} + +/** + * @brief Interrupt No.062 IRQ handler + * @param None + * @retval None + */ +void IRQ062_Handler(void) +{ + m_apfnIrqHandler[INT062_IRQn](); +} + +/** + * @brief Interrupt No.063 IRQ handler + * @param None + * @retval None + */ +void IRQ063_Handler(void) +{ + m_apfnIrqHandler[INT063_IRQn](); +} + +/** + * @brief Interrupt No.064 IRQ handler + * @param None + * @retval None + */ +void IRQ064_Handler(void) +{ + m_apfnIrqHandler[INT064_IRQn](); +} + +/** + * @brief Interrupt No.065 IRQ handler + * @param None + * @retval None + */ +void IRQ065_Handler(void) +{ + m_apfnIrqHandler[INT065_IRQn](); +} + +/** + * @brief Interrupt No.066 IRQ handler + * @param None + * @retval None + */ +void IRQ066_Handler(void) +{ + m_apfnIrqHandler[INT066_IRQn](); +} + +/** + * @brief Interrupt No.067 IRQ handler + * @param None + * @retval None + */ +void IRQ067_Handler(void) +{ + m_apfnIrqHandler[INT067_IRQn](); +} + +/** + * @brief Interrupt No.068 IRQ handler + * @param None + * @retval None + */ +void IRQ068_Handler(void) +{ + m_apfnIrqHandler[INT068_IRQn](); +} + +/** + * @brief Interrupt No.069 IRQ handler + * @param None + * @retval None + */ +void IRQ069_Handler(void) +{ + m_apfnIrqHandler[INT069_IRQn](); +} + +/** + * @brief Interrupt No.070 IRQ handler + * @param None + * @retval None + */ +void IRQ070_Handler(void) +{ + m_apfnIrqHandler[INT070_IRQn](); +} + +/** + * @brief Interrupt No.071 IRQ handler + * @param None + * @retval None + */ +void IRQ071_Handler(void) +{ + m_apfnIrqHandler[INT071_IRQn](); +} + +/** + * @brief Interrupt No.072 IRQ handler + * @param None + * @retval None + */ +void IRQ072_Handler(void) +{ + m_apfnIrqHandler[INT072_IRQn](); +} + +/** + * @brief Interrupt No.073 IRQ handler + * @param None + * @retval None + */ +void IRQ073_Handler(void) +{ + m_apfnIrqHandler[INT073_IRQn](); +} + +/** + * @brief Interrupt No.074 IRQ handler + * @param None + * @retval None + */ +void IRQ074_Handler(void) +{ + m_apfnIrqHandler[INT074_IRQn](); +} + +/** + * @brief Interrupt No.075 IRQ handler + * @param None + * @retval None + */ +void IRQ075_Handler(void) +{ + m_apfnIrqHandler[INT075_IRQn](); +} + +/** + * @brief Interrupt No.076 IRQ handler + * @param None + * @retval None + */ +void IRQ076_Handler(void) +{ + m_apfnIrqHandler[INT076_IRQn](); +} + +/** + * @brief Interrupt No.077 IRQ handler + * @param None + * @retval None + */ +void IRQ077_Handler(void) +{ + m_apfnIrqHandler[INT077_IRQn](); +} + +/** + * @brief Interrupt No.078 IRQ handler + * @param None + * @retval None + */ +void IRQ078_Handler(void) +{ + m_apfnIrqHandler[INT078_IRQn](); +} + +/** + * @brief Interrupt No.079 IRQ handler + * @param None + * @retval None + */ +void IRQ079_Handler(void) +{ + m_apfnIrqHandler[INT079_IRQn](); +} + +/** + * @brief Interrupt No.080 IRQ handler + * @param None + * @retval None + */ +void IRQ080_Handler(void) +{ + m_apfnIrqHandler[INT080_IRQn](); +} + +/** + * @brief Interrupt No.081 IRQ handler + * @param None + * @retval None + */ +void IRQ081_Handler(void) +{ + m_apfnIrqHandler[INT081_IRQn](); +} + +/** + * @brief Interrupt No.082 IRQ handler + * @param None + * @retval None + */ +void IRQ082_Handler(void) +{ + m_apfnIrqHandler[INT082_IRQn](); +} + +/** + * @brief Interrupt No.083 IRQ handler + * @param None + * @retval None + */ +void IRQ083_Handler(void) +{ + m_apfnIrqHandler[INT083_IRQn](); +} + +/** + * @brief Interrupt No.084 IRQ handler + * @param None + * @retval None + */ +void IRQ084_Handler(void) +{ + m_apfnIrqHandler[INT084_IRQn](); +} + +/** + * @brief Interrupt No.085 IRQ handler + * @param None + * @retval None + */ +void IRQ085_Handler(void) +{ + m_apfnIrqHandler[INT085_IRQn](); +} + +/** + * @brief Interrupt No.086 IRQ handler + * @param None + * @retval None + */ +void IRQ086_Handler(void) +{ + m_apfnIrqHandler[INT086_IRQn](); +} + +/** + * @brief Interrupt No.087 IRQ handler + * @param None + * @retval None + */ +void IRQ087_Handler(void) +{ + m_apfnIrqHandler[INT087_IRQn](); +} + +/** + * @brief Interrupt No.088 IRQ handler + * @param None + * @retval None + */ +void IRQ088_Handler(void) +{ + m_apfnIrqHandler[INT088_IRQn](); +} + +/** + * @brief Interrupt No.089 IRQ handler + * @param None + * @retval None + */ +void IRQ089_Handler(void) +{ + m_apfnIrqHandler[INT089_IRQn](); +} + +/** + * @brief Interrupt No.090 IRQ handler + * @param None + * @retval None + */ +void IRQ090_Handler(void) +{ + m_apfnIrqHandler[INT090_IRQn](); +} + +/** + * @brief Interrupt No.091 IRQ handler + * @param None + * @retval None + */ +void IRQ091_Handler(void) +{ + m_apfnIrqHandler[INT091_IRQn](); +} + +/** + * @brief Interrupt No.092 IRQ handler + * @param None + * @retval None + */ +void IRQ092_Handler(void) +{ + m_apfnIrqHandler[INT092_IRQn](); +} + +/** + * @brief Interrupt No.093 IRQ handler + * @param None + * @retval None + */ +void IRQ093_Handler(void) +{ + m_apfnIrqHandler[INT093_IRQn](); +} + +/** + * @brief Interrupt No.094 IRQ handler + * @param None + * @retval None + */ +void IRQ094_Handler(void) +{ + m_apfnIrqHandler[INT094_IRQn](); +} + +/** + * @brief Interrupt No.095 IRQ handler + * @param None + * @retval None + */ +void IRQ095_Handler(void) +{ + m_apfnIrqHandler[INT095_IRQn](); +} + +/** + * @brief Interrupt No.096 IRQ handler + * @param None + * @retval None + */ +void IRQ096_Handler(void) +{ + m_apfnIrqHandler[INT096_IRQn](); +} + +/** + * @brief Interrupt No.097 IRQ handler + * @param None + * @retval None + */ +void IRQ097_Handler(void) +{ + m_apfnIrqHandler[INT097_IRQn](); +} + +/** + * @brief Interrupt No.098 IRQ handler + * @param None + * @retval None + */ +void IRQ098_Handler(void) +{ + m_apfnIrqHandler[INT098_IRQn](); +} + +/** + * @brief Interrupt No.099 IRQ handler + * @param None + * @retval None + */ +void IRQ099_Handler(void) +{ + m_apfnIrqHandler[INT099_IRQn](); +} + +/** + * @brief Interrupt No.100 IRQ handler + * @param None + * @retval None + */ +void IRQ100_Handler(void) +{ + m_apfnIrqHandler[INT100_IRQn](); +} + +/** + * @brief Interrupt No.101 IRQ handler + * @param None + * @retval None + */ +void IRQ101_Handler(void) +{ + m_apfnIrqHandler[INT101_IRQn](); +} + +/** + * @brief Interrupt No.102 IRQ handler + * @param None + * @retval None + */ +void IRQ102_Handler(void) +{ + m_apfnIrqHandler[INT102_IRQn](); +} + +/** + * @brief Interrupt No.103 IRQ handler + * @param None + * @retval None + */ +void IRQ103_Handler(void) +{ + m_apfnIrqHandler[INT103_IRQn](); +} + +/** + * @brief Interrupt No.104 IRQ handler + * @param None + * @retval None + */ +void IRQ104_Handler(void) +{ + m_apfnIrqHandler[INT104_IRQn](); +} + +/** + * @brief Interrupt No.105 IRQ handler + * @param None + * @retval None + */ +void IRQ105_Handler(void) +{ + m_apfnIrqHandler[INT105_IRQn](); +} + +/** + * @brief Interrupt No.106 IRQ handler + * @param None + * @retval None + */ +void IRQ106_Handler(void) +{ + m_apfnIrqHandler[INT106_IRQn](); +} + +/** + * @brief Interrupt No.107 IRQ handler + * @param None + * @retval None + */ +void IRQ107_Handler(void) +{ + m_apfnIrqHandler[INT107_IRQn](); +} + +/** + * @brief Interrupt No.108 IRQ handler + * @param None + * @retval None + */ +void IRQ108_Handler(void) +{ + m_apfnIrqHandler[INT108_IRQn](); +} + +/** + * @brief Interrupt No.109 IRQ handler + * @param None + * @retval None + */ +void IRQ109_Handler(void) +{ + m_apfnIrqHandler[INT109_IRQn](); +} + +/** + * @brief Interrupt No.110 IRQ handler + * @param None + * @retval None + */ +void IRQ110_Handler(void) +{ + m_apfnIrqHandler[INT110_IRQn](); +} + +/** + * @brief Interrupt No.111 IRQ handler + * @param None + * @retval None + */ +void IRQ111_Handler(void) +{ + m_apfnIrqHandler[INT111_IRQn](); +} + +/** + * @brief Interrupt No.112 IRQ handler + * @param None + * @retval None + */ +void IRQ112_Handler(void) +{ + m_apfnIrqHandler[INT112_IRQn](); +} + +/** + * @brief Interrupt No.113 IRQ handler + * @param None + * @retval None + */ +void IRQ113_Handler(void) +{ + m_apfnIrqHandler[INT113_IRQn](); +} + +/** + * @brief Interrupt No.114 IRQ handler + * @param None + * @retval None + */ +void IRQ114_Handler(void) +{ + m_apfnIrqHandler[INT114_IRQn](); +} + +/** + * @brief Interrupt No.115 IRQ handler + * @param None + * @retval None + */ +void IRQ115_Handler(void) +{ + m_apfnIrqHandler[INT115_IRQn](); +} + +/** + * @brief Interrupt No.116 IRQ handler + * @param None + * @retval None + */ +void IRQ116_Handler(void) +{ + m_apfnIrqHandler[INT116_IRQn](); +} + +/** + * @brief Interrupt No.117 IRQ handler + * @param None + * @retval None + */ +void IRQ117_Handler(void) +{ + m_apfnIrqHandler[INT117_IRQn](); +} + +/** + * @brief Interrupt No.118 IRQ handler + * @param None + * @retval None + */ +void IRQ118_Handler(void) +{ + m_apfnIrqHandler[INT118_IRQn](); +} + +/** + * @brief Interrupt No.119 IRQ handler + * @param None + * @retval None + */ +void IRQ119_Handler(void) +{ + m_apfnIrqHandler[INT119_IRQn](); +} + +/** + * @brief Interrupt No.120 IRQ handler + * @param None + * @retval None + */ +void IRQ120_Handler(void) +{ + m_apfnIrqHandler[INT120_IRQn](); +} + +/** + * @brief Interrupt No.121 IRQ handler + * @param None + * @retval None + */ +void IRQ121_Handler(void) +{ + m_apfnIrqHandler[INT121_IRQn](); +} + +/** + * @brief Interrupt No.122 IRQ handler + * @param None + * @retval None + */ +void IRQ122_Handler(void) +{ + m_apfnIrqHandler[INT122_IRQn](); +} + +/** + * @brief Interrupt No.123 IRQ handler + * @param None + * @retval None + */ +void IRQ123_Handler(void) +{ + m_apfnIrqHandler[INT123_IRQn](); +} + +/** + * @brief Interrupt No.124 IRQ handler + * @param None + * @retval None + */ +void IRQ124_Handler(void) +{ + m_apfnIrqHandler[INT124_IRQn](); +} + +/** + * @brief Interrupt No.125 IRQ handler + * @param None + * @retval None + */ +void IRQ125_Handler(void) +{ + m_apfnIrqHandler[INT125_IRQn](); +} + +/** + * @brief Interrupt No.126 IRQ handler + * @param None + * @retval None + */ +void IRQ126_Handler(void) +{ + m_apfnIrqHandler[INT126_IRQn](); +} + +/** + * @brief Interrupt No.127 IRQ handler + * @param None + * @retval None + */ +void IRQ127_Handler(void) +{ + m_apfnIrqHandler[INT127_IRQn](); +} + +/** + * @} + */ + +#endif /* LL_INTERRUPTS_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_keyscan.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_keyscan.c new file mode 100644 index 00000000..bb3f1938 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_keyscan.c @@ -0,0 +1,227 @@ +/** + ******************************************************************************* + * @file hc32_ll_keyscan.c + * @brief This file provides firmware functions to manage the matrix keyscan + * function (KEYSCAN). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_keyscan.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_KEYSCAN KEYSCAN + * @brief Matrix keyscan Driver Library + * @{ + */ + +#if (LL_KEYSCAN_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup KEYSCAN_Local_Macros KEYSCAN Local Macros + * @{ + */ + +/** + * @defgroup KEYSCAN_Check_Parameters_Validity KEYSCAN Check Parameters Validity + * @{ + */ +/*! Parameter valid check for KEYSCAN HiZ state cycles. */ +#define IS_KEYSCAN_HIZ_CYCLE(clc) \ +( ((clc) == KEYSCAN_HIZ_CYCLE_4) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_8) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_16) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_32) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_64) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_256) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_512) || \ + ((clc) == KEYSCAN_HIZ_CYCLE_1024)) + +/*! Parameter valid check for KEYSCAN low level output cycles. */ +#define IS_KEYSCAN_LOW_CYCLE(clc) \ +( ((clc) == KEYSCAN_LOW_CYCLE_4) || \ + ((clc) == KEYSCAN_LOW_CYCLE_8) || \ + ((clc) == KEYSCAN_LOW_CYCLE_16) || \ + ((clc) == KEYSCAN_LOW_CYCLE_32) || \ + ((clc) == KEYSCAN_LOW_CYCLE_64) || \ + ((clc) == KEYSCAN_LOW_CYCLE_128) || \ + ((clc) == KEYSCAN_LOW_CYCLE_256) || \ + ((clc) == KEYSCAN_LOW_CYCLE_512) || \ + ((clc) == KEYSCAN_LOW_CYCLE_1K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_2K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_4K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_8K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_16K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_32K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_64K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_128K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_256K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_512K) || \ + ((clc) == KEYSCAN_LOW_CYCLE_1M) || \ + ((clc) == KEYSCAN_LOW_CYCLE_2M) || \ + ((clc) == KEYSCAN_LOW_CYCLE_4M) || \ + ((clc) == KEYSCAN_LOW_CYCLE_8M) || \ + ((clc) == KEYSCAN_LOW_CYCLE_16M)) + +/*! Parameter valid check for KEYSCAN scan clock. */ +#define IS_KEYSCAN_CLK(clk) \ +( ((clk) == KEYSCAN_CLK_HCLK) || \ + ((clk) == KEYSCAN_CLK_LRC) || \ + ((clk) == KEYSCAN_CLK_XTAL32)) + +/*! Parameter valid check for KEYSCAN keyout pins. */ +#define IS_KEYSCAN_OUT(out) \ +( ((out) == KEYSCAN_OUT_0T1) || \ + ((out) == KEYSCAN_OUT_0T2) || \ + ((out) == KEYSCAN_OUT_0T3) || \ + ((out) == KEYSCAN_OUT_0T4) || \ + ((out) == KEYSCAN_OUT_0T5) || \ + ((out) == KEYSCAN_OUT_0T6) || \ + ((out) == KEYSCAN_OUT_0T7)) + +/*! Parameter valid check for KEYSCAN keyin(EIRQ) pins. */ +#define IS_KEYSCAN_IN(in) \ +( ((in) != 0x00U) && \ + (((in) | KEYSCAN_IN_ALL) == KEYSCAN_IN_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup KEYSCAN_Global_Functions KEYSCAN Global Functions + * @{ + */ + +/** + * @brief KEYSCAN function config. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void KEYSCAN_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + WRITE_REG32(CM_KEYSCAN->SER, enNewState); +} + +/** + * @brief Initialize KEYSCAN config structure. Fill each pstcKeyscanInit with default value + * @param [in] pstcKeyscanInit Pointer to a stc_keyscan_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: KEYSCAN structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t KEYSCAN_StructInit(stc_keyscan_init_t *pstcKeyscanInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcKeyscanInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcKeyscanInit->u32HizCycle = KEYSCAN_HIZ_CYCLE_4; + pstcKeyscanInit->u32LowCycle = KEYSCAN_LOW_CYCLE_4; + pstcKeyscanInit->u32KeyClock = KEYSCAN_CLK_HCLK; + pstcKeyscanInit->u32KeyOut = KEYSCAN_OUT_0T1; + pstcKeyscanInit->u32KeyIn = KEYSCAN_IN_0; + } + return i32Ret; +} + +/** + * @brief KEYSCAN initialize. + * @param [in] pstcKeyscanInit KEYSCAN config structure. + * @arg u32HizCycle Hiz state keep cycles during low level output. + * @arg u32LowCycle Low level output cycles. + * @arg u32KeyClock Scan clock. + * @arg u32KeyOut KEYOUT selection. + * @arg u32KeyIn KEYIN(EIRQ) selection. + * @retval int32_t: + * - LL_OK: KEYSCAN function initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t KEYSCAN_Init(const stc_keyscan_init_t *pstcKeyscanInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcKeyscanInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_KEYSCAN_HIZ_CYCLE(pstcKeyscanInit->u32HizCycle)); + DDL_ASSERT(IS_KEYSCAN_LOW_CYCLE(pstcKeyscanInit->u32LowCycle)); + DDL_ASSERT(IS_KEYSCAN_CLK(pstcKeyscanInit->u32KeyClock)); + DDL_ASSERT(IS_KEYSCAN_OUT(pstcKeyscanInit->u32KeyOut)); + DDL_ASSERT(IS_KEYSCAN_IN(pstcKeyscanInit->u32KeyIn)); + + WRITE_REG32(CM_KEYSCAN->SCR, \ + (pstcKeyscanInit->u32HizCycle | pstcKeyscanInit->u32LowCycle | \ + pstcKeyscanInit->u32KeyClock | pstcKeyscanInit->u32KeyOut | \ + pstcKeyscanInit->u32KeyIn)); + } + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_KEYSCAN_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mau.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mau.c new file mode 100644 index 00000000..9dae2513 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mau.c @@ -0,0 +1,278 @@ +/** + ******************************************************************************* + * @file hc32_ll_mau.c + * @brief This file provides firmware functions to manage the MAU. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_mau.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_MAU MAU + * @brief MAU Driver Library + * @{ + */ + +#if (LL_MAU_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup MAU_Local_Macros MAU Local Macros + * @{ + */ + +/** + * @defgroup MAU_Check_Parameters_Validity MAU Check Parameters Validity + * @{ + */ +#define IS_VALID_UNIT(x) ((x) == CM_MAU) +#define IS_LSHBIT_NUM(x) ((x) <= MAU_SQRT_OUTPUT_LSHIFT_MAX) +#define IS_ANGLE_IDX(x) ((x) < MAU_SIN_ANGIDX_TOTAL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup MAU_Global_Functions MAU Global Functions + * @{ + */ + +/** + * @brief Sqrt result left shift config + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param [in] u8LShBitsNumber Number of left shift bits + * Max value is MAU_SQRT_OUTPUT_LSHIFT_MAX + * @retval None + */ +void MAU_SqrtResultLShiftConfig(CM_MAU_TypeDef *MAUx, uint8_t u8LShBitsNumber) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + DDL_ASSERT(IS_LSHBIT_NUM(u8LShBitsNumber)); + + MODIFY_REG32(MAUx->CSR, MAU_CSR_SHIFT, ((uint32_t)u8LShBitsNumber << MAU_CSR_SHIFT_POS)); +} + +/** + * @brief Sqrt interrupt function command + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MAU_SqrtIntCmd(CM_MAU_TypeDef *MAUx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(MAUx->CSR, MAU_CSR_INTEN, (uint32_t)enNewState << MAU_CSR_INTEN_POS); +} + +/** + * @brief Input radicand for sqrt + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param [in] u32Radicand Data to be square rooted + * @retval None + */ +void MAU_SqrtWriteData(CM_MAU_TypeDef *MAUx, uint32_t u32Radicand) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + + WRITE_REG32(MAUx->DTR0, u32Radicand); +} + +/** + * @brief Start sqrt calculation + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @retval None + */ +void MAU_SqrtStart(CM_MAU_TypeDef *MAUx) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + + SET_REG32_BIT(MAUx->CSR, MAU_CSR_START); +} + +/** + * @brief Check whether the sqrt calculation is in progress + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t MAU_SqrtGetStatus(const CM_MAU_TypeDef *MAUx) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + + return (0UL != READ_REG32_BIT(MAUx->CSR, MAU_CSR_BUSY)) ? SET : RESET; +} + +/** + * @brief Read result of sqrt + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @retval Result of sqrt,range is [0,0x10000] + */ +uint32_t MAU_SqrtReadData(const CM_MAU_TypeDef *MAUx) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + + return READ_REG32(MAUx->RTR0); +} + +/** + * @brief Initialize the specified DAC peripheral according to the specified parameters. + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param [in] u8LShBitsNumber Sqrt result left shift bits number + * max value is @ref MAU_SQRT_OUTPUT_LSHIFT_MAX + * @param [in] enIntNewState Enable or Disable sqrt interrupt + * @ref en_functional_state_t + * @retval None + */ +void MAU_SqrtInit(CM_MAU_TypeDef *MAUx, uint8_t u8LShBitsNumber, en_functional_state_t enIntNewState) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + DDL_ASSERT(IS_LSHBIT_NUM(u8LShBitsNumber)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enIntNewState)); + + MODIFY_REG32(MAUx->CSR, MAU_CSR_SHIFT | MAU_CSR_INTEN, + ((((uint32_t)u8LShBitsNumber << MAU_CSR_SHIFT_POS)) | ((uint32_t)enIntNewState << MAU_CSR_INTEN_POS))); +} + +/** + * @brief De-initialize the DAC peripheral. RESET the registers of the specified DAC unit. + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @retval None + */ +void MAU_SqrtDeInit(CM_MAU_TypeDef *MAUx) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + + CLR_REG32_BIT(MAUx->CSR, MAU_CSR_SHIFT | MAU_CSR_INTEN); +} + +/** + * @brief Square root + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param [in] u32Radicand Data to be square rooted + * @param [out] pu32Result Result of sqrt,range is [0,0x10000] + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR: Errors occurred + */ +int32_t MAU_Sqrt(CM_MAU_TypeDef *MAUx, uint32_t u32Radicand, uint32_t *pu32Result) +{ + __IO uint32_t u32TimeCount = MAU_SQRT_TIMEOUT; + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + DDL_ASSERT(pu32Result != (void *)0UL); + + WRITE_REG32(MAUx->DTR0, u32Radicand); + SET_REG32_BIT(MAUx->CSR, MAU_CSR_START); + __ASM("NOP"); + __ASM("NOP"); + __ASM("NOP"); + + while ((MAUx->CSR & MAU_CSR_BUSY) != 0UL) { + if (u32TimeCount-- == 0UL) { + i32Ret = LL_ERR; + break; + } + } + + if (LL_OK == i32Ret) { + *pu32Result = READ_REG32(MAUx->RTR0); + } + + return i32Ret; +} + +/** + * @brief Sine + * @param [in] MAUx Pointer to MAU instance register base. + * This parameter can only be: @arg CM_MAU + * @param u16AngleIdx: Angle index,range is [0,0xFFF], calculation method for reference: + AngleIdx = (uint16_t)(Angle * 4096.0F / 360.0F + 0.5F) % 4096U + * @retval Result of Sine in Q15 format + */ +int16_t MAU_Sin(CM_MAU_TypeDef *MAUx, uint16_t u16AngleIdx) +{ + DDL_ASSERT(IS_VALID_UNIT(MAUx)); + DDL_ASSERT(IS_ANGLE_IDX(u16AngleIdx)); + + WRITE_REG16(MAUx->DTR1, u16AngleIdx); + __ASM("NOP"); + + return (int16_t)READ_REG16(MAUx->RTR1); +} + +/** + * @} + */ + +#endif /* LL_MAU_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mpu.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mpu.c new file mode 100644 index 00000000..a659ece5 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_mpu.c @@ -0,0 +1,950 @@ +/** + ******************************************************************************* + * @file hc32_ll_mpu.c + * @brief This file provides firmware functions to manage the Memory Protection + * Unit(MPU). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_mpu.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_MPU MPU + * @brief Memory Protection Unit Driver Library + * @{ + */ + +#if (LL_MPU_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup MPU_Local_Macros MPU Local Macros + * @{ + */ + +/* Number of MPU region */ +#define MPU_REGION_MAX_NUM (16UL) + +/* Number of MPU unit */ +#define MPU_UNIT_MAX_NUM (5UL) + +/* Number of SP unit */ + +/* MPU Register Combination Mask */ +#define MPU_UNIT_CONFIG_MASK (MPU_S1CR_SMPU1BRP | MPU_S1CR_SMPU1BWP | MPU_S1CR_SMPU1ACT) +/* DMA units have 16 regions */ +#define MPU_16REGION_UNIT (MPU_UNIT_DMA1 | MPU_UNIT_DMA2) + +/* Get the specified register address of the MPU Intrusion Control */ +#define MPU_RGD_ADDR(__NUM__) (__IO uint32_t *)((uint32_t)(&(CM_MPU->RGD0)) + ((uint32_t)(__NUM__) << 2U)) +#define MPU_RGE_ADDR(__UNIT__) (__IO uint32_t *)((uint32_t)(&(CM_MPU->S1RGE)) + ((uint32_t)(__UNIT__) << 4U)) +#define MPU_RGWP_ADDR(__UNIT__) (__IO uint32_t *)((uint32_t)(&(CM_MPU->S1RGWP)) + ((uint32_t)(__UNIT__) << 4U)) +#define MPU_RGRP_ADDR(__UNIT__) (__IO uint32_t *)((uint32_t)(&(CM_MPU->S1RGRP)) + ((uint32_t)(__UNIT__) << 4U)) +#define MPU_CR_ADDR(__UNIT__) (__IO uint32_t *)((uint32_t)(&(CM_MPU->S1CR)) + ((uint32_t)(__UNIT__) << 4U)) + +/* Get the SP register address */ + +/** + * @defgroup MPU_Check_Parameters_Validity MPU Check Parameters Validity + * @{ + */ +#define IS_MPU_UNIT(x) \ +( ((x) != 0UL) && \ + (((x) | MPU_UNIT_ALL) == MPU_UNIT_ALL)) + +#define IS_MPU_REGION(x) ((x) <= MPU_REGION_NUM15) + +#define IS_MPU_UNIT_REGION(unit, region) \ +( (((unit) | MPU_16REGION_UNIT) == MPU_16REGION_UNIT) || \ + ((region) <= MPU_REGION_NUM7)) + +#define IS_MPU_BACKGROUND_WR(x) \ +( ((x) == MPU_BACKGROUND_WR_DISABLE) || \ + ((x) == MPU_BACKGROUND_WR_ENABLE)) + +#define IS_MPU_BACKGROUND_RD(x) \ +( ((x) == MPU_BACKGROUND_RD_DISABLE) || \ + ((x) == MPU_BACKGROUND_RD_ENABLE)) + +#define IS_MPU_EXP_TYPE(x) \ +( ((x) == MPU_EXP_TYPE_NONE) || \ + ((x) == MPU_EXP_TYPE_BUS_ERR) || \ + ((x) == MPU_EXP_TYPE_NMI) || \ + ((x) == MPU_EXP_TYPE_RST)) + +#define IS_MPU_REGION_WR(x) \ +( ((x) == MPU_REGION_WR_DISABLE) || \ + ((x) == MPU_REGION_WR_ENABLE)) + +#define IS_MPU_REGION_RD(x) \ +( ((x) == MPU_REGION_RD_DISABLE) || \ + ((x) == MPU_REGION_RD_ENABLE)) + +#define IS_MPU_REGION_SIZE(x) \ +( ((x) >= MPU_REGION_SIZE_32BYTE) && \ + ((x) <= MPU_REGION_SIZE_4GBYTE)) + +#define IS_MPU_REGION_BASE_ADDER(addr, size) \ +( ((addr) & ((uint32_t)(~((uint64_t)0xFFFFFFFFUL << ((size) + 1U))))) == 0UL) + +#define IS_MPU_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | MPU_FLAG_ALL) == MPU_FLAG_ALL)) + +#define IS_MPU_IP_TYPE(x) \ +( ((x) != 0UL) && \ + (((x) | MPU_IP_ALL) == MPU_IP_ALL)) + +#define IS_MPU_IP_EXP_TYPE(x) \ +( ((x) == MPU_IP_EXP_TYPE_NONE) || \ + ((x) == MPU_IP_EXP_TYPE_BUS_ERR)) + +#define IS_MPU_UNLOCK() ((CM_MPU->WP & MPU_WP_MPUWE) == MPU_WP_MPUWE) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup MPU_Global_Functions MPU Global Functions + * @{ + */ + +/** + * @brief De-Initialize MPU. + * @param None + * @retval None + */ +void MPU_DeInit(void) +{ + uint32_t i; + __IO uint32_t *RGD; + __IO uint32_t *RGE; + __IO uint32_t *RGWP; + __IO uint32_t *RGRP; + __IO uint32_t *CR; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + + for (i = 0UL; i < MPU_REGION_MAX_NUM; i++) { + RGD = MPU_RGD_ADDR(i); + WRITE_REG32(*RGD, 0UL); + } + WRITE_REG32(CM_MPU->ECLR, MPU_FLAG_ALL); + WRITE_REG32(CM_MPU->IPPR, 0UL); + for (i = 0UL; i < MPU_UNIT_MAX_NUM; i++) { + RGE = MPU_RGE_ADDR(i); + WRITE_REG32(*RGE, 0UL); + RGWP = MPU_RGWP_ADDR(i); + WRITE_REG32(*RGWP, 0UL); + RGRP = MPU_RGRP_ADDR(i); + WRITE_REG32(*RGRP, 0UL); + CR = MPU_CR_ADDR(i); + WRITE_REG32(*CR, 0UL); + } +} + +/** + * @brief Initialize MPU. + * @param [in] pstcMpuInit Pointer to a @ref stc_mpu_init_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t MPU_Init(const stc_mpu_init_t *pstcMpuInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcMpuInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_EXP_TYPE(pstcMpuInit->stcDma1.u32ExceptionType)); + DDL_ASSERT(IS_MPU_BACKGROUND_WR(pstcMpuInit->stcDma1.u32BackgroundWrite)); + DDL_ASSERT(IS_MPU_BACKGROUND_RD(pstcMpuInit->stcDma1.u32BackgroundRead)); + DDL_ASSERT(IS_MPU_EXP_TYPE(pstcMpuInit->stcDma2.u32ExceptionType)); + DDL_ASSERT(IS_MPU_BACKGROUND_WR(pstcMpuInit->stcDma2.u32BackgroundWrite)); + DDL_ASSERT(IS_MPU_BACKGROUND_RD(pstcMpuInit->stcDma2.u32BackgroundRead)); + DDL_ASSERT(IS_MPU_EXP_TYPE(pstcMpuInit->stcUsbFSDma.u32ExceptionType)); + DDL_ASSERT(IS_MPU_BACKGROUND_WR(pstcMpuInit->stcUsbFSDma.u32BackgroundWrite)); + DDL_ASSERT(IS_MPU_BACKGROUND_RD(pstcMpuInit->stcUsbFSDma.u32BackgroundRead)); + DDL_ASSERT(IS_MPU_EXP_TYPE(pstcMpuInit->stcUsbHSDma.u32ExceptionType)); + DDL_ASSERT(IS_MPU_BACKGROUND_WR(pstcMpuInit->stcUsbHSDma.u32BackgroundWrite)); + DDL_ASSERT(IS_MPU_BACKGROUND_RD(pstcMpuInit->stcUsbHSDma.u32BackgroundRead)); + DDL_ASSERT(IS_MPU_EXP_TYPE(pstcMpuInit->stcEthDma.u32ExceptionType)); + DDL_ASSERT(IS_MPU_BACKGROUND_WR(pstcMpuInit->stcEthDma.u32BackgroundWrite)); + DDL_ASSERT(IS_MPU_BACKGROUND_RD(pstcMpuInit->stcEthDma.u32BackgroundRead)); + + MODIFY_REG32(CM_MPU->S1CR, MPU_UNIT_CONFIG_MASK, + (pstcMpuInit->stcDma1.u32ExceptionType | pstcMpuInit->stcDma1.u32BackgroundWrite | + pstcMpuInit->stcDma1.u32BackgroundRead)); + MODIFY_REG32(CM_MPU->S2CR, MPU_UNIT_CONFIG_MASK, + (pstcMpuInit->stcDma2.u32ExceptionType | pstcMpuInit->stcDma2.u32BackgroundWrite | + pstcMpuInit->stcDma2.u32BackgroundRead)); + MODIFY_REG32(CM_MPU->FCR, MPU_UNIT_CONFIG_MASK, + (pstcMpuInit->stcUsbFSDma.u32ExceptionType | pstcMpuInit->stcUsbFSDma.u32BackgroundWrite | + pstcMpuInit->stcUsbFSDma.u32BackgroundRead)); + MODIFY_REG32(CM_MPU->HCR, MPU_UNIT_CONFIG_MASK, + (pstcMpuInit->stcUsbHSDma.u32ExceptionType | pstcMpuInit->stcUsbHSDma.u32BackgroundWrite | + pstcMpuInit->stcUsbHSDma.u32BackgroundRead)); + MODIFY_REG32(CM_MPU->ECR, MPU_UNIT_CONFIG_MASK, + (pstcMpuInit->stcEthDma.u32ExceptionType | pstcMpuInit->stcEthDma.u32BackgroundWrite | + pstcMpuInit->stcEthDma.u32BackgroundRead)); + } + + return i32Ret; +} + +/** + * @brief Fills each stc_mpu_init_t member with default value. + * @param [out] pstcMpuInit Pointer to a @ref stc_mpu_init_t structure + * @retval int32_t: + * - LL_OK: stc_mpu_init_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t MPU_StructInit(stc_mpu_init_t *pstcMpuInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcMpuInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcMpuInit->stcDma1.u32ExceptionType = MPU_EXP_TYPE_NONE; + pstcMpuInit->stcDma1.u32BackgroundWrite = MPU_BACKGROUND_WR_DISABLE; + pstcMpuInit->stcDma1.u32BackgroundRead = MPU_BACKGROUND_RD_DISABLE; + pstcMpuInit->stcDma2.u32ExceptionType = MPU_EXP_TYPE_NONE; + pstcMpuInit->stcDma2.u32BackgroundWrite = MPU_BACKGROUND_WR_DISABLE; + pstcMpuInit->stcDma2.u32BackgroundRead = MPU_BACKGROUND_RD_DISABLE; + pstcMpuInit->stcUsbFSDma.u32ExceptionType = MPU_EXP_TYPE_NONE; + pstcMpuInit->stcUsbFSDma.u32BackgroundWrite = MPU_BACKGROUND_WR_DISABLE; + pstcMpuInit->stcUsbFSDma.u32BackgroundRead = MPU_BACKGROUND_RD_DISABLE; + pstcMpuInit->stcUsbHSDma.u32ExceptionType = MPU_EXP_TYPE_NONE; + pstcMpuInit->stcUsbHSDma.u32BackgroundWrite = MPU_BACKGROUND_WR_DISABLE; + pstcMpuInit->stcUsbHSDma.u32BackgroundRead = MPU_BACKGROUND_RD_DISABLE; + pstcMpuInit->stcEthDma.u32ExceptionType = MPU_EXP_TYPE_NONE; + pstcMpuInit->stcEthDma.u32BackgroundWrite = MPU_BACKGROUND_WR_DISABLE; + pstcMpuInit->stcEthDma.u32BackgroundRead = MPU_BACKGROUND_RD_DISABLE; + } + + return i32Ret; +} + +/** + * @brief Set the exception type of the unit. + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] u32Type Exception type of MPU unit. + * This parameter can be one of the following values: + * @arg MPU_EXP_TYPE_NONE: The host unit access protection regions will be ignored + * @arg MPU_EXP_TYPE_BUS_ERR: The host unit access protection regions will be ignored and a bus error will be triggered + * @arg MPU_EXP_TYPE_NMI: The host unit access protection regions will be ignored and a NMI interrupt will be triggered + * @arg MPU_EXP_TYPE_RST: The host unit access protection regions will trigger the reset + * @retval None + */ +void MPU_SetExceptionType(uint32_t u32Unit, uint32_t u32Type) +{ + __IO uint32_t *CR; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_MPU_EXP_TYPE(u32Type)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + CR = MPU_CR_ADDR(u32UnitPos); + MODIFY_REG32(*CR, MPU_S1CR_SMPU1ACT, u32Type); + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Enable or disable the write of the unit for background space. + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_BackgroundWriteCmd(uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *CR; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + CR = MPU_CR_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + CLR_REG32_BIT(*CR, MPU_S1CR_SMPU1BWP); + } else { + SET_REG32_BIT(*CR, MPU_S1CR_SMPU1BWP); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Enable or disable the read of the unit for background space. + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_BackgroundReadCmd(uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *CR; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + CR = MPU_CR_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + CLR_REG32_BIT(*CR, MPU_S1CR_SMPU1BRP); + } else { + SET_REG32_BIT(*CR, MPU_S1CR_SMPU1BRP); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Enable or disable the access control of the unit. + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_UnitCmd(uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *CR; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + CR = MPU_CR_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + SET_REG32_BIT(*CR, MPU_S1CR_SMPU1E); + } else { + CLR_REG32_BIT(*CR, MPU_S1CR_SMPU1E); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Gets the status of MPU flag. + * @param [in] u32Flag The type of MPU flag. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t MPU_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_MPU->SR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear the flag of MPU. + * @param [in] u32Flag The type of MPU flag. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Flag + * @retval None + */ +void MPU_ClearStatus(uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_MPU_FLAG(u32Flag)); + + SET_REG32_BIT(CM_MPU->ECLR, u32Flag); +} + +/** + * @brief Initialize the region. + * @note 'MPU_REGION_NUM8' to 'MPU_REGION_NUM15' are only valid when the MPU unit is 'MPU_UNIT_DMA1' or 'MPU_UNIT_DMA2'. + * @note The effective bits of the 'u32BaseAddr' are related to the 'u32Size' of the region, + * and the low 'u32Size+1' bits are fixed at 0. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] pstcRegionInit Pointer to a @ref stc_mpu_region_init_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t MPU_RegionInit(uint32_t u32Num, const stc_mpu_region_init_t *pstcRegionInit) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *RGD; + __IO uint32_t *RGWP; + __IO uint32_t *RGRP; + uint32_t i; + uint32_t u32UnitNum = MPU_UNIT_MAX_NUM; + stc_mpu_region_permission_t RegionBuffer[MPU_UNIT_MAX_NUM]; + + if (NULL == pstcRegionInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + DDL_ASSERT(IS_MPU_REGION_SIZE(pstcRegionInit->u32Size)); + DDL_ASSERT(IS_MPU_REGION_BASE_ADDER(pstcRegionInit->u32BaseAddr, pstcRegionInit->u32Size)); + DDL_ASSERT(IS_MPU_REGION_WR(pstcRegionInit->stcDma1.u32RegionWrite)); + DDL_ASSERT(IS_MPU_REGION_RD(pstcRegionInit->stcDma1.u32RegionRead)); + DDL_ASSERT(IS_MPU_REGION_WR(pstcRegionInit->stcDma2.u32RegionWrite)); + DDL_ASSERT(IS_MPU_REGION_RD(pstcRegionInit->stcDma2.u32RegionRead)); + DDL_ASSERT(IS_MPU_REGION_WR(pstcRegionInit->stcUsbFSDma.u32RegionWrite)); + DDL_ASSERT(IS_MPU_REGION_RD(pstcRegionInit->stcUsbFSDma.u32RegionRead)); + DDL_ASSERT(IS_MPU_REGION_WR(pstcRegionInit->stcUsbHSDma.u32RegionWrite)); + DDL_ASSERT(IS_MPU_REGION_RD(pstcRegionInit->stcUsbHSDma.u32RegionRead)); + DDL_ASSERT(IS_MPU_REGION_WR(pstcRegionInit->stcEthDma.u32RegionWrite)); + DDL_ASSERT(IS_MPU_REGION_RD(pstcRegionInit->stcEthDma.u32RegionRead)); + + RGD = MPU_RGD_ADDR(u32Num); + WRITE_REG32(*RGD, (pstcRegionInit->u32Size | pstcRegionInit->u32BaseAddr)); + /* Configure the read/write permission for the region */ + RegionBuffer[0] = pstcRegionInit->stcDma1; + RegionBuffer[1] = pstcRegionInit->stcDma2; + RegionBuffer[2] = pstcRegionInit->stcUsbFSDma; + RegionBuffer[3] = pstcRegionInit->stcUsbHSDma; + RegionBuffer[4] = pstcRegionInit->stcEthDma; + if ((u32Num >= MPU_REGION_NUM8) && (u32Num <= MPU_REGION_NUM15)) { + u32UnitNum = 2UL; + } + for (i = 0UL; i < u32UnitNum; i++) { + /* Configure the write permission for the region */ + RGWP = MPU_RGWP_ADDR(i); + if (MPU_REGION_WR_DISABLE != RegionBuffer[i].u32RegionWrite) { + CLR_REG32_BIT(*RGWP, (0x1UL << u32Num)); + } else { + SET_REG32_BIT(*RGWP, (0x1UL << u32Num)); + } + /* Configure the read permission for the region */ + RGRP = MPU_RGRP_ADDR(i); + if (MPU_REGION_WR_DISABLE != RegionBuffer[i].u32RegionRead) { + CLR_REG32_BIT(*RGRP, (0x1UL << u32Num)); + } else { + SET_REG32_BIT(*RGRP, (0x1UL << u32Num)); + } + } + } + + return i32Ret; +} + +/** + * @brief Fills each stc_mpu_region_init_t member with default value. + * @param [out] pstcRegionInit Pointer to a @ref stc_mpu_region_init_t structure + * @retval int32_t: + * - LL_OK: stc_mpu_region_init_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t MPU_RegionStructInit(stc_mpu_region_init_t *pstcRegionInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRegionInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcRegionInit->u32BaseAddr = 0UL; + pstcRegionInit->u32Size = MPU_REGION_SIZE_32BYTE; + pstcRegionInit->stcDma1.u32RegionWrite = MPU_REGION_WR_DISABLE; + pstcRegionInit->stcDma1.u32RegionRead = MPU_REGION_RD_DISABLE; + pstcRegionInit->stcDma2.u32RegionWrite = MPU_REGION_WR_DISABLE; + pstcRegionInit->stcDma2.u32RegionRead = MPU_REGION_RD_DISABLE; + pstcRegionInit->stcUsbFSDma.u32RegionWrite = MPU_REGION_WR_DISABLE; + pstcRegionInit->stcUsbFSDma.u32RegionRead = MPU_REGION_RD_DISABLE; + pstcRegionInit->stcUsbHSDma.u32RegionWrite = MPU_REGION_WR_DISABLE; + pstcRegionInit->stcUsbHSDma.u32RegionRead = MPU_REGION_RD_DISABLE; + pstcRegionInit->stcEthDma.u32RegionWrite = MPU_REGION_WR_DISABLE; + pstcRegionInit->stcEthDma.u32RegionRead = MPU_REGION_RD_DISABLE; + } + + return i32Ret; +} + +/** + * @brief Set the base address of the region. + * @note The effective bits of the 'u32Addr' are related to the 'size' of the region, + * and the low 'size+1' bits are fixed at 0. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] u32Addr The base address of the region. + * @retval None + */ +void MPU_SetRegionBaseAddr(uint32_t u32Num, uint32_t u32Addr) +{ + __IO uint32_t *RGD; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + + RGD = MPU_RGD_ADDR(u32Num); + /* Check parameters */ + DDL_ASSERT(IS_MPU_REGION_BASE_ADDER(u32Addr, READ_REG32_BIT(*RGD, MPU_RGD_MPURGSIZE))); + + MODIFY_REG32(*RGD, MPU_RGD_MPURGADDR, u32Addr); +} + +/** + * @brief Set the size of the region. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] u32Size The size of the region. + * This parameter can be one of the following values: + * @arg MPU_REGION_SIZE_32BYTE: 32 Byte + * @arg MPU_REGION_SIZE_64BYTE: 64 Byte + * @arg MPU_REGION_SIZE_128BYTE: 126 Byte + * @arg MPU_REGION_SIZE_256BYTE: 256 Byte + * @arg MPU_REGION_SIZE_512BYTE: 512 Byte + * @arg MPU_REGION_SIZE_1KBYTE: 1K Byte + * @arg MPU_REGION_SIZE_2KBYTE: 2K Byte + * @arg MPU_REGION_SIZE_4KBYTE: 4K Byte + * @arg MPU_REGION_SIZE_8KBYTE: 8K Byte + * @arg MPU_REGION_SIZE_16KBYTE: 16K Byte + * @arg MPU_REGION_SIZE_32KBYTE: 32K Byte + * @arg MPU_REGION_SIZE_64KBYTE: 64K Byte + * @arg MPU_REGION_SIZE_128KBYTE: 128K Byte + * @arg MPU_REGION_SIZE_256KBYTE: 256K Byte + * @arg MPU_REGION_SIZE_512KBYTE: 512K Byte + * @arg MPU_REGION_SIZE_1MBYTE: 1M Byte + * @arg MPU_REGION_SIZE_2MBYTE: 2M Byte + * @arg MPU_REGION_SIZE_4MBYTE: 4M Byte + * @arg MPU_REGION_SIZE_8MBYTE: 8M Byte + * @arg MPU_REGION_SIZE_16MBYTE: 16M Byte + * @arg MPU_REGION_SIZE_32MBYTE: 32M Byte + * @arg MPU_REGION_SIZE_64MBYTE: 64M Byte + * @arg MPU_REGION_SIZE_128MBYTE: 128M Byte + * @arg MPU_REGION_SIZE_256MBYTE: 256M Byte + * @arg MPU_REGION_SIZE_512MBYTE: 512M Byte + * @arg MPU_REGION_SIZE_1GBYTE: 1G Byte + * @arg MPU_REGION_SIZE_2GBYTE: 2G Byte + * @arg MPU_REGION_SIZE_4GBYTE: 4G Byte + * @retval None + */ +void MPU_SetRegionSize(uint32_t u32Num, uint32_t u32Size) +{ + __IO uint32_t *RGD; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + DDL_ASSERT(IS_MPU_REGION_SIZE(u32Size)); + + RGD = MPU_RGD_ADDR(u32Num); + MODIFY_REG32(*RGD, MPU_RGD_MPURGSIZE, u32Size); +} + +/** + * @brief Enable or disable the write of the unit for the region. + * @note 'MPU_REGION_NUM8' to 'MPU_REGION_NUM15' are only valid when the MPU unit is 'MPU_UNIT_DMA1' or 'MPU_UNIT_DMA2'. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_RegionWriteCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *RGWP; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_MPU_UNIT_REGION(u32Unit, u32Num)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + /* Configure the write permission for the region */ + RGWP = MPU_RGWP_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + CLR_REG32_BIT(*RGWP, (0x1UL << u32Num)); + } else { + SET_REG32_BIT(*RGWP, (0x1UL << u32Num)); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Enable or disable the read of the unit for the region. + * @note 'MPU_REGION_NUM8' to 'MPU_REGION_NUM15' are only valid when the MPU unit is 'MPU_UNIT_DMA1' or 'MPU_UNIT_DMA2'. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_RegionReadCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *RGRP; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_MPU_UNIT_REGION(u32Unit, u32Num)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + /* Configure the read permission for the region */ + RGRP = MPU_RGRP_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + CLR_REG32_BIT(*RGRP, (0x1UL << u32Num)); + } else { + SET_REG32_BIT(*RGRP, (0x1UL << u32Num)); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Enable or disable the access control of the unit for the region. + * @note 'MPU_REGION_NUM8' to 'MPU_REGION_NUM15' are only valid when the MPU unit is 'MPU_UNIT_DMA1' or 'MPU_UNIT_DMA2'. + * @param [in] u32Num The number of the regsion. + * This parameter can be one of the following values: + * @arg MPU_REGION_NUM0: MPU region number 0 + * @arg MPU_REGION_NUM1: MPU region number 1 + * @arg MPU_REGION_NUM2: MPU region number 2 + * @arg MPU_REGION_NUM3: MPU region number 3 + * @arg MPU_REGION_NUM4: MPU region number 4 + * @arg MPU_REGION_NUM5: MPU region number 5 + * @arg MPU_REGION_NUM6: MPU region number 6 + * @arg MPU_REGION_NUM7: MPU region number 7 + * @arg MPU_REGION_NUM8: MPU region number 8 + * @arg MPU_REGION_NUM9: MPU region number 9 + * @arg MPU_REGION_NUM10: MPU region number 10 + * @arg MPU_REGION_NUM11: MPU region number 11 + * @arg MPU_REGION_NUM12: MPU region number 12 + * @arg MPU_REGION_NUM13: MPU region number 13 + * @arg MPU_REGION_NUM14: MPU region number 14 + * @arg MPU_REGION_NUM15: MPU region number 15 + * @param [in] u32Unit The type of MPU unit. + * This parameter can be one or any combination of the following values: + * @arg @ref MPU_Unit_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_RegionCmd(uint32_t u32Num, uint32_t u32Unit, en_functional_state_t enNewState) +{ + __IO uint32_t *RGE; + uint32_t u32UnitPos = 0UL; + uint32_t u32Temp; + + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_REGION(u32Num)); + DDL_ASSERT(IS_MPU_UNIT(u32Unit)); + DDL_ASSERT(IS_MPU_UNIT_REGION(u32Unit, u32Num)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Temp = u32Unit; + while (0UL != u32Temp) { + if (0UL != (u32Temp & 0x1UL)) { + RGE = MPU_RGE_ADDR(u32UnitPos); + if (DISABLE != enNewState) { + SET_REG32_BIT(*RGE, (0x1UL << u32Num)); + } else { + CLR_REG32_BIT(*RGE, (0x1UL << u32Num)); + } + } + u32Temp >>= 1UL; + u32UnitPos++; + } +} + +/** + * @brief Set the type of exception to access the protected IP. + * @param [in] u32Type Exception type of MPU IP. + * This parameter can be one of the following values: + * @arg MPU_IP_EXP_TYPE_NONE: Access to the protected IP will be ignored + * @arg MPU_IP_EXP_TYPE_BUS_ERR: Access to the protected IP will trigger a bus error + * @retval None + */ +void MPU_IP_SetExceptionType(uint32_t u32Type) +{ + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_IP_EXP_TYPE(u32Type)); + + WRITE_REG32(bCM_MPU->IPPR_b.BUSERRE, (u32Type >> MPU_IPPR_BUSERRE_POS)); +} + +/** + * @brief Enable or disable write for the IP. + * @param [in] u32Periph The peripheral of the chip. + * This parameter can be one or any combination of the following values: + * @arg MPU_IP_AES: AES module + * @arg MPU_IP_HASH: HASH module + * @arg MPU_IP_TRNG: TRNG module + * @arg MPU_IP_CRC: CRC module + * @arg MPU_IP_EFM: EFM module + * @arg MPU_IP_WDT: WDT module + * @arg MPU_IP_SWDT: SWDT module + * @arg MPU_IP_BKSRAM: BKSRAM module + * @arg MPU_IP_RTC: RTC module + * @arg MPU_IP_MPU: MPU module + * @arg MPU_IP_SRAMC: SRAMC module + * @arg MPU_IP_INTC: INTC module + * @arg MPU_IP_RMU_CMU_PWC: RMU, CMU and PWC modules + * @arg MPU_IP_FCG: PWR_FCG0/1/2/3 and PWR_FCG0PC registers + * @arg MPU_IP_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_IP_WriteCmd(uint32_t u32Periph, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_IP_TYPE(u32Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(CM_MPU->IPPR, (u32Periph << 1U)); + } else { + SET_REG32_BIT(CM_MPU->IPPR, (u32Periph << 1U)); + } +} + +/** + * @brief Enable or disable read for the IP. + * @param [in] u32Periph The peripheral of the chip. + * This parameter can be one or any combination of the following values: + * @arg MPU_IP_AES: AES module + * @arg MPU_IP_HASH: HASH module + * @arg MPU_IP_TRNG: TRNG module + * @arg MPU_IP_CRC: CRC module + * @arg MPU_IP_EFM: EFM module + * @arg MPU_IP_WDT: WDT module + * @arg MPU_IP_SWDT: SWDT module + * @arg MPU_IP_BKSRAM: BKSRAM module + * @arg MPU_IP_RTC: RTC module + * @arg MPU_IP_MPU: MPU module + * @arg MPU_IP_SRAMC: SRAMC module + * @arg MPU_IP_INTC: INTC module + * @arg MPU_IP_RMU_CMU_PWC: RMU, CMU and PWC modules + * @arg MPU_IP_FCG: PWR_FCG0/1/2/3 and PWR_FCG0PC registers + * @arg MPU_IP_ALL: All of the above + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void MPU_IP_ReadCmd(uint32_t u32Periph, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_MPU_UNLOCK()); + DDL_ASSERT(IS_MPU_IP_TYPE(u32Periph)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + CLR_REG32_BIT(CM_MPU->IPPR, u32Periph); + } else { + SET_REG32_BIT(CM_MPU->IPPR, u32Periph); + } +} + +/** + * @} + */ + +#endif /* LL_MPU_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_nfc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_nfc.c new file mode 100644 index 00000000..9d4ba872 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_nfc.c @@ -0,0 +1,1821 @@ +/** + ******************************************************************************* + * @file hc32_ll_nfc.c + * @brief This file provides firmware functions to manage the EXMC NFC + * (External Memory Controller: NAND Flash Controller) driver library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include "hc32_ll_nfc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EXMC EXMC + * @brief External Memory Controller Driver Library + * @{ + */ + +/** + * @defgroup LL_NFC NFC + * @brief NAND Flash Controller Driver Library + * @{ + */ + +#if (LL_NFC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_NFC_Local_Macros EXMC_NFC Local Macros + * @{ + */ + +/** + * @defgroup EXMC_NFC_Check_Parameters_Validity EXMC_NFC Check Parameters Validity + * @{ + */ + +#define IS_EXMC_NFC_BANK(x) ((x) <= EXMC_NFC_BANK7) + +#define IS_EXMC_NFC_MEMORY_WIDTH(x) \ +( ((x) == EXMC_NFC_MEMORY_WIDTH_8BIT) || \ + ((x) == EXMC_NFC_MEMORY_WIDTH_16BIT)) + +#define IS_EXMC_NFC_BANK_CAPACITY(x) \ +( ((x) == EXMC_NFC_BANK_CAPACITY_1GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_2GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_4GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_8GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_16GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_32GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_64GBIT) || \ + ((x) == EXMC_NFC_BANK_CAPACITY_512MBIT)) + +#define IS_EXMC_NFC_PAGE_SIZE(x) \ +( ((x) == EXMC_NFC_PAGE_SIZE_2KBYTE) || \ + ((x) == EXMC_NFC_PAGE_SIZE_4KBYTE) || \ + ((x) == EXMC_NFC_PAGE_SIZE_8KBYTE)) + +#define IS_EXMC_NFC_BANK_NUM(x) \ +( ((x) == EXMC_NFC_1BANK) || \ + ((x) == EXMC_NFC_2BANKS) || \ + ((x) == EXMC_NFC_4BANKS) || \ + ((x) == EXMC_NFC_8BANKS)) + +#define IS_EXMC_NFC_WR_PROTECT(x) \ +( ((x) == EXMC_NFC_WR_PROTECT_ENABLE) || \ + ((x) == EXMC_NFC_WR_PROTECT_DISABLE)) + +#define IS_EXMC_NFC_ECC_MD(x) \ +( ((x) == EXMC_NFC_1BIT_ECC) || \ + ((x) == EXMC_NFC_4BIT_ECC)) + +#define IS_EXMC_NFC_ROW_ADDR_CYCLES(x) \ +( ((x) == EXMC_NFC_2_ROW_ADDR_CYCLE) || \ + ((x) == EXMC_NFC_3_ROW_ADDR_CYCLE)) + +#define IS_EXMC_NFC_SECTION(x) ((x) <= EXMC_NFC_ECC_SECTION15) + +#define IS_EXMC_NFC_INT(x) \ +( ((x) != 0UL) && \ + (((x) | EXMC_NFC_INT_MASK) == EXMC_NFC_INT_MASK)) + +#define IS_EXMC_NFC_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | EXMC_NFC_FLAG_MASK) == EXMC_NFC_FLAG_MASK)) + +#define IS_EXMC_NFC_TIMING_TS(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TWP(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TRP(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TH(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TWH(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TRH(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TRR(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TWB(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TCCS(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TWTR(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TRTW(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_TIMING_TADL(x) ((x) <= 0xFFUL) + +#define IS_EXMC_NFC_COLUMN(x) ((x) <= NFC_COLUMN_MAX) + +#define IS_EXMC_NFC_PAGE(page, capacity_index) ((page) <= NFC_PAGE_MAX((capacity_index))) + +#define IS_PARAM_ALIGN_WORD(x) (IS_ADDR_ALIGN_WORD((x))) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Interrupt_Mask EXMC_NFC Interrupt Mask + * @{ + */ +#define EXMC_NFC_INT_MASK \ +( EXMC_NFC_INT_RB_BANK0 | \ + EXMC_NFC_INT_RB_BANK1 | \ + EXMC_NFC_INT_RB_BANK2 | \ + EXMC_NFC_INT_RB_BANK3 | \ + EXMC_NFC_INT_RB_BANK4 | \ + EXMC_NFC_INT_RB_BANK5 | \ + EXMC_NFC_INT_RB_BANK6 | \ + EXMC_NFC_INT_RB_BANK7 | \ + EXMC_NFC_INT_ECC_ERROR | \ + EXMC_NFC_INT_ECC_CALC_COMPLETION | \ + EXMC_NFC_INT_ECC_CORRECTABLE_ERR | \ + EXMC_NFC_INT_ECC_UNCORRECTABLE_ERR) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Flag_Mask EXMC_NFC Flag Mask + * @{ + */ +#define EXMC_NFC_FLAG_MASK \ +( EXMC_NFC_FLAG_RB_BANK0 | \ + EXMC_NFC_FLAG_RB_BANK1 | \ + EXMC_NFC_FLAG_RB_BANK2 | \ + EXMC_NFC_FLAG_RB_BANK3 | \ + EXMC_NFC_FLAG_RB_BANK4 | \ + EXMC_NFC_FLAG_RB_BANK5 | \ + EXMC_NFC_FLAG_RB_BANK6 | \ + EXMC_NFC_FLAG_RB_BANK7 | \ + EXMC_NFC_FLAG_ECC_ERR | \ + EXMC_NFC_FLAG_ECC_CALCULATING | \ + EXMC_NFC_FLAG_ECC_CALC_COMPLETION | \ + EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR | \ + EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Memory_Capacity_Index EXMC_NFC Memory Capacity Index + * @{ + */ +#define NFC_CAPACITY_INDEX_512MBIT (0UL) +#define NFC_CAPACITY_INDEX_1GBIT (1UL) +#define NFC_CAPACITY_INDEX_2GBIT (2UL) +#define NFC_CAPACITY_INDEX_4GBIT (3UL) +#define NFC_CAPACITY_INDEX_8GBIT (4UL) +#define NFC_CAPACITY_INDEX_16GBIT (5UL) +#define NFC_CAPACITY_INDEX_32GBIT (6UL) +#define NFC_CAPACITY_INDEX_64GBIT (7UL) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Command_Regster_Value EXMC_NFC Command Regster Value + * @{ + */ +/*!< Command value */ +#define NFC_CMD_VALUE(arg, bank, cmd) ((arg) | ((bank) << 8U) | (cmd)) + +/*!< Command: Read status */ +#define NFC_ADDR_VALUE(bank, addr) (0x40000000UL | ((bank) << 8U) | (addr)) + +/*!< Command: Read status */ +#define CMD_RESET(bank) (NFC_CMD_VALUE(0UL, (bank), EXMC_NFC_CMD_RESET)) + +/*!< Command: Read status */ +#define CMD_ASYNC_RESET(bank) (NFC_CMD_VALUE(0x82000000UL, (bank), EXMC_NFC_CMD_ASYNCHRONOUS_RST)) + +/*!< Command: Read status */ +#define CMD_RESET_LUN(bank) (NFC_CMD_VALUE(0x82000000UL, (bank), EXMC_NFC_CMD_RST_LUN)) + +/*!< Command: Read status */ +#define CMD_READ_STATUS(bank) (NFC_CMD_VALUE(0x81000000UL, (bank), EXMC_NFC_CMD_RD_STATUS)) + +/*!< Command: Read status */ +#define CMD_READ_STATUS_ENHANCED(bank) (NFC_CMD_VALUE(0x80000000UL, (bank), EXMC_NFC_CMD_RD_STATUS_ENHANCED)) + +/*!< Command: Read ID */ +#define CMD_READ_ID(bank) (NFC_CMD_VALUE(0x81000000UL, (bank), EXMC_NFC_CMD_RD_ID)) +#define CMD_READ_ID_ADDR(bank, addr) (NFC_ADDR_VALUE((bank), (addr))) + +/*!< Command: Read unique ID */ +#define CMD_READ_UNIQUEID(bank) (NFC_CMD_VALUE(0x83000000UL, (bank), EXMC_NFC_CMD_RD_UNIQUE_ID)) +#define CMD_READ_UNIQUEID_ADDR(bank) (NFC_ADDR_VALUE((bank), 0UL)) + +/*!< Command: Erase block */ +#define CMD_ERASE_BLOCK_1ST_CYCLE(bank) (NFC_CMD_VALUE(0x81000000UL, (bank), EXMC_NFC_CMD_BLK_ERASE_1ST)) +#define CMD_ERASE_BLOCK_2ND_CYCLE(bank) (NFC_CMD_VALUE(0x81000000UL, (bank), EXMC_NFC_CMD_BLK_ERASE_2ND)) + +/*!< Command: Read parameter page */ +#define CMD_READ_PARAMETER_PAGE(bank) (NFC_CMD_VALUE(0x83000000UL, (bank), EXMC_NFC_CMD_RD_PARAMETER_PAGE)) +#define CMD_READ_PARAMETER_PAGE_ADDR(bank) (NFC_ADDR_VALUE((bank), 0UL)) + +/*!< Command: Set feature */ +#define CMD_SET_FEATURE(bank) (NFC_CMD_VALUE(0x83000000UL, (bank), EXMC_NFC_CMD_SET_FEATURES)) +#define CMD_SET_FEATURE_ADDR(bank, addr) (NFC_ADDR_VALUE((bank), (addr))) + +/*!< Command: Get feature */ +#define CMD_GET_FEATURE(bank) (NFC_CMD_VALUE(0x83000000UL, (bank), EXMC_NFC_CMD_GET_FEATURES)) +#define CMD_GET_FEATURE_ADDR(bank, addr) (NFC_ADDR_VALUE((bank), (addr))) + +/*!< Command: Address cycle */ +#define CMD_ADDR_1ST_CYCLE(bank, ras) (NFC_ADDR_VALUE((bank), ((ras) & 0xFFUL))) +#define CMD_ADDR_2ND_CYCLE(bank, ras) (NFC_ADDR_VALUE((bank), (((ras) & 0xFF00UL) >> 8UL))) +#define CMD_ADDR_3RD_CYCLE(bank, ras) (NFC_ADDR_VALUE((bank), (((ras) & 0xFF0000UL) >> 16UL))) + +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_IDXR_Bit_Position EXMC_NFC IDXR Bit Position + * @{ + */ +#define EXMC_NFC_IDXR_COL_POS (0U) +#define EXMC_NFC_IDXR_2KPAGE_POS (12U) +#define EXMC_NFC_IDXR_512MBIT_BANK_POS (27U) +/** + * @} + */ + +/*!< NFC BACR regsiter: page field value */ +#define NFC_BACR_PAGE_VAL ((uint8_t)((READ_REG32_BIT(CM_NFC->BACR, NFC_BACR_PAGE) >> NFC_BACR_PAGE_POS) & 0x3UL)) + +/*!< NFC Page Size */ +#define NFC_PAGE_SIZE (1024UL << NFC_BACR_PAGE_VAL) + +/*!< NFC page max for the specified capacity */ +#define NFC_PAGE_MAX(capacity_index) ((1UL << (19U + (uint8_t)(capacity_index) - NFC_BACR_PAGE_VAL)) - 1UL) + +/*!< NFC column max */ +#define NFC_COLUMN_MAX ((1UL << (EXMC_NFC_IDXR_2KPAGE_POS + NFC_BACR_PAGE_VAL - 1U)) - 1UL) + +/*!< NFC Spare Size for user data */ +#define NFC_SPARE_SIZE_FOR_USER_DATA ((READ_REG32_BIT(CM_NFC->BACR, NFC_BACR_SCS) >> NFC_BACR_SCS_POS) << 2UL) + +/*!< NFC_ISTR register RBST bit mask */ +#define NFC_FLAG_RB_BANKx_MASK(bank) (EXMC_NFC_FLAG_RB_BANK0 << (EXMC_NFC_BANK7 & (bank))) + +/*!< IDX register mask for 64bit */ +#define NFC_NFC_ISTR_MASK (0xFF53UL) + +/*!< NFC_DATR for 32bit */ +#define NFC_DATR_REG32(x) (CM_NFC->DATR_BASE) + +/** + * @defgroup EXMC_NFC_ECC_Reference EXMC_NFC ECC Reference + * @{ + */ +/*!< NFC_SYND_REG for 32bit */ +#define NFC_SYND_REG32(sect, reg) (*((__IO uint32_t *)((uint32_t)(&(CM_NFC->ECC_SYND0_0)) + (((uint32_t)(sect)) << 4UL) + (((uint32_t)(reg)) << 2UL)))) + +/*!< NFC_ECCR_REG for 32bit */ +#define NFC_ECCR_REG32(sect) (*((__IO uint32_t *)((uint32_t)(&(CM_NFC->ECCR0)) + (((uint32_t)(sect)) << 2UL)))) + +/*!< NFC_SYND_MAX_Length (Unit: half-word ) */ +#define NFC_SYND_MAX_LEN (8U) + +/*!< NFC 1Bit ECC Error Bit Mask */ +#define NFC_1BIT_ECC_ERR_BIT_MASK (0x7U) + +/*!< NFC 1Bit ECC Error Byte Position */ +#define NFC_1BIT_ECC_ERR_BYTE_POS (3U) +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_IDXR_Register_Reference EXMC_NFC IDXR Register Reference + * @note capacity_index @ref EXMC_NFC_Memory_Capacity_Index + * @{ + */ +/*!< IDX register value for 64bit */ +#define NFC_IDXR_VAL(bank, page, col, capacity_index) \ +( (((uint64_t)(col)) << EXMC_NFC_IDXR_COL_POS) | \ + (((uint64_t)(page)) << (EXMC_NFC_IDXR_2KPAGE_POS + NFC_BACR_PAGE_VAL - 1U)) | \ + (((uint64_t)(bank)) << (EXMC_NFC_IDXR_512MBIT_BANK_POS + (uint8_t)(capacity_index)))) + +/*!< IDX register mask for 64bit */ +#define NFC_IDXR_MASK (0x1FFFFFFFFFULL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup EXMC_NFC_Local_Functions EXMC_NFC Local Functions + * @{ + */ + +/** + * @brief Get capacity size. + * @param None + * @retval Capacity index @ref EXMC_NFC_Memory_Capacity_Index + * - NFC_CAPACITY_INDEX_512MBIT: NFC device capacity 512MBit + * - NFC_CAPACITY_INDEX_1GBIT: NFC device capacity 1GBit + * - NFC_CAPACITY_INDEX_2GBIT: NFC device capacity 2GBit + * - NFC_CAPACITY_INDEX_4GBIT: NFC device capacity 4GBit + * - NFC_CAPACITY_INDEX_8GBIT: NFC device capacity 8GBit + * - NFC_CAPACITY_INDEX_16GBIT: NFC device capacity 16GBit + * - NFC_CAPACITY_INDEX_32GBIT: NFC device capacity 32GBit + * - NFC_CAPACITY_INDEX_64GBIT: NFC device capacity 64GBit + */ +static uint32_t EXMC_NFC_GetCapacityIndex(void) +{ + uint32_t u32Index; + const uint32_t u32BacrSize = READ_REG32_BIT(CM_NFC->BACR, NFC_BACR_SIZE); + + switch (u32BacrSize) { + case EXMC_NFC_BANK_CAPACITY_512MBIT: + u32Index = NFC_CAPACITY_INDEX_512MBIT; + break; + case EXMC_NFC_BANK_CAPACITY_1GBIT: + u32Index = NFC_CAPACITY_INDEX_1GBIT; + break; + case EXMC_NFC_BANK_CAPACITY_2GBIT: + u32Index = NFC_CAPACITY_INDEX_2GBIT; + break; + case EXMC_NFC_BANK_CAPACITY_4GBIT: + u32Index = NFC_CAPACITY_INDEX_4GBIT; + break; + case EXMC_NFC_BANK_CAPACITY_8GBIT: + u32Index = NFC_CAPACITY_INDEX_8GBIT; + break; + case EXMC_NFC_BANK_CAPACITY_16GBIT: + u32Index = NFC_CAPACITY_INDEX_16GBIT; + break; + case EXMC_NFC_BANK_CAPACITY_32GBIT: + u32Index = NFC_CAPACITY_INDEX_32GBIT; + break; + default: + u32Index = NFC_CAPACITY_INDEX_64GBIT; + break; + } + + return u32Index; +} + +/** + * @brief Wait the specified flag with timeout. + * @param [in] u32Flag The specified flag + * @arg EXMC_NFC_FLAG_RB_BANK0: NFC device bank 0 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK1: NFC device bank 1 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK2: NFC device bank 2 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK3: NFC device bank 3 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK4: NFC device bank 4 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK5: NFC device bank 5 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK6: NFC device bank 6 busy flag + * @arg EXMC_NFC_FLAG_RB_BANK7: NFC device bank 7 busy flag + * @arg EXMC_NFC_FLAG_ECC_ERR: ECC error + * @arg EXMC_NFC_FLAG_ECC_CALC_COMPLETION: Calculating ECC completely + * @arg EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR: ECC correctable error + * @arg EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR: ECC uncorrectable error + * @param enStatus The waiting flag status (SET or RESET). + * @param u32Timeout Timeout duration(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: Complete wait the expected status of the specified flags. + * - LL_ERR_TIMEOUT: Wait timeout. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +static int32_t EXMC_NFC_WaitFlagUntilTo(uint32_t u32Flag, en_flag_status_t enStatus, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32To = 0UL; + + DDL_ASSERT(IS_EXMC_NFC_FLAG(u32Flag)); + + while (EXMC_NFC_GetStatus(u32Flag) != enStatus) { + /* Block checking flag if timeout value is EXMC_NFC_MAX_TIMEOUT */ + if ((u32To > u32Timeout) && (u32Timeout < EXMC_NFC_MAX_TIMEOUT)) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + + u32To++; + } + + return i32Ret; +} + +/** + * @brief NFC read operation + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [in] u32Col The column address + * @param [out] au32Data The buffer for reading + * @param [in] u32NumWords The buffer size for words + * @param [in] enEccState Disable/enable ECC function + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer au32Data value is NULL or u32NumWords is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +static int32_t EXMC_NFC_Read(uint32_t u32Bank, uint32_t u32Page, uint32_t u32Col, + uint32_t au32Data[], uint32_t u32NumWords, + en_functional_state_t enEccState, uint32_t u32Timeout) +{ + uint32_t i; + uint64_t u64Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + const uint32_t u32CapacityIndex = EXMC_NFC_GetCapacityIndex(); + + if ((NULL != au32Data) && (u32NumWords > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_EXMC_NFC_PAGE(u32Page, u32CapacityIndex)); + DDL_ASSERT(IS_EXMC_NFC_COLUMN(u32Col)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enEccState)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank) | EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR | \ + EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR | EXMC_NFC_FLAG_ECC_CALC_COMPLETION | EXMC_NFC_FLAG_ECC_ERR); + + EXMC_NFC_EccCmd(enEccState); + + /* Read page step: + 1. Write 0x00000000 to NFC_CMDR + 2. Write NAND Flash address to NFC_IDXR0/1 + 3. Write 0x000000E0 to NFC_CMDR + 4. Wait RB signal until high level + 5. Read NFC_DATR + 6. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + + /* 1. Write 0x00000000 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_RD_1ST); + + /* 2. Write NAND Flash address to NFC_IDXR0/1 */ + u64Value = (NFC_IDXR_VAL(u32Bank, u32Page, u32Col, u32CapacityIndex) & NFC_IDXR_MASK); + WRITE_REG32(CM_NFC->IDXR0, (uint32_t)(u64Value & 0xFFFFFFFFUL)); + WRITE_REG32(CM_NFC->IDXR1, (uint32_t)(u64Value >> 32UL)); + + /* 3. Write 0x000000E0 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_RD_2ND); + + /* 4. Wait RB signal until high level */ + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + if (LL_OK == i32Ret) { + /* 5. Read NFC_DATR */ + for (i = 0UL; i < u32NumWords; i++) { + au32Data[i] = NFC_DATR_REG32(i); + } + + /* Clear Flag */ + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + if (ENABLE == enEccState) { + /* Write 0x00000023 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_CALCULATE_ECC); + + /* 4. Wait RB signal until high level */ + i32Ret = EXMC_NFC_WaitFlagUntilTo(EXMC_NFC_FLAG_ECC_CALCULATING, RESET, u32Timeout); + EXMC_NFC_EccCmd(DISABLE); + } + } + + /* 6. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief NFC write operation + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [in] u32Col The column address + * @param [in] au32Data The buffer for writing + * @param [in] u32NumWords The buffer size for words + * @param [in] enEccState Disable/enable ECC function + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer au32Data value is NULL or u32NumWords is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +static int32_t EXMC_NFC_Write(uint32_t u32Bank, uint32_t u32Page, uint32_t u32Col, + const uint32_t au32Data[], uint32_t u32NumWords, + en_functional_state_t enEccState, uint32_t u32Timeout) +{ + uint32_t i; + uint64_t u64Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + const uint32_t u32CapacityIndex = EXMC_NFC_GetCapacityIndex(); + + if ((NULL != au32Data) && (u32NumWords > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_EXMC_NFC_PAGE(u32Page, u32CapacityIndex)); + DDL_ASSERT(IS_EXMC_NFC_COLUMN(u32Col)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enEccState)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank) | EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR | \ + EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR | EXMC_NFC_FLAG_ECC_CALC_COMPLETION | EXMC_NFC_FLAG_ECC_ERR); + + EXMC_NFC_EccCmd(enEccState); + + /* Write page step: + 1. Write 0x00000080 to NFC_CMDR + 2. Write NAND Flash address to NFC_IDXR0/1 + 3. Write NFC_DATR + 4. Write 0x00000010 to NFC_CMDR + 5. Wait RB signal until high level + 6. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + + /* 1. Write 0x00000080 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_PAGE_PROGRAM_1ST); + + /* 2. Write NAND Flash address to NFC_IDXR0/1 */ + u64Value = (NFC_IDXR_VAL(u32Bank, u32Page, u32Col, u32CapacityIndex) & NFC_IDXR_MASK); + WRITE_REG32(CM_NFC->IDXR0, (uint32_t)(u64Value & 0xFFFFFFFFUL)); + WRITE_REG32(CM_NFC->IDXR1, (uint32_t)(u64Value >> 32UL)); + + /* 3. Write NFC_DATR */ + for (i = 0UL; i < u32NumWords; i++) { + NFC_DATR_REG32(i) = au32Data[i]; + } + + /* 4. Write 0x00000010 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_PAGE_PROGRAM_2ND); + + /* 5. Wait RB signal until high level */ + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + + /* Write 0x000000FE to NFC_CMDR, and invalidate CE */ + EXMC_NFC_DeselectChip(); + + if (ENABLE == enEccState) { + EXMC_NFC_EccCmd(DISABLE); + } + } + + return i32Ret; +} + +/** + * @} + */ + +/** + * @defgroup EXMC_NFC_Global_Functions EXMC_NFC Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_exmc_nfc_init_t to default values + * @param [out] pstcNfcInit Pointer to a @ref stc_exmc_nfc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcNfcInit value is NULL. + */ +int32_t EXMC_NFC_StructInit(stc_exmc_nfc_init_t *pstcNfcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcNfcInit) { + pstcNfcInit->stcBaseConfig.u32CapacitySize = EXMC_NFC_BANK_CAPACITY_8GBIT; + pstcNfcInit->stcBaseConfig.u32MemoryWidth = EXMC_NFC_MEMORY_WIDTH_8BIT; + pstcNfcInit->stcBaseConfig.u32BankNum = EXMC_NFC_4BANKS; + pstcNfcInit->stcBaseConfig.u32PageSize = EXMC_NFC_PAGE_SIZE_2KBYTE; + pstcNfcInit->stcBaseConfig.u32WriteProtect = EXMC_NFC_WR_PROTECT_ENABLE; + pstcNfcInit->stcBaseConfig.u32EccMode = EXMC_NFC_1BIT_ECC; + pstcNfcInit->stcBaseConfig.u32RowAddrCycle = EXMC_NFC_3_ROW_ADDR_CYCLE; + pstcNfcInit->stcBaseConfig.u8SpareSizeForUserData = 0U; + + pstcNfcInit->stcTimingReg0.u32TS = 0x02UL; + pstcNfcInit->stcTimingReg0.u32TWP = 0x02UL; + pstcNfcInit->stcTimingReg0.u32TRP = 0x03UL; + pstcNfcInit->stcTimingReg0.u32TH = 0x03UL; + + pstcNfcInit->stcTimingReg1.u32TWH = 0x03UL; + pstcNfcInit->stcTimingReg1.u32TRH = 0x03UL; + pstcNfcInit->stcTimingReg1.u32TRR = 0x02UL; + pstcNfcInit->stcTimingReg1.u32TWB = 0x28UL; + + pstcNfcInit->stcTimingReg2.u32TCCS = 0x03UL; + pstcNfcInit->stcTimingReg2.u32TWTR = 0x0DUL; + pstcNfcInit->stcTimingReg2.u32TRTW = 0x05UL; + pstcNfcInit->stcTimingReg2.u32TADL = 0x03UL; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize EXMC_NFC function. + * @param [in] pstcNfcInit Pointer to a @ref stc_exmc_nfc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcNfcInit value is NULL. + */ +int32_t EXMC_NFC_Init(const stc_exmc_nfc_init_t *pstcNfcInit) +{ + uint32_t u32RegVal; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcNfcInit) { + DDL_ASSERT(IS_EXMC_NFC_BANK_CAPACITY(pstcNfcInit->stcBaseConfig.u32CapacitySize)); + DDL_ASSERT(IS_EXMC_NFC_MEMORY_WIDTH(pstcNfcInit->stcBaseConfig.u32MemoryWidth)); + DDL_ASSERT(IS_EXMC_NFC_BANK_NUM(pstcNfcInit->stcBaseConfig.u32BankNum)); + DDL_ASSERT(IS_EXMC_NFC_PAGE_SIZE(pstcNfcInit->stcBaseConfig.u32PageSize)); + DDL_ASSERT(IS_EXMC_NFC_WR_PROTECT(pstcNfcInit->stcBaseConfig.u32WriteProtect)); + DDL_ASSERT(IS_EXMC_NFC_ECC_MD(pstcNfcInit->stcBaseConfig.u32EccMode)); + DDL_ASSERT(IS_EXMC_NFC_ROW_ADDR_CYCLES(pstcNfcInit->stcBaseConfig.u32RowAddrCycle)); + + DDL_ASSERT(IS_EXMC_NFC_TIMING_TS(pstcNfcInit->stcTimingReg0.u32TS)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TWP(pstcNfcInit->stcTimingReg0.u32TWP)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TRP(pstcNfcInit->stcTimingReg0.u32TRP)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TH(pstcNfcInit->stcTimingReg0.u32TH)); + + DDL_ASSERT(IS_EXMC_NFC_TIMING_TWH(pstcNfcInit->stcTimingReg1.u32TWH)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TRH(pstcNfcInit->stcTimingReg1.u32TRH)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TRR(pstcNfcInit->stcTimingReg1.u32TRR)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TWB(pstcNfcInit->stcTimingReg1.u32TWB)); + + DDL_ASSERT(IS_EXMC_NFC_TIMING_TCCS(pstcNfcInit->stcTimingReg2.u32TCCS)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TWTR(pstcNfcInit->stcTimingReg2.u32TWTR)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TRTW(pstcNfcInit->stcTimingReg2.u32TRTW)); + DDL_ASSERT(IS_EXMC_NFC_TIMING_TADL(pstcNfcInit->stcTimingReg2.u32TADL)); + + /* Set NFC open-page.*/ + WRITE_REG32(CM_PERIC->NFC_STCR, pstcNfcInit->u32OpenPage); + + /* Disable hardware ECC.*/ + WRITE_REG32(CM_NFC->IENR, 0x00000080UL); + + /* Clear flag.*/ + WRITE_REG32(CM_NFC->ISTR, 0x00000000UL); + + /* Set NFC base configure.*/ + u32RegVal = (pstcNfcInit->stcBaseConfig.u32CapacitySize | pstcNfcInit->stcBaseConfig.u32MemoryWidth | \ + pstcNfcInit->stcBaseConfig.u32BankNum | pstcNfcInit->stcBaseConfig.u32PageSize | \ + pstcNfcInit->stcBaseConfig.u32WriteProtect | pstcNfcInit->stcBaseConfig.u32EccMode | \ + pstcNfcInit->stcBaseConfig.u32RowAddrCycle | \ + (((uint32_t)pstcNfcInit->stcBaseConfig.u8SpareSizeForUserData) << NFC_BACR_SCS_POS)); + WRITE_REG32(CM_NFC->BACR, u32RegVal); + + /* Set NFC timing register 0.*/ + u32RegVal = ((pstcNfcInit->stcTimingReg0.u32TS << NFC_TMCR0_TS_POS) | \ + (pstcNfcInit->stcTimingReg0.u32TWP << NFC_TMCR0_TWP_POS) | \ + (pstcNfcInit->stcTimingReg0.u32TRP << NFC_TMCR0_TRP_POS) | \ + (pstcNfcInit->stcTimingReg0.u32TH << NFC_TMCR0_TH_POS)); + WRITE_REG32(CM_NFC->TMCR0, u32RegVal); + + /* Set NFC timing register 1.*/ + u32RegVal = ((pstcNfcInit->stcTimingReg1.u32TWH << NFC_TMCR1_TWH_POS) | \ + (pstcNfcInit->stcTimingReg1.u32TRH << NFC_TMCR1_TRH_POS) | \ + (pstcNfcInit->stcTimingReg1.u32TRR << NFC_TMCR1_TRR_POS) | \ + (pstcNfcInit->stcTimingReg1.u32TWB << NFC_TMCR1_TWB_POS)); + WRITE_REG32(CM_NFC->TMCR1, u32RegVal); + + /* Set NFC timing register 2.*/ + u32RegVal = ((pstcNfcInit->stcTimingReg2.u32TCCS << NFC_TMCR2_TCCS_POS) | \ + (pstcNfcInit->stcTimingReg2.u32TWTR << NFC_TMCR2_TWTR_POS) | \ + (pstcNfcInit->stcTimingReg2.u32TRTW << NFC_TMCR2_TRTW_POS) | \ + (pstcNfcInit->stcTimingReg2.u32TADL << NFC_TMCR2_TADL_POS)); + WRITE_REG32(CM_NFC->TMCR2, u32RegVal); + + /* De-select NFC bank */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_DESELECT_CHIP); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize EXMC_NFC function. + * @param None + * @retval None + */ +void EXMC_NFC_DeInit(void) +{ + WRITE_REG32(CM_NFC->BACR, 0x00002187UL); + WRITE_REG32(CM_NFC->IENR, 0x00000080UL); + WRITE_REG32(CM_NFC->ISTR, 0x00000000UL); + WRITE_REG32(CM_NFC->TMCR0, 0x03030202UL); + WRITE_REG32(CM_NFC->TMCR1, 0x28080303UL); + WRITE_REG32(CM_NFC->TMCR2, 0x03050D03UL); +} + +/** + * @brief Enable/disable NFC. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_NFC_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_PERIC->NFC_ENAR, PERIC_NFC_ENAR_NFCEN); + } else { + CLR_REG32_BIT(CM_PERIC->NFC_ENAR, PERIC_NFC_ENAR_NFCEN); + } +} + +/** + * @brief Enable/disable NFC ECC function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_NFC_EccCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_NFC->IENR, NFC_IENR_ECCDIS); + } else { + SET_REG32_BIT(CM_NFC->IENR, NFC_IENR_ECCDIS); + } +} + +/** + * @brief Enable/disable NFC write protection function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_NFC_WriteProtectCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(CM_NFC->BACR, NFC_BACR_WP); + } else { + SET_REG32_BIT(CM_NFC->BACR, NFC_BACR_WP); + } +} + +/** + * @brief Enable or disable the specified NFC interrupt + * @param [in] u16IntType The specified interrupt + * This parameter can be any composed value of the macros group @ref EXMC_NFC_Interrupt + * @arg EXMC_NFC_INT_RB_BANK0: NFC bank 0 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK1: NFC bank 1 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK2: NFC bank 2 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK3: NFC bank 3 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK4: NFC bank 4 device ready flag + * @arg EXMC_NFC_INT_RB_BANK5: NFC bank 5 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK6: NFC bank 6 device ready interrupt + * @arg EXMC_NFC_INT_RB_BANK7: NFC bank 7 device ready interrupt + * @arg EXMC_NFC_INT_ECC_ERROR: ECC error interrupt + * @arg EXMC_NFC_INT_ECC_CALC_COMPLETION: Calculating ECC completely interrupt + * @arg EXMC_NFC_INT_ECC_CORRECTABLE_ERR: ECC correctable error interrupt + * @arg EXMC_NFC_INT_ECC_UNCORRECTABLE_ERR: ECC uncorrectable error interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_NFC_IntCmd(uint16_t u16IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_EXMC_NFC_INT(u16IntType)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(CM_NFC->IENR, u16IntType); + } else { + CLR_REG16_BIT(CM_NFC->IENR, u16IntType); + } +} + +/** + * @brief Get the specified flag status. + * @param [in] u32Flag The specified flag + * This parameter can be any composed value of the macros group @ref EXMC_NFC_Flag + * @arg EXMC_NFC_FLAG_RB_BANK0: NFC bank 0 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK1: NFC bank 1 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK2: NFC bank 2 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK3: NFC bank 3 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK4: NFC bank 4 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK5: NFC bank 5 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK6: NFC bank 6 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK7: NFC bank 7 device ready flag + * @arg EXMC_NFC_FLAG_ECC_ERR: ECC error + * @arg EXMC_NFC_FLAG_ECC_CALC_COMPLETION: Calculate ECC completely + * @arg EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR: ECC correctable error + * @arg EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR: ECC uncorrectable error + * @arg EXMC_NFC_FLAG_ECC_CALCULATING: Calculating ECC + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EXMC_NFC_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enStatus1 = RESET; + en_flag_status_t enStatus2 = RESET; + + DDL_ASSERT(IS_EXMC_NFC_FLAG(u32Flag)); + + if (0UL != (u32Flag & NFC_NFC_ISTR_MASK)) { + if (0UL != READ_REG32_BIT(CM_NFC->ISTR, (u32Flag & NFC_NFC_ISTR_MASK))) { + enStatus1 = SET; + } + } + + if (0UL != (u32Flag & EXMC_NFC_FLAG_ECC_CALCULATING)) { + if (0UL != READ_REG32_BIT(CM_PERIC->NFC_STSR, PERIC_NFC_STSR_PECC)) { + enStatus2 = SET; + } + } + + return (((SET == enStatus1) || (SET == enStatus2)) ? SET : RESET); +} + +/** + * @brief Clear the specified flag. + * @param [in] u32Flag The specified flag + * This parameter can be any composed value of the following values: + * @arg EXMC_NFC_FLAG_RB_BANK0: NFC bank 0 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK1: NFC bank 1 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK2: NFC bank 2 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK3: NFC bank 3 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK4: NFC bank 4 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK5: NFC bank 5 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK6: NFC bank 6 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK7: NFC bank 7 device ready flag + * @arg EXMC_NFC_FLAG_ECC_ERR: ECC error + * @arg EXMC_NFC_FLAG_ECC_CALC_COMPLETION: Calculating ECC completely + * @arg EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR: ECC correctable error + * @arg EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR: ECC uncorrectable error + * @retval None + */ +void EXMC_NFC_ClearStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_EXMC_NFC_FLAG(u32Flag)); + + CLR_REG32_BIT(CM_NFC->ISTR, u32Flag); +} + +/** + * @brief Get the interrupt result status. + * @param [in] u32Flag The specified flag + * This parameter can be any composed value of the following values: + * @arg EXMC_NFC_FLAG_RB_BANK0: NFC bank 0 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK1: NFC bank 1 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK2: NFC bank 2 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK3: NFC bank 3 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK4: NFC bank 4 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK5: NFC bank 5 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK6: NFC bank 6 device ready flag + * @arg EXMC_NFC_FLAG_RB_BANK7: NFC bank 7 device ready flag + * @arg EXMC_NFC_FLAG_ECC_ERR: ECC error + * @arg EXMC_NFC_FLAG_ECC_CALC_COMPLETION: Calculating ECC completely + * @arg EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR: ECC correctable error + * @arg EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR: ECC uncorrectable error + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t EXMC_NFC_GetIntResultStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_EXMC_NFC_FLAG(u32Flag)); + + return ((READ_REG32_BIT(CM_NFC->IRSR, u32Flag) > 0UL) ? SET : RESET); +} + +/** + * @brief Get the 1BIT ECC result of the specified section. + * @param [in] u32Section The specified section + * This parameter can be one of the macros group @ref EXMC_NFC_ECC_Section + * @arg EXMC_NFC_ECC_SECTION0: ECC section 0 + * @arg EXMC_NFC_ECC_SECTION1: ECC section 1 + * @arg EXMC_NFC_ECC_SECTION2: ECC section 2 + * @arg EXMC_NFC_ECC_SECTION3: ECC section 3 + * @arg EXMC_NFC_ECC_SECTION4: ECC section 4 + * @arg EXMC_NFC_ECC_SECTION5: ECC section 5 + * @arg EXMC_NFC_ECC_SECTION6: ECC section 6 + * @arg EXMC_NFC_ECC_SECTION7: ECC section 7 + * @arg EXMC_NFC_ECC_SECTION8: ECC section 8 + * @arg EXMC_NFC_ECC_SECTION9: ECC section 9 + * @arg EXMC_NFC_ECC_SECTION10: ECC section 10 + * @arg EXMC_NFC_ECC_SECTION11: ECC section 11 + * @arg EXMC_NFC_ECC_SECTION12: ECC section 12 + * @arg EXMC_NFC_ECC_SECTION13: ECC section 13 + * @arg EXMC_NFC_ECC_SECTION14: ECC section 14 + * @arg EXMC_NFC_ECC_SECTION15: ECC section 15 + * @retval Return one of the macros group @ref EXMC_NFC_1Bit_ECC_Result + * - EXMC_NFC_1BIT_ECC_NONE_ERR: None error + * - EXMC_NFC_1BIT_ECC_SINGLE_BIT_ERR: Single bit error + * - EXMC_NFC_1BIT_ECC_MULTIPLE_BITS_ERR: Multiple bit error + */ +uint32_t EXMC_NFC_Get1BitEccResult(uint32_t u32Section) +{ + DDL_ASSERT(IS_EXMC_NFC_SECTION(u32Section)); + + return READ_REG32_BIT(NFC_ECCR_REG32(u32Section), (NFC_ECCR_SE | NFC_ECCR_ME)); +} + +/** + * @brief Get the 1BIT ECC error bit of the specified section. + * @param [in] u32Section The specified section + * This parameter can be one of the macros group @ref EXMC_NFC_ECC_Section + * @arg EXMC_NFC_ECC_SECTION0: ECC section 0 + * @arg EXMC_NFC_ECC_SECTION1: ECC section 1 + * @arg EXMC_NFC_ECC_SECTION2: ECC section 2 + * @arg EXMC_NFC_ECC_SECTION3: ECC section 3 + * @arg EXMC_NFC_ECC_SECTION4: ECC section 4 + * @arg EXMC_NFC_ECC_SECTION5: ECC section 5 + * @arg EXMC_NFC_ECC_SECTION6: ECC section 6 + * @arg EXMC_NFC_ECC_SECTION7: ECC section 7 + * @arg EXMC_NFC_ECC_SECTION8: ECC section 8 + * @arg EXMC_NFC_ECC_SECTION9: ECC section 9 + * @arg EXMC_NFC_ECC_SECTION10: ECC section 10 + * @arg EXMC_NFC_ECC_SECTION11: ECC section 11 + * @arg EXMC_NFC_ECC_SECTION12: ECC section 12 + * @arg EXMC_NFC_ECC_SECTION13: ECC section 13 + * @arg EXMC_NFC_ECC_SECTION14: ECC section 14 + * @arg EXMC_NFC_ECC_SECTION15: ECC section 15 + * @retval Return one of the macros group @ref EXMC_NFC_1Bit_ECC_Error_Bit_Location + * - EXMC_NFC_1BIT_ECC_ERR_BIT0: Bit0 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT1: Bit1 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT2: Bit2 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT3: Bit3 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT4: Bit4 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT5: Bit5 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT6: Bit6 error + * - EXMC_NFC_1BIT_ECC_ERR_BIT7: Bit7 error + */ +uint32_t EXMC_NFC_Get1BitEccErrBitLocation(uint32_t u32Section) +{ + DDL_ASSERT(IS_EXMC_NFC_SECTION(u32Section)); + + return READ_REG32_BIT(NFC_ECCR_REG32(u32Section), NFC_1BIT_ECC_ERR_BIT_MASK); +} + +/** + * @brief Get the 1BIT ECC error byte of the specified section. + * @param [in] u32Section The specified section + * This parameter can be one of the macros group @ref EXMC_NFC_ECC_Section + * @arg EXMC_NFC_ECC_SECTION0: ECC section 0 + * @arg EXMC_NFC_ECC_SECTION1: ECC section 1 + * @arg EXMC_NFC_ECC_SECTION2: ECC section 2 + * @arg EXMC_NFC_ECC_SECTION3: ECC section 3 + * @arg EXMC_NFC_ECC_SECTION4: ECC section 4 + * @arg EXMC_NFC_ECC_SECTION5: ECC section 5 + * @arg EXMC_NFC_ECC_SECTION6: ECC section 6 + * @arg EXMC_NFC_ECC_SECTION7: ECC section 7 + * @arg EXMC_NFC_ECC_SECTION8: ECC section 8 + * @arg EXMC_NFC_ECC_SECTION9: ECC section 9 + * @arg EXMC_NFC_ECC_SECTION10: ECC section 10 + * @arg EXMC_NFC_ECC_SECTION11: ECC section 11 + * @arg EXMC_NFC_ECC_SECTION12: ECC section 12 + * @arg EXMC_NFC_ECC_SECTION13: ECC section 13 + * @arg EXMC_NFC_ECC_SECTION14: ECC section 14 + * @arg EXMC_NFC_ECC_SECTION15: ECC section 15 + * @retval Return the 1BIT ECC error byte. + */ +uint32_t EXMC_NFC_Get1BitEccErrByteLocation(uint32_t u32Section) +{ + DDL_ASSERT(IS_EXMC_NFC_SECTION(u32Section)); + + return (READ_REG32_BIT(NFC_ECCR_REG32(u32Section), NFC_ECCR_ERRLOC) >> NFC_1BIT_ECC_ERR_BYTE_POS); +} + +/** + * @brief Set NFC spare area size. + * @param [in] u8SpareSizeForUserData NFC spare area size for user data + * @retval None + */ +void EXMC_NFC_SetSpareAreaSize(uint8_t u8SpareSizeForUserData) +{ + MODIFY_REG32(CM_NFC->BACR, NFC_BACR_SCS, ((((uint32_t)u8SpareSizeForUserData) << NFC_BACR_SCS_POS) & NFC_BACR_SCS)); +} + +/** + * @brief Set NFC ECC mode. + * @param [in] u32EccMode ECC mode + * This parameter can be one of the macros group @ref EXMC_NFC_ECC_Mode + * @arg EXMC_NFC_1BIT_ECC: 1 bit ECC + * @arg EXMC_NFC_4BIT_ECCS: 4 bit ECC + * @retval None + */ +void EXMC_NFC_SetEccMode(uint32_t u32EccMode) +{ + DDL_ASSERT(IS_EXMC_NFC_ECC_MD(u32EccMode)); + + MODIFY_REG32(CM_NFC->BACR, NFC_BACR_ECCM, u32EccMode); +} + +/** + * @brief Get the 4 bits ECC syndrome register value. + * @param [in] u32Section The syndrome section + * This parameter can be one of the macros group @ref EXMC_NFC_ECC_Section + * @arg EXMC_NFC_ECC_SECTION0: ECC section 0 + * @arg EXMC_NFC_ECC_SECTION1: ECC section 1 + * @arg EXMC_NFC_ECC_SECTION2: ECC section 2 + * @arg EXMC_NFC_ECC_SECTION3: ECC section 3 + * @arg EXMC_NFC_ECC_SECTION4: ECC section 4 + * @arg EXMC_NFC_ECC_SECTION5: ECC section 5 + * @arg EXMC_NFC_ECC_SECTION6: ECC section 6 + * @arg EXMC_NFC_ECC_SECTION7: ECC section 7 + * @arg EXMC_NFC_ECC_SECTION8: ECC section 8 + * @arg EXMC_NFC_ECC_SECTION9: ECC section 9 + * @arg EXMC_NFC_ECC_SECTION10: ECC section 10 + * @arg EXMC_NFC_ECC_SECTION11: ECC section 11 + * @arg EXMC_NFC_ECC_SECTION12: ECC section 12 + * @arg EXMC_NFC_ECC_SECTION13: ECC section 13 + * @arg EXMC_NFC_ECC_SECTION14: ECC section 14 + * @arg EXMC_NFC_ECC_SECTION15: ECC section 15 + * @param [out] au16Synd The syndrome value + * @param [in] u8Len The length to be read(unit: half-word) + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer au16Synd value is NULL or u8Len is out of range. + * @note u8Len value don't be greater than 8 + */ +int32_t EXMC_NFC_GetSyndrome(uint32_t u32Section, uint16_t au16Synd[], uint8_t u8Len) +{ + uint8_t i; + uint32_t u32SyndVal; + uint8_t u8LoopWords; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != au16Synd) && (u8Len <= NFC_SYND_MAX_LEN)) { + DDL_ASSERT(IS_EXMC_NFC_SECTION(u32Section)); + + u8LoopWords = (u8Len >> 1U); + for (i = 0U; i < u8LoopWords; i++) { + u32SyndVal = READ_REG32(NFC_SYND_REG32(u32Section, i)); + RW_MEM16(&au16Synd[i * 2U]) = (uint16_t)(u32SyndVal); + RW_MEM16(&au16Synd[i * 2U + 1U ]) = (uint16_t)(u32SyndVal >> 16U); + } + + if ((u8Len % 2U) != 0U) { + u32SyndVal = READ_REG32(NFC_SYND_REG32(u32Section, i)); + RW_MEM16(&au16Synd[i * 2U]) = (uint16_t)(u32SyndVal); + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Read NFC device status + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @retval NFC device status + */ +uint32_t EXMC_NFC_ReadStatus(uint32_t u32Bank) +{ + uint32_t u32Status; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + /* Write 0x81000M70 to NFC_CMDR, M = bank number */ + WRITE_REG32(CM_NFC->CMDR, CMD_READ_STATUS(u32Bank)); + + u32Status = READ_REG32(CM_NFC->DATR_BASE); + + EXMC_NFC_DeselectChip(); + + return u32Status; +} + +/** + * @brief Read status enhanced + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32RowAddr The row address + * @retval NFC device status enhanced + */ +uint32_t EXMC_NFC_ReadStatusEnhanced(uint32_t u32Bank, uint32_t u32RowAddr) +{ + uint32_t u32Status; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + /* Erase block step: + 1. Write 0x81000M78 to NFC_CMDR, M = bank number + 2. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the lowest bytes of Row address + 3. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the middle bytes of Row address + 4. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the highest bytes of Row address + 5. Read Data Register */ + WRITE_REG32(CM_NFC->CMDR, CMD_READ_STATUS_ENHANCED(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_1ST_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_2ND_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_3RD_CYCLE(u32Bank, u32RowAddr)); + + u32Status = READ_REG32(CM_NFC->DATR_BASE); + + EXMC_NFC_DeselectChip(); + + return u32Status; +} + +/** + * @brief Reset NFC device + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Reset timeout. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_Reset(uint32_t u32Bank, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Reset step: + 1. Write 0x00000MFF to NFC_CMDR, M = bank number + 2. Wait RB signal until high level */ + WRITE_REG32(CM_NFC->CMDR, CMD_RESET(u32Bank)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + + EXMC_NFC_DeselectChip(); + + return i32Ret; +} + +/** + * @brief Asynchronous reset + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Reset timeout. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_AsyncReset(uint32_t u32Bank, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Reset step: + 1. Write 0x00000MFC to NFC_CMDR, M = bank number + 2. Wait RB signal until high level */ + WRITE_REG32(CM_NFC->CMDR, CMD_ASYNC_RESET(u32Bank)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + EXMC_NFC_DeselectChip(); + return i32Ret; +} + +/** + * @brief Reset lun of NFC device + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32RowAddr The row address + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Reset timeout. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_ResetLun(uint32_t u32Bank, uint32_t u32RowAddr, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Reset lun step: + 1. Write 0x82000MFA to NFC_CMDR, M = bank number + 2. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the lowest bytes of Row address + 3. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the middle bytes of Row address + 4. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the highest bytes of Row address + 5. Wait RB signal until high level */ + WRITE_REG32(CM_NFC->CMDR, CMD_RESET_LUN(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_1ST_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_2ND_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_3RD_CYCLE(u32Bank, u32RowAddr)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + return i32Ret; +} + +/** + * @brief Read ID + * @param [in] u32Bank The specified bank + * This parameter can be one of the following values: + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32IdAddr The address + * @param [in] au8DevId The id buffer + * @param [in] u32NumBytes The number of bytes to read + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Read timeout. + * - LL_ERR_INVD_PARAM: The pointer au8DevId value is NULL or u32NumBytes value is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_ReadId(uint32_t u32Bank, uint32_t u32IdAddr, + uint8_t au8DevId[], uint32_t u32NumBytes, uint32_t u32Timeout) +{ + uint32_t i; + uint64_t u64Value; + const uint32_t u32LoopWords = u32NumBytes / 4UL; + const uint32_t u32RemainBytes = u32NumBytes % 4UL; + uint32_t u32TmpId; + uint32_t u32CapacityIndex; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != au8DevId) && (u32NumBytes > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(u32IdAddr <= 0xFFUL); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank) | EXMC_NFC_FLAG_ECC_UNCORRECTABLE_ERR | \ + EXMC_NFC_FLAG_ECC_CORRECTABLE_ERR | EXMC_NFC_FLAG_ECC_CALC_COMPLETION | \ + EXMC_NFC_FLAG_ECC_ERR); + + /* 1. Write 0x00000000 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_RD_1ST); + + /* 2. Write NAND Flash address to NFC_IDXR0/1 */ + u32CapacityIndex = EXMC_NFC_GetCapacityIndex(); + u64Value = (NFC_IDXR_VAL(u32Bank, 0UL, 0UL, u32CapacityIndex) & NFC_IDXR_MASK); + WRITE_REG32(CM_NFC->IDXR0, (uint32_t)(u64Value & 0xFFFFFFFFUL)); + WRITE_REG32(CM_NFC->IDXR1, (uint32_t)(u64Value >> 32U)); + + /* 3. Write 0x000000E0 to NFC_CMDR */ + WRITE_REG32(CM_NFC->CMDR, EXMC_NFC_CMD_RD_2ND); + + /* 4. Wait RB signal until high level */ + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + if (LL_OK == i32Ret) { + /* Read Id step: + 1. Write 0x81000M90 to NFC_CMDR, M = bank number + 2. Write 0x40000MAB to NFC_CMDR, M = bank number, AB=ID address + 3. Read NFC_DATR + 4. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + WRITE_REG32(CM_NFC->CMDR, CMD_READ_ID(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_READ_ID_ADDR(u32Bank, u32IdAddr)); + for (i = 0UL; i < u32LoopWords; i++) { + u32TmpId = NFC_DATR_REG32(i); + (void)memcpy(&au8DevId[i * 4UL], &u32TmpId, 4UL); + } + + if (u32RemainBytes > 0UL) { + u32TmpId = NFC_DATR_REG32(i); + (void)memcpy(&au8DevId[i * 4UL], &u32TmpId, u32RemainBytes); + } + + i32Ret = LL_OK; + } + + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief Read Unique ID + * @param [in] u32Bank The specified bank + * This parameter can be one of the following values: + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] au32UniqueId The id buffer + * @param [in] u8NumWords The number of words to read + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Read timeout. + * - LL_ERR_INVD_PARAM: The pointer au32UniqueId value is NULL or u8NumWords value is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT + */ +int32_t EXMC_NFC_ReadUniqueId(uint32_t u32Bank, uint32_t au32UniqueId[], uint8_t u8NumWords, uint32_t u32Timeout) +{ + uint8_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != au32UniqueId) && (u8NumWords > 0U)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Read Id step: + 1. Write 0x81000M90 to NFC_CMDR, M = bank number + 2. Write 0x40000M00 to NFC_CMDR, M = bank number, AB=ID address + 3. Read NFC_DATR + 4. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + WRITE_REG32(CM_NFC->CMDR, CMD_READ_UNIQUEID(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_READ_UNIQUEID_ADDR(u32Bank)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + if (LL_OK == i32Ret) { + for (i = 0U; i < u8NumWords; i++) { + au32UniqueId[i] = NFC_DATR_REG32(i); + } + } + + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief Read parameter page + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] au32Data The data buffer + * @param [in] u16NumWords The number of words to read + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Read timeout. + * - LL_ERR_INVD_PARAM: The pointer au32Data value is NULL or u16NumWords value is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_ReadParameterPage(uint32_t u32Bank, + uint32_t au32Data[], uint16_t u16NumWords, uint32_t u32Timeout) +{ + uint16_t i; + int32_t i32Ret = LL_ERR; + + if ((NULL != au32Data) && (u16NumWords > 0U)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Read parameter page step: + 1. Write 0x81000MEC to NFC_CMDR, M = bank number + 2. Write 0x40000M00 to NFC_CMDR, M = bank number + 3. Read NFC_DATR + 4. Write 0x000000FE to NFC_CMDR, and invalidate CE */ + WRITE_REG32(CM_NFC->CMDR, CMD_READ_PARAMETER_PAGE(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_READ_PARAMETER_PAGE_ADDR(u32Bank)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + if (LL_OK == i32Ret) { + for (i = 0U; i < u16NumWords; i++) { + au32Data[i] = NFC_DATR_REG32(i); + } + } + + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief Set feature + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u8FeatrueAddr The featrue address + * @param [in] au32Data The data buffer + * @param [in] u8NumWords The number of words to set + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Set timeout. + * - LL_ERR_INVD_PARAM: The pointer au32Data value is NULL or u8NumWords value is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_SetFeature(uint32_t u32Bank, uint8_t u8FeatrueAddr, + const uint32_t au32Data[], uint8_t u8NumWords, uint32_t u32Timeout) +{ + uint8_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != au32Data) && (u8NumWords > 0U)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + WRITE_REG32(CM_NFC->CMDR, CMD_SET_FEATURE(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_SET_FEATURE_ADDR(u32Bank, u8FeatrueAddr)); + + for (i = 0U; i < u8NumWords; i++) { + NFC_DATR_REG32(i) = au32Data[i]; + } + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief Get feature + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u8FeatrueAddr The featrue address + * @param [out] au32Data The data buffer + * @param [in] u8NumWords The number of words to get + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Get timeout. + * - LL_ERR_INVD_PARAM: The pointer au32Data value is NULL or u8NumWords value is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_GetFeature(uint32_t u32Bank, uint8_t u8FeatrueAddr, + uint32_t au32Data[], uint8_t u8NumWords, uint32_t u32Timeout) +{ + uint8_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != au32Data) && (u8NumWords > 0U)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + WRITE_REG32(CM_NFC->CMDR, CMD_GET_FEATURE(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_GET_FEATURE_ADDR(u32Bank, u8FeatrueAddr)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + if (LL_OK == i32Ret) { + for (i = 0U; i < u8NumWords; i++) { + au32Data[i] = NFC_DATR_REG32(i); + } + } + + EXMC_NFC_DeselectChip(); + } + + return i32Ret; +} + +/** + * @brief Erase NFC device block + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32RowAddr The row address + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Erase timeout. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT. + */ +int32_t EXMC_NFC_EraseBlock(uint32_t u32Bank, uint32_t u32RowAddr, uint32_t u32Timeout) +{ + int32_t i32Ret; + + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + + EXMC_NFC_ClearStatus(NFC_FLAG_RB_BANKx_MASK(u32Bank)); + + /* Erase block step: + 1. Write 0x81000M60 to NFC_CMDR, M = bank number + 2. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the lowest bytes of Row address + 3. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the middle bytes of Row address + 4. Write 0x40000MAB to NFC_CMDR, M = bank number, AB= the highest bytes of Row address + 5. Write 0x00000MD0 to NFC_CMDR, M = bank number + 6. Wait RB signal until high level */ + WRITE_REG32(CM_NFC->CMDR, CMD_ERASE_BLOCK_1ST_CYCLE(u32Bank)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_1ST_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_2ND_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ADDR_3RD_CYCLE(u32Bank, u32RowAddr)); + WRITE_REG32(CM_NFC->CMDR, CMD_ERASE_BLOCK_2ND_CYCLE(u32Bank)); + + i32Ret = EXMC_NFC_WaitFlagUntilTo(NFC_FLAG_RB_BANKx_MASK(u32Bank), SET, u32Timeout); + return i32Ret; +} + +/** + * @brief NFC page read + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [out] pu8Data The buffer for reading + * @param [in] u32NumBytes The buffer size for bytes + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer pu8Data value value is NULL or u32NumBytes is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT + */ +int32_t EXMC_NFC_ReadPageMeta(uint32_t u32Bank, uint32_t u32Page, uint8_t *pu8Data, + uint32_t u32NumBytes, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != pu8Data) && (u32NumBytes > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_PARAM_ALIGN_WORD(u32NumBytes)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(pu8Data)); + + i32Ret = EXMC_NFC_Read(u32Bank, u32Page, 0UL, (uint32_t *)((uint32_t)pu8Data), \ + (u32NumBytes / 4UL), DISABLE, u32Timeout); + } + + return i32Ret; +} + +/** + * @brief NFC page write + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [in] pu8Data The buffer for writing + * @param [in] u32NumBytes The buffer size for bytes + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer pu8Data value is NULL or u32NumBytes is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT + */ +int32_t EXMC_NFC_WritePageMeta(uint32_t u32Bank, uint32_t u32Page, + const uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != pu8Data) && (u32NumBytes > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_PARAM_ALIGN_WORD(u32NumBytes)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(pu8Data)); + + i32Ret = EXMC_NFC_Write(u32Bank, u32Page, 0UL, (uint32_t *)((uint32_t)pu8Data), \ + (u32NumBytes / 4UL), DISABLE, u32Timeout); + } + + return i32Ret; +} + +/** + * @brief NFC page read by hardware ECC + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [out] pu8Data The buffer for reading + * @param [in] u32NumBytes The buffer size for bytes + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer pu8Data value is NULL or u32NumBytes is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT + */ +int32_t EXMC_NFC_ReadPageHwEcc(uint32_t u32Bank, uint32_t u32Page, + uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; +#ifdef __DEBUG + const uint32_t u32PageSize = NFC_PAGE_SIZE; + const uint32_t u32SpareSizeUserData = NFC_SPARE_SIZE_FOR_USER_DATA; +#endif + + if ((NULL != pu8Data) && (u32NumBytes > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_PARAM_ALIGN_WORD(u32NumBytes)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD(pu8Data)); + DDL_ASSERT(u32NumBytes <= (u32PageSize + u32SpareSizeUserData)); + + i32Ret = EXMC_NFC_Read(u32Bank, u32Page, 0UL, (uint32_t *)((uint32_t)pu8Data), \ + (u32NumBytes / 4UL), ENABLE, u32Timeout); + } + + return i32Ret; +} + +/** + * @brief NFC page write by hardware ECC + * @param [in] u32Bank The specified bank + * This parameter can be one of the macros group @ref EXMC_NFC_Bank + * @arg EXMC_NFC_BANK0: NFC device bank 0 + * @arg EXMC_NFC_BANK1: NFC device bank 1 + * @arg EXMC_NFC_BANK2: NFC device bank 2 + * @arg EXMC_NFC_BANK3: NFC device bank 3 + * @arg EXMC_NFC_BANK4: NFC device bank 4 + * @arg EXMC_NFC_BANK5: NFC device bank 5 + * @arg EXMC_NFC_BANK6: NFC device bank 6 + * @arg EXMC_NFC_BANK7: NFC device bank 7 + * @param [in] u32Page The specified page + * @param [in] pu8Data The buffer for writing + * @param [in] u32NumBytes The buffer size for bytes + * @param [in] u32Timeout The operation timeout value(Max value @ref EXMC_NFC_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Write timeout. + * - LL_ERR_INVD_PARAM: The pointer pu8Data value is NULL or u32NumBytes is 0. + * @note Block waiting until operation complete if u32Timeout value is EXMC_NFC_MAX_TIMEOUT + */ +int32_t EXMC_NFC_WritePageHwEcc(uint32_t u32Bank, uint32_t u32Page, + const uint8_t *pu8Data, uint32_t u32NumBytes, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; +#ifdef __DEBUG + const uint32_t u32PageSize = NFC_PAGE_SIZE; + const uint32_t u32SpareSizeUserData = NFC_SPARE_SIZE_FOR_USER_DATA; +#endif + + if ((NULL != pu8Data) && (u32NumBytes > 0UL)) { + DDL_ASSERT(IS_EXMC_NFC_BANK(u32Bank)); + DDL_ASSERT(IS_PARAM_ALIGN_WORD(u32NumBytes)); + DDL_ASSERT(IS_ADDR_ALIGN_WORD((uint32_t)pu8Data)); + DDL_ASSERT(u32NumBytes <= (u32PageSize + u32SpareSizeUserData)); + + i32Ret = EXMC_NFC_Write(u32Bank, u32Page, 0UL, (uint32_t *)((uint32_t)pu8Data), \ + (u32NumBytes / 4UL), ENABLE, u32Timeout); + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_NFC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ots.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ots.c new file mode 100644 index 00000000..d4fedefd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_ots.c @@ -0,0 +1,405 @@ +/** + ******************************************************************************* + * @file hc32_ll_ots.c + * @brief This file provides firmware functions to manage the OTS. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_ots.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_OTS OTS + * @brief OTS Driver Library + * @{ + */ + +#if (LL_OTS_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup OTS_Local_Macros OTS Local Macros + * @{ + */ + +/** + * @defgroup OTS_Configuration_Bit_Mask OTS Configuration Bit Mask + * @{ + */ +#define OTS_CTL_INIT_MSK (OTS_CTL_OTSCK | OTS_CTL_TSSTP) +/** + * @} + */ + +/** + * @defgroup OTS_Ext_Reg_Address OTS Extension Register Address + * @{ + */ +#define OTS_PDR1_ADDR ((uint32_t)(&CM_OTS->PDR1)) +#define OTS_PDR2_ADDR ((uint32_t)(&CM_OTS->PDR2)) +#define OTS_PDR3_ADDR ((uint32_t)(&CM_OTS->PDR3)) +/** + * @} + */ + +/** + * @defgroup OTS_Factor OTS Factor + * @{ + */ +#define OTS_DR1_FACTOR (1.7F) + +#define OTS_DR2_FACTOR (1.0F) +#define OTS_ECR_XTAL_FACTOR (1.0F) +/** + * @} + */ + +/** + * @defgroup OTS_Check_Parameters_Validity OTS check parameters validity + * @{ + */ +#define IS_OTS_CLK(x) (((x) == OTS_CLK_HRC) || ((x) == OTS_CLK_XTAL)) + +#define IS_OTS_AUTO_OFF_EN(x) (((x) == OTS_AUTO_OFF_DISABLE) || ((x) == OTS_AUTO_OFF_ENABLE)) +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @defgroup OTS_Local_Variables OTS Local Variables + * @{ + */ +static float32_t m_f32SlopeK = 0.0F; +static float32_t m_f32OffsetM = 0.0F; +/** + * @} + */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @addtogroup OTS_Local_Functions OTS Local Functions + * @{ + */ +/** + * @brief Get built-in slope K and offset M. + * @param [in] pstcOTSInit Pointer to a stc_ots_init_t structure value that + * contains the configuration information for OTS. + * @retval None + */ +static void OTS_GetDfltPara(const stc_ots_init_t *pstcOTSInit) +{ +#define OTS_SCAL_T1 (ai8Temp[pstcOTSInit->stcParaCond.u8T1]) +#define OTS_SCAL_T2 (ai8Temp[pstcOTSInit->stcParaCond.u8T2]) +#define OTS_SCAL_A1 (af32A[0U]) +#define OTS_SCAL_A2 (af32A[1U]) + + uint8_t i; + int8_t ai8Temp[] = {-40, 25, 125}; + uint32_t au32PDRAddr[3U]; + uint32_t au32PDR[2U]; + uint16_t u16D1; + uint16_t u16D2; + uint32_t u32PDRAddrT1; + uint32_t u32PDRAddrT2; + float32_t f32D1; + float32_t f32D2; + float32_t af32A[2U]; + float32_t f32Ehrc = OTS_ECR_XTAL_FACTOR; + float32_t f32ClkFactor = (float32_t)pstcOTSInit->stcParaCond.u16ClockFreq / 8.0F; + + /* Intermediate variables: avoid misrac2012-13.2_c, 13.1 */ + au32PDRAddr[0U] = OTS_PDR3_ADDR; + au32PDRAddr[1U] = OTS_PDR1_ADDR; + au32PDRAddr[2U] = OTS_PDR2_ADDR; + u32PDRAddrT1 = au32PDRAddr[pstcOTSInit->stcParaCond.u8T1]; + u32PDRAddrT2 = au32PDRAddr[pstcOTSInit->stcParaCond.u8T2]; + + au32PDR[0U] = RW_MEM32(u32PDRAddrT1); + au32PDR[1U] = RW_MEM32(u32PDRAddrT2); + + if (pstcOTSInit->u16ClockSrc == OTS_CLK_HRC) { + f32Ehrc = (float32_t)pstcOTSInit->stcParaCond.u16ClockFreq / 0.032768F; + } + + for (i = 0U; i < 2U; i++) { + u16D1 = (uint16_t)au32PDR[i]; + u16D2 = (uint16_t)(au32PDR[i] >> 16U); + f32D1 = ((float32_t)u16D1) * f32ClkFactor; + f32D2 = ((float32_t)u16D2) * f32ClkFactor; + af32A[i] = ((OTS_DR1_FACTOR / f32D1) - (OTS_DR2_FACTOR / f32D2)) * f32Ehrc; + } + m_f32SlopeK = ((float32_t)OTS_SCAL_T2 - (float32_t)OTS_SCAL_T1) / (OTS_SCAL_A2 - OTS_SCAL_A1); + m_f32OffsetM = (float32_t)OTS_SCAL_T2 - (m_f32SlopeK * OTS_SCAL_A2); +} +/** + * @} + */ + +/** + * @defgroup OTS_Global_Functions OTS Global Functions + * @{ + */ + +/** + * @brief Initializes OTS according to the specified parameters in the structure stc_ots_init_t. + * @param [in] pstcOTSInit Pointer to a stc_ots_init_t structure value that + * contains the configuration information for OTS. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcOTSInit == NULL. + */ +int32_t OTS_Init(const stc_ots_init_t *pstcOTSInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcOTSInit != NULL) { + DDL_ASSERT(IS_OTS_CLK(pstcOTSInit->u16ClockSrc)); + DDL_ASSERT(IS_OTS_AUTO_OFF_EN(pstcOTSInit->u16AutoOffEn)); + + /* Stop OTS sampling. */ + OTS_Stop(); + WRITE_REG16(CM_OTS->CTL, (pstcOTSInit->u16ClockSrc | pstcOTSInit->u16AutoOffEn)); + if ((pstcOTSInit->f32SlopeK == 0.0F) && (pstcOTSInit->f32OffsetM == 0.0F)) { + OTS_GetDfltPara(pstcOTSInit); + } else { + m_f32SlopeK = pstcOTSInit->f32SlopeK; + m_f32OffsetM = pstcOTSInit->f32OffsetM; + } + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set a default value for OTS initialization structure. + * @param [in] pstcOTSInit Pointer to a stc_ots_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcOTSInit == NULL. + */ +int32_t OTS_StructInit(stc_ots_init_t *pstcOTSInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcOTSInit != NULL) { + pstcOTSInit->u16ClockSrc = OTS_CLK_HRC; + pstcOTSInit->f32SlopeK = 0.0F; + pstcOTSInit->f32OffsetM = 0.0F; + pstcOTSInit->u16AutoOffEn = OTS_AUTO_OFF_ENABLE; + pstcOTSInit->stcParaCond.u16ClockFreq = 8U; + pstcOTSInit->stcParaCond.u8T1 = OTS_PARAM_TEMP_COND_T25; + pstcOTSInit->stcParaCond.u8T2 = OTS_PARAM_TEMP_COND_T125; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-initializes OTS peripheral. Reset the registers of OTS. + * @param None + * @retval None + */ +void OTS_DeInit(void) +{ + /* Stop OTS. */ + OTS_Stop(); + /* Set the value of all registers to the reset value. */ + WRITE_REG16(CM_OTS->CTL, 0U); + WRITE_REG16(CM_OTS->DR1, 0U); + WRITE_REG16(CM_OTS->DR2, 0U); + WRITE_REG16(CM_OTS->ECR, 0U); +} + +/** + * @brief Get temperature via normal mode. + * @param [out] pf32Temp Pointer to a float32_t type address that the temperature value to be stored. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Works timeout. + * - LL_ERR_INVD_PARAM: pf32Temp == NULL. + */ +int32_t OTS_Polling(float32_t *pf32Temp, uint32_t u32Timeout) +{ + __IO uint32_t u32TimeCount = u32Timeout; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pf32Temp != NULL) { + i32Ret = LL_ERR_TIMEOUT; + OTS_Start(); + while (u32TimeCount-- != 0U) { + if (READ_REG32(bCM_OTS->CTL_b.OTSST) == 0UL) { + *pf32Temp = OTS_CalculateTemp(); + i32Ret = LL_OK; + break; + } + } + OTS_Stop(); + } + + return i32Ret; +} + +/** + * @brief Enable or disable the OTS interrutp. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void OTS_IntCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + WRITE_REG32(bCM_OTS->CTL_b.OTSIE, enNewState); +} + +/** + * @brief OTS scaling experiment. Get the value of the data register at the specified temperature to calculate K and M. + * @param [out] pu16Dr1: Pointer to an address to store the value of data register 1. + * @param [out] pu16Dr2: Pointer to an address to store the value of data register 2. + * @param [out] pu16Ecr: Pointer to an address to store the value of register ECR. + * @param [out] pf32A: Pointer to an address to store the parameter A. + * @param [in] u32Timeout: Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Works timeout. + * - LL_ERR_INVD_PARAM: If one the following cases matches: + * - pu16Dr1 == NULL. + * - pu16Dr2 == NULL. + * - pu16Ecr == NULL. + * - pf32A == NULL. + */ +int32_t OTS_ScalingExperiment(uint16_t *pu16Dr1, uint16_t *pu16Dr2, + uint16_t *pu16Ecr, float32_t *pf32A, + uint32_t u32Timeout) +{ + float32_t f32Dr1; + float32_t f32Dr2; + float32_t f32Ecr; + __IO uint32_t u32TimeCount = u32Timeout; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((NULL != pu16Dr1) && (NULL != pu16Dr2) && \ + (NULL != pu16Ecr) && (NULL != pf32A)) { + i32Ret = LL_ERR_TIMEOUT; + OTS_Start(); + while (u32TimeCount-- != 0U) { + if (READ_REG32(bCM_OTS->CTL_b.OTSST) == 0UL) { + i32Ret = LL_OK; + break; + } + } + OTS_Stop(); + + if (i32Ret == LL_OK) { + *pu16Dr1 = READ_REG16(CM_OTS->DR1); + *pu16Dr2 = READ_REG16(CM_OTS->DR2); + + f32Dr1 = (float32_t)(*pu16Dr1); + f32Dr2 = (float32_t)(*pu16Dr2); + + if (READ_REG8_BIT(CM_OTS->CTL, OTS_CTL_OTSCK) == OTS_CLK_HRC) { + *pu16Ecr = READ_REG16(CM_OTS->ECR); + f32Ecr = (float32_t)(*pu16Ecr); + } else { + *pu16Ecr = 1U; + f32Ecr = OTS_ECR_XTAL_FACTOR; + } + + if ((f32Dr1 != 0.0F) && (f32Dr2 != 0.0F) && (f32Ecr != 0.0F)) { + *pf32A = ((OTS_DR1_FACTOR / f32Dr1) - (OTS_DR2_FACTOR / f32Dr2)) * f32Ecr; + } + } + } + + return i32Ret; +} + +/** + * @brief Calculate the temperature value. + * @param None + * @retval A float32_t type value of temperature. + */ +float32_t OTS_CalculateTemp(void) +{ + float32_t f32Ret = 0.0F; + uint16_t u16Dr1 = READ_REG16(CM_OTS->DR1); + uint16_t u16Dr2 = READ_REG16(CM_OTS->DR2); + uint16_t u16Ecr = READ_REG16(CM_OTS->ECR); + float32_t f32Dr1 = (float32_t)u16Dr1; + float32_t f32Dr2 = (float32_t)u16Dr2; + float32_t f32Ecr = (float32_t)u16Ecr; + + if (READ_REG8_BIT(CM_OTS->CTL, OTS_CTL_OTSCK) == OTS_CLK_XTAL) { + f32Ecr = OTS_ECR_XTAL_FACTOR; + } + + if ((f32Dr1 != 0.0F) && (f32Dr2 != 0.0F) && (f32Ecr != 0.0F)) { + f32Ret = m_f32SlopeK * ((OTS_DR1_FACTOR / f32Dr1) - (OTS_DR2_FACTOR / f32Dr2)) * f32Ecr + m_f32OffsetM; + } + + return f32Ret; +} + +/** + * @} + */ + +#endif /* LL_OTS_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_pwc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_pwc.c new file mode 100644 index 00000000..ac1f866d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_pwc.c @@ -0,0 +1,1289 @@ +/** + ******************************************************************************* + * @file hc32_ll_pwc.c + * @brief This file provides firmware functions to manage the Power Control(PWC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_pwc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_PWC PWC + * @brief Power Control Driver Library + * @{ + */ + +#if (LL_PWC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup PWC_Local_Macros PWC Local Macros + * @{ + */ + +/* Get the backup register address of PWC */ +#define PWC_BKRx(x) ((uint32_t)(&(CM_PWC->BKR0)) + ((uint32_t)(x) << 2U)) + +#define PWC_MD_SWITCH_TIMEOUT (30UL) +#define PWC_MD_SWITCH_TIMEOUT2 (0x1000UL) + +#define PWC_LVD_EN_REG (CM_PWC->PVDCR0) +#define PWC_LVD_EN_BIT (PWC_PVDCR0_PVD1EN) +#define PWC_LVD_EXT_INPUT_EN_REG (CM_PWC->PVDCR0) +#define PWC_LVD_EXT_INPUT_EN_BIT (PWC_PVDCR0_EXVCCINEN) +#define PWC_LVD_CMP_OUTPUT_EN_REG (CM_PWC->PVDCR1) +#define PWC_LVD_CMP_OUTPUT_EN_BIT (PWC_PVDCR1_PVD1CMPOE) +#define PWC_LVD_FILTER_EN_REG (CM_PWC->PVDFCR) +#define PWC_LVD_FILTER_EN_BIT (PWC_PVDFCR_PVD1NFDIS) +#define PWC_LVD_STATUS_REG (CM_PWC->PVDDSR) + +#define PWC_LVD2_POS (4U) +#define PWC_LVD_BIT_OFFSET(x) ((uint8_t)((x) * PWC_LVD2_POS)) +#define PWC_LVD_EN_BIT_OFFSET(x) (x) + +#define PWC_RAM_MASK (PWC_RAMPC0_RAMPDC0 | PWC_RAMPC0_RAMPDC1 | \ + PWC_RAMPC0_RAMPDC2 | PWC_RAMPC0_RAMPDC3 | \ + PWC_RAMPC0_RAMPDC4 | PWC_RAMPC0_RAMPDC5 | \ + PWC_RAMPC0_RAMPDC6 | PWC_RAMPC0_RAMPDC7 | \ + PWC_RAMPC0_RAMPDC8 | PWC_RAMPC0_RAMPDC9 | \ + PWC_RAMPC0_RAMPDC10) + +#define PWC_PRAM_MASK (PWC_RAM_PD_CAN1 | PWC_RAM_PD_CAN2 | \ + PWC_RAM_PD_ETHERRX | PWC_RAM_PD_CACHE | \ + PWC_RAM_PD_SDIO1 | PWC_RAM_PD_USBFS | \ + PWC_RAM_PD_SDIO2 | PWC_RAM_PD_USBHS | \ + PWC_RAM_PD_NFC | PWC_RAM_PD_ETHERTX) + +#define PWC_LVD_FLAG_MASK (PWC_LVD1_FLAG_MON | PWC_LVD1_FLAG_DETECT | \ + PWC_LVD2_FLAG_MON | PWC_LVD2_FLAG_DETECT) + +#define PWC_LVD_EXP_NMI_POS (8U) + +/** + * @defgroup PWC_Check_Parameters_Validity PWC Check Parameters Validity + * @{ + */ + +/* Check PWC register lock status. */ +#define IS_PWC_UNLOCKED() ((CM_PWC->FPRC & PWC_FPRC_FPRCB1) == PWC_FPRC_FPRCB1) +/* Check PWC LVD register lock status. */ +#define IS_PWC_LVD_UNLOCKED() ((CM_PWC->FPRC & PWC_FPRC_FPRCB3) == PWC_FPRC_FPRCB3) +/* Parameter validity check for EFM lock status. */ +#define IS_PWC_EFM_UNLOCKED() (CM_EFM->FAPRT == 0x00000001UL) + +/* Parameter validity check for internal RAM setting of power mode control */ +#define IS_PWC_RAM_CONTROL(x) \ +( ((x) != 0x00UL) && \ + (((x) | PWC_RAM_MASK) == PWC_RAM_MASK)) + +/* Parameter validity check for peripheral RAM setting of power mode control */ +#define IS_PWC_PRAM_CONTROL(x) \ +( ((x) != 0x00UL) && \ + (((x) | PWC_PRAM_MASK) == PWC_PRAM_MASK)) + +/* Parameter validity check for RAM setting of MCU operating mode */ +#define IS_PWC_RAM_MD(x) \ +( ((x) == PWC_RAM_HIGH_SPEED) || \ + ((x) == PWC_RAM_ULOW_SPEED)) + +/* Parameter validity check for LVD channel. */ +#define IS_PWC_LVD_CH(x) \ +( ((x) == PWC_LVD_CH1) || \ + ((x) == PWC_LVD_CH2)) + +/* Parameter validity check for LVD function setting. */ +#define IS_PWC_LVD_EN(x) \ +( ((x) == PWC_LVD_ON) || \ + ((x) == PWC_LVD_OFF)) + +/* Parameter validity check for LVD compare output setting. */ +#define IS_PWC_LVD_CMP_EN(x) \ +( ((x) == PWC_LVD_CMP_ON) || \ + ((x) == PWC_LVD_CMP_OFF)) + +/* Parameter validity check for PWC LVD exception type. */ +#define IS_PWC_LVD_EXP_TYPE(x) \ +( ((x) == PWC_LVD_EXP_TYPE_NONE) || \ + ((x) == PWC_LVD_EXP_TYPE_INT) || \ + ((x) == PWC_LVD_EXP_TYPE_NMI) || \ + ((x) == PWC_LVD_EXP_TYPE_RST)) + +/* Parameter validity check for LVD digital noise filter function setting. */ +#define IS_PWC_LVD_FILTER_EN(x) \ +( ((x) == PWC_LVD_FILTER_ON) || \ + ((x) == PWC_LVD_FILTER_OFF)) + +/* Parameter validity check for LVD digital noise filter clock setting. */ +#define IS_PWC_LVD_FILTER_CLK(x) \ +( ((x) == PWC_LVD_FILTER_LRC_DIV1) || \ + ((x) == PWC_LVD_FILTER_LRC_DIV2) || \ + ((x) == PWC_LVD_FILTER_LRC_DIV4) || \ + ((x) == PWC_LVD_FILTER_LRC_MUL2)) + +/* Parameter validity check for LVD detect voltage setting. */ +#define IS_PWC_LVD_THRESHOLD_VOLTAGE(x) \ +( ((x) == PWC_LVD_THRESHOLD_LVL0) || \ + ((x) == PWC_LVD_THRESHOLD_LVL1) || \ + ((x) == PWC_LVD_THRESHOLD_LVL2) || \ + ((x) == PWC_LVD_THRESHOLD_LVL3) || \ + ((x) == PWC_LVD_THRESHOLD_LVL4) || \ + ((x) == PWC_LVD_THRESHOLD_LVL5) || \ + ((x) == PWC_LVD_THRESHOLD_LVL6) || \ + ((x) == PWC_LVD_THRESHOLD_LVL7)) + +/* Parameter validity check for LVD NMI function setting. */ +#define IS_PWC_LVD_NMI(x) \ +( ((x) == PWC_LVD_INT_MASK) || \ + ((x) == PWC_LVD_INT_NONMASK)) + +/* Parameter validity check for LVD trigger setting. */ +#define IS_PWC_LVD_TRIG_EDGE(x) \ +( ((x) == PWC_LVD_TRIG_FALLING) || \ + ((x) == PWC_LVD_TRIG_RISING) || \ + ((x) == PWC_LVD_TRIG_BOTH)) + +/* Parameter validity check for LVD trigger setting. */ +#define IS_PWC_LVD_CLR_FLAG(x) \ +( ((x) == PWC_LVD1_FLAG_DETECT) || \ + ((x) == PWC_LVD2_FLAG_DETECT)) + +/* Parameter validity check for LVD flag. */ +#define IS_PWC_LVD_GET_FLAG(x) \ +( ((x) != 0x00U) && \ + (((x) | PWC_LVD_FLAG_MASK) == PWC_LVD_FLAG_MASK)) + +/* Parameter validity check for power down mode wakeup event with trigger. */ +#define IS_PWC_WAKEUP_TRIG_EVT(x) \ +( ((x) != 0x00U) && \ + (((x) | PWC_PD_WKUP_TRIG_ALL) == PWC_PD_WKUP_TRIG_ALL)) + +/* Parameter validity check for power down mode wakeup trigger edge. */ +#define IS_PWC_WAKEUP_TRIG(x) \ +( ((x) == PWC_PD_WKUP_TRIG_FALLING) || \ + ((x) == PWC_PD_WKUP_TRIG_RISING)) + +/* Parameter validity check for wake up flag. */ +#define IS_PWC_WKUP_FLAG(x) \ +( ((x) != 0x00U) && \ + (((x) | PWC_PD_WKUP_FLAG_ALL) == PWC_PD_WKUP_FLAG_ALL)) + +/* Parameter validity check for stop mode drive capacity. */ +#define IS_PWC_STOP_DRV(drv) \ +( ((drv) == PWC_STOP_DRV_HIGH) || \ + ((drv) == PWC_STOP_DRV_LOW)) + +/* Parameter validity check for clock setting after wake-up from stop mode. */ +#define IS_PWC_STOP_CLK(x) \ +( ((x) == PWC_STOP_CLK_KEEP) || \ + ((x) == PWC_STOP_CLK_MRC)) + +/* Parameter validity check for flash wait setting after wake-up from stop mode. */ +#define IS_PWC_STOP_FLASH_WAIT(x) \ +( ((x)== PWC_STOP_FLASH_WAIT_ON) || \ + ((x)== PWC_STOP_FLASH_WAIT_OFF)) + +/* Parameter validity check for ex-bus setting in stop mode. */ +#define IS_PWC_STOP_EXBUS(x) \ +( ((x)== PWC_STOP_EXBUS_HIZ) || \ + ((x)== PWC_STOP_EXBUS_HOLD)) + +/* Parameter validity check for power monitor sel. */ +#define IS_PWC_PWR_MON_SEL(x) \ +( ((x) == PWC_PWR_MON_IREF) || \ + ((x) == PWC_PWR_MON_VBAT_DIV2)) + +/* Parameter validity check for VBAT Reference Voltage. */ +#define IS_PWC_VBAT_REF_VOL(x) \ +( ((x) == PWC_VBAT_REF_VOL_2P1V) || \ + ((x) == PWC_VBAT_REF_VOL_1P8V)) + +/* Parameter validity check for BACKUP RAM Flag. */ +#define IS_PWC_BACKUP_RAM_FLAG(x) \ +( 0U != ((x) & (PWC_BACKUP_RAM_FLAG_RAMPDF | PWC_BACKUP_RAM_FLAG_RAMVALID))) + +/* Parameter validity check for Backup Register Number. */ +#define IS_PWC_BACKUP_REGISTER_NUMBER(x) ((x) <= 127U) + +#define IS_PWC_LDO_SEL(x) \ +( ((x) != 0x00U) && \ + (((x) | PWC_LDO_MASK) == PWC_LDO_MASK)) + +/* Parameter validity check for WKT Clock Source. */ +#define IS_PWC_WKT_CLK_SRC(x) \ +( ((x)== PWC_WKT_CLK_SRC_64HZ) || \ + ((x)== PWC_WKT_CLK_SRC_XTAL32) || \ + ((x)== PWC_WKT_CLK_SRC_RTCLRC)) + +/* Parameter validity check for WKT Comparision Value. */ +#define IS_PWC_WKT_COMPARISION_VALUE(x) ((x) <= 0x0FFFU) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup PWC_Global_Functions PWC Global Functions + * @{ + */ +/** + * @brief Enter power down mode. + * @param None + * @retval None + */ +void PWC_PD_Enter(void) +{ + WRITE_REG16(CM_PWC->FPRC, PWC_UNLOCK_CODE1); + + CLR_REG8_BIT(CM_PWC->PVDCR1, PWC_PVDCR1_PVD1IRS | PWC_PVDCR1_PVD2IRS); + SET_REG16_BIT(CM_PWC->STPMCR, PWC_STPMCR_STOP); + + SET_REG8_BIT(CM_PWC->PWRC0, PWC_PWRC0_PWDN); + + __WFI(); +} + +/** + * @brief Enter stop mode. + * @param None + * @retval None + */ +void PWC_STOP_Enter(void) +{ + + DDL_ASSERT(IS_PWC_UNLOCKED()); + + SET_REG16_BIT(CM_PWC->STPMCR, PWC_STPMCR_STOP); + CLR_REG8_BIT(CM_PWC->PWRC0, PWC_PWRC0_PWDN); + + __WFI(); + +} + +/** + * @brief Enter sleep mode. + * @param None + * @retval None + */ +void PWC_SLEEP_Enter(void) +{ + DDL_ASSERT(IS_PWC_UNLOCKED()); + + CLR_REG16_BIT(CM_PWC->STPMCR, PWC_STPMCR_STOP); + CLR_REG8_BIT(CM_PWC->PWRC0, PWC_PWRC0_PWDN); + + __WFI(); +} + +/** + * @brief Configure ram run mode. + * @param [in] u16Mode Specifies the mode to run. + * @arg PWC_RAM_HIGH_SPEED + * @arg PWC_RAM_ULOW_SPEED + * @retval None + */ +void PWC_RamModeConfig(uint16_t u16Mode) +{ + DDL_ASSERT(IS_PWC_RAM_MD(u16Mode)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG16(CM_PWC->RAMOPM, u16Mode); +} + +/** + * @brief Initialize LVD config structure. Fill each pstcLvdInit with default value + * @param [in] pstcLvdInit Pointer to a stc_pwc_lvd_init_t structure that contains configuration information. + * @retval int32_t: + * - LL_OK: LVD structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_LVD_StructInit(stc_pwc_lvd_init_t *pstcLvdInit) +{ + int32_t i32Ret = LL_OK; + /* Check if pointer is NULL */ + if (NULL == pstcLvdInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* RESET LVD init structure parameters values */ + pstcLvdInit->u32State = PWC_LVD_OFF; + pstcLvdInit->u32CompareOutputState = PWC_LVD_CMP_OFF; + pstcLvdInit->u32ExceptionType = PWC_LVD_EXP_TYPE_NONE; + pstcLvdInit->u32Filter = PWC_LVD_FILTER_OFF; + pstcLvdInit->u32FilterClock = PWC_LVD_FILTER_LRC_MUL2; + pstcLvdInit->u32ThresholdVoltage = PWC_LVD_THRESHOLD_LVL0; + pstcLvdInit->u32TriggerEdge = PWC_LVD_TRIG_FALLING; + } + return i32Ret; +} + +/** + * @brief LVD configuration. + * @param [in] u8Ch LVD channel + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] pstcLvdInit Pointer to a stc_pwc_lvd_init_t structure that contains configuration information. + * @retval int32_t: + * - LL_OK: LVD initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_LVD_Init(uint8_t u8Ch, const stc_pwc_lvd_init_t *pstcLvdInit) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcLvdInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_EN(pstcLvdInit->u32State)); + DDL_ASSERT(IS_PWC_LVD_EXP_TYPE(pstcLvdInit->u32ExceptionType)); + DDL_ASSERT(IS_PWC_LVD_CMP_EN(pstcLvdInit->u32CompareOutputState)); + DDL_ASSERT(IS_PWC_LVD_FILTER_EN(pstcLvdInit->u32Filter)); + DDL_ASSERT(IS_PWC_LVD_FILTER_CLK(pstcLvdInit->u32FilterClock)); + DDL_ASSERT(IS_PWC_LVD_THRESHOLD_VOLTAGE(pstcLvdInit->u32ThresholdVoltage)); + DDL_ASSERT(IS_PWC_LVD_TRIG_EDGE(pstcLvdInit->u32TriggerEdge)); + + /* disable filter function in advance */ + SET_REG8_BIT(CM_PWC->PVDFCR, (PWC_PVDFCR_PVD1NFDIS << PWC_LVD_BIT_OFFSET(u8Ch))); + MODIFY_REG8(CM_PWC->PVDFCR, (PWC_PVDFCR_PVD1NFDIS | PWC_PVDFCR_PVD1NFCKS) << PWC_LVD_BIT_OFFSET(u8Ch), \ + (pstcLvdInit->u32Filter | pstcLvdInit->u32FilterClock) << PWC_LVD_BIT_OFFSET(u8Ch)); + /* Config LVD threshold voltage */ + MODIFY_REG8(CM_PWC->PVDLCR, PWC_PVDLCR_PVD1LVL << PWC_LVD_BIT_OFFSET(u8Ch), \ + pstcLvdInit->u32ThresholdVoltage << PWC_LVD_BIT_OFFSET(u8Ch)); + /* Enable LVD */ + MODIFY_REG8(CM_PWC->PVDCR0, PWC_PVDCR0_PVD1EN << u8Ch, pstcLvdInit->u32State << u8Ch); + /* Enable compare output */ + MODIFY_REG8(CM_PWC->PVDCR1, PWC_PVDCR1_PVD1CMPOE << PWC_LVD_BIT_OFFSET(u8Ch), \ + pstcLvdInit->u32CompareOutputState << PWC_LVD_BIT_OFFSET(u8Ch)); + MODIFY_REG8(CM_PWC->PVDICR, PWC_PVDICR_PVD1EDGS << PWC_LVD_BIT_OFFSET(u8Ch), \ + pstcLvdInit->u32TriggerEdge << PWC_LVD_BIT_OFFSET(u8Ch)); + /* config PVDIRE & PWC_PVDCR1_PVD1IRS while PVDEN & PVDCMPOE enable */ + MODIFY_REG8(CM_PWC->PVDCR1, (PWC_PVDCR1_PVD1IRE | PWC_PVDCR1_PVD1IRS) << PWC_LVD_BIT_OFFSET(u8Ch), \ + (pstcLvdInit->u32ExceptionType & 0xFFU) << PWC_LVD_BIT_OFFSET(u8Ch)); + MODIFY_REG8(CM_PWC->PVDICR, PWC_PVDICR_PVD1NMIS << PWC_LVD_BIT_OFFSET(u8Ch), \ + ((pstcLvdInit->u32ExceptionType >> PWC_LVD_EXP_NMI_POS) & 0xFFU) << PWC_LVD_BIT_OFFSET(u8Ch)); + + } + return i32Ret; +} + +/** + * @brief Enable or disable LVD. + * @param [in] u8Ch Specifies whitch channel to operate. + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_LVD_Cmd(uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + + if (ENABLE == enNewState) { + SET_REG_BIT(PWC_LVD_EN_REG, PWC_LVD_EN_BIT << PWC_LVD_EN_BIT_OFFSET(u8Ch)); + } else { + CLR_REG_BIT(PWC_LVD_EN_REG, PWC_LVD_EN_BIT << PWC_LVD_EN_BIT_OFFSET(u8Ch)); + } +} + +/** + * @brief Enable or disable LVD external input. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note While enable external input, should choose PWC_LVD_CH2 to initialize, + * and threshold voltage must set PWC_LVD1_2V9_LVD2_1V1. + */ +void PWC_LVD_ExtInputCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + + if (ENABLE == enNewState) { + SET_REG_BIT(PWC_LVD_EXT_INPUT_EN_REG, PWC_LVD_EXT_INPUT_EN_BIT); + } else { + CLR_REG_BIT(PWC_LVD_EXT_INPUT_EN_REG, PWC_LVD_EXT_INPUT_EN_BIT); + } +} + +/** + * @brief Enable or disable LVD compare output. + * @param [in] u8Ch Specifies whitch channel to operate. + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_LVD_CompareOutputCmd(uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + + if (ENABLE == enNewState) { + SET_REG_BIT(PWC_LVD_CMP_OUTPUT_EN_REG, PWC_LVD_CMP_OUTPUT_EN_BIT << PWC_LVD_BIT_OFFSET(u8Ch)); + } else { + CLR_REG_BIT(PWC_LVD_CMP_OUTPUT_EN_REG, PWC_LVD_CMP_OUTPUT_EN_BIT << PWC_LVD_BIT_OFFSET(u8Ch)); + } +} + +/** + * @brief Enable or disable LVD digital filter. + * @param [in] u8Ch Specifies whitch channel to operate. + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_LVD_DigitalFilterCmd(uint8_t u8Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + + if (ENABLE == enNewState) { + CLR_REG_BIT(PWC_LVD_FILTER_EN_REG, PWC_LVD_FILTER_EN_BIT << PWC_LVD_BIT_OFFSET(u8Ch)); + } else { + SET_REG_BIT(PWC_LVD_FILTER_EN_REG, PWC_LVD_FILTER_EN_BIT << PWC_LVD_BIT_OFFSET(u8Ch)); + } +} + +/** + * @brief Enable or disable LVD compare output. + * @param [in] u8Ch Specifies whitch channel to operate. + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] u32Clock Specifies filter clock. + * @arg PWC_LVD_FILTER_LRC_DIV4 + * @arg PWC_LVD_FILTER_LRC_DIV2 + * @arg PWC_LVD_FILTER_LRC_DIV1 + * @arg PWC_LVD_FILTER_LRC_MUL2 + * @retval None + */ +void PWC_LVD_SetFilterClock(uint8_t u8Ch, uint32_t u32Clock) +{ + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_FILTER_CLK(u32Clock)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + MODIFY_REG8(CM_PWC->PVDFCR, PWC_PVDFCR_PVD1NFCKS << PWC_LVD_BIT_OFFSET(u8Ch), \ + u32Clock << PWC_LVD_BIT_OFFSET(u8Ch)); +} + +/** + * @brief Enable or disable LVD compare output. + * @param [in] u8Ch Specifies whitch channel to operate. + * @arg PWC_LVD_CH1 + * @arg PWC_LVD_CH2 + * @param [in] u32Voltage Specifies threshold voltage. @ref PWC_LVD_Detection_Voltage_Sel + * @retval None + * @note While PWC_LVD_CH2, PWC_LVD1_2V9_LVD2_1V1 only valid while EXTINPUT enable. + */ +void PWC_LVD_SetThresholdVoltage(uint8_t u8Ch, uint32_t u32Voltage) +{ + DDL_ASSERT(IS_PWC_LVD_CH(u8Ch)); + DDL_ASSERT(IS_PWC_LVD_THRESHOLD_VOLTAGE(u32Voltage)); + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + + MODIFY_REG8(CM_PWC->PVDLCR, (PWC_PVDLCR_PVD1LVL << PWC_LVD_BIT_OFFSET(u8Ch)), \ + u32Voltage << PWC_LVD_BIT_OFFSET(u8Ch)); +} + +/** + * @brief Get LVD flag. + * @param [in] u8Flag LVD flag to be get @ref PWC_LVD_Flag + * @retval An @ref en_flag_status_t enumeration value + + * @note PVDxDETFLG is avaliable when PVDCR0.PVDxEN and PVDCR1.PVDxCMPOE are set to '1' + */ +en_flag_status_t PWC_LVD_GetStatus(uint8_t u8Flag) +{ + DDL_ASSERT(IS_PWC_LVD_GET_FLAG(u8Flag)); + return ((0x00U != READ_REG8_BIT(PWC_LVD_STATUS_REG, u8Flag)) ? SET : RESET); +} + +/** + * @brief Clear LVD flag. + * @param [in] u8Flag LVD flag to be get @ref PWC_LVD_Flag + * @arg PWC_LVD1_FLAG_DETECT + * @arg PWC_LVD2_FLAG_DETECT + * @retval None + * @note PWC_LVD2_FLAG_DETECT only valid while HC32F460, HC32M423, HC32F451, HC32F452 + * PWC_LVD1_FLAG_DETECT could clear both LVD1 & LVD2 flag while HC32F4A0 + */ +void PWC_LVD_ClearStatus(uint8_t u8Flag) +{ + DDL_ASSERT(IS_PWC_LVD_UNLOCKED()); + DDL_ASSERT(IS_PWC_LVD_CLR_FLAG(u8Flag)); + + if (PWC_LVD2_FLAG_DETECT == u8Flag) { + u8Flag = PWC_PVDDSR_PVD1DETFLG; + } + CLR_REG8_BIT(PWC_LVD_STATUS_REG, u8Flag); +} + +/** + * @brief LDO(HRC & PLL) command. + * @param [in] u16Ldo Specifies the ldo to command. + * @arg PWC_LDO_PLL + * @arg PWC_LDO_HRC + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_LDO_Cmd(uint16_t u16Ldo, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_LDO_SEL(u16Ldo)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (ENABLE == enNewState) { + CLR_REG8_BIT(CM_PWC->PWRC1, u16Ldo); + } else { + SET_REG8_BIT(CM_PWC->PWRC1, u16Ldo); + } +} + +/** + * @brief Switch high speed to ultra low speed, set the drive ability. + * @param None + * @retval int32_t: + * - LL_OK: Mode switch successful. + * - LL_ERR: Mode switch failure, check whether EFM was unlocked please. + * @note Before calling this API, please switch system clock to the required + * low speed frequency in advance, and make sure NO any flash program + * or erase operation background. + */ +int32_t PWC_HighSpeedToLowSpeed(void) +{ + uint32_t u32To = PWC_MD_SWITCH_TIMEOUT2; + + DDL_ASSERT(IS_PWC_UNLOCKED()); + DDL_ASSERT(IS_PWC_EFM_UNLOCKED()); + + WRITE_REG32(bCM_EFM->FRMC_b.LVM, ENABLE); + WRITE_REG16(CM_PWC->RAMOPM, PWC_RAM_ULOW_SPEED); + + while (PWC_RAM_ULOW_SPEED != READ_REG16(CM_PWC->RAMOPM)) { + WRITE_REG16(CM_PWC->RAMOPM, PWC_RAM_ULOW_SPEED); + if (0UL == u32To--) { + return LL_ERR; + } + } + + u32To = PWC_MD_SWITCH_TIMEOUT2; + while (0UL == READ_REG32(bCM_EFM->FRMC_b.LVM)) { + WRITE_REG32(bCM_EFM->FRMC_b.LVM, ENABLE); + if (0UL == u32To--) { + return LL_ERR; + } + } + + MODIFY_REG8(CM_PWC->PWRC2, PWC_PWRC2_DDAS, 0x01UL); + WRITE_REG8(CM_PWC->PWRC3, 0x00UL); + MODIFY_REG8(CM_PWC->PWRC2, PWC_PWRC2_DVS, PWC_PWRC2_DVS_1); + + /* Delay 30uS*/ + DDL_DelayUS(PWC_MD_SWITCH_TIMEOUT); + + return LL_OK; +} + +/** + * @brief Switch ultra low speed to high speed, set the drive ability. + * @param None + * @retval int32_t: + * - LL_OK: Mode switch successful. + * - LL_ERR: Mode switch failure, check whether EFM was unlocked please. + * @note After calling this API, the system clock is able to switch high frequency. + */ +/** + * @brief Switch ultra low speed to high speed, set the drive ability. + * @param None + * @retval int32_t: + * - LL_OK: Mode switch successful. + * - LL_ERR: Mode switch failure, check whether EFM was unlocked please. + * @note After calling this API, the system clock is able to switch high frequency. + */ +int32_t PWC_LowSpeedToHighSpeed(void) +{ + uint32_t u32To = PWC_MD_SWITCH_TIMEOUT2; + + DDL_ASSERT(IS_PWC_UNLOCKED()); + DDL_ASSERT(IS_PWC_EFM_UNLOCKED()); + MODIFY_REG8(CM_PWC->PWRC2, PWC_PWRC2_DDAS, PWC_PWRC2_DDAS); + WRITE_REG8(CM_PWC->PWRC3, 0xFFUL); + SET_REG8_BIT(CM_PWC->PWRC2, PWC_PWRC2_DVS); + + /* Delay 30uS*/ + DDL_DelayUS(PWC_MD_SWITCH_TIMEOUT); + + WRITE_REG32(bCM_EFM->FRMC_b.LVM, DISABLE); + WRITE_REG16(CM_PWC->RAMOPM, PWC_RAM_HIGH_SPEED); + + while (PWC_RAM_HIGH_SPEED != READ_REG16(CM_PWC->RAMOPM)) { + WRITE_REG16(CM_PWC->RAMOPM, PWC_RAM_HIGH_SPEED); + if (0UL == u32To--) { + return LL_ERR; + } + } + + u32To = PWC_MD_SWITCH_TIMEOUT2; + while (0UL != READ_REG32(bCM_EFM->FRMC_b.LVM)) { + WRITE_REG32(bCM_EFM->FRMC_b.LVM, DISABLE); + if (0UL == u32To--) { + return LL_ERR; + } + } + + return LL_OK; +} + +/** + * @brief Ram area power down commond. + * @param [in] u32Ram Specifies whitch ram to operate. @ref PWC_PD_Ram + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @arg ENABLE: Power down mode + * @arg DISABLE: Run mode + * @retval None + */ +void PWC_PD_RamCmd(uint32_t u32Ram, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_RAM_CONTROL(u32Ram)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (ENABLE == enNewState) { + CM_PWC->RAMPC0 |= u32Ram; + } else { + CM_PWC->RAMPC0 &= ~u32Ram; + } +} + +/** + * @brief Ram area power down commond. + * @param [in] u32PeriphRam Specifies whitch ram to operate. @ref PWC_PD_Periph_Ram + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @arg ENABLE: Power down mode + * @arg DISABLE: Run mode + * @retval None + */ +void PWC_PD_PeriphRamCmd(uint32_t u32PeriphRam, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_PRAM_CONTROL(u32PeriphRam)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (ENABLE == enNewState) { + CM_PWC->PRAMLPC |= u32PeriphRam; + } else { + CM_PWC->PRAMLPC &= ~u32PeriphRam; + } +} + +/** + * @brief Initialize Power down mode config structure. Fill each pstcPDModeConfig with default value + * @param [in] pstcPDModeConfig Pointer to a stc_pwc_pd_mode_config_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: Power down mode structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_PD_StructInit(stc_pwc_pd_mode_config_t *pstcPDModeConfig) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcPDModeConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcPDModeConfig->u8IOState = PWC_PD_IO_KEEP1; + pstcPDModeConfig->u8Mode = PWC_PD_MD1; + pstcPDModeConfig->u8VcapCtrl = PWC_PD_VCAP_0P1UF; + } + return i32Ret; +} + +/** + * @brief Power down mode config structure. + * @param [in] pstcPDModeConfig Pointer to a stc_pwc_pd_mode_config_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: Power down mode config successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_PD_Config(const stc_pwc_pd_mode_config_t *pstcPDModeConfig) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcPDModeConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG8(CM_PWC->PWRC0, (PWC_PWRC0_IORTN | PWC_PWRC0_PDMDS), \ + (pstcPDModeConfig->u8IOState | pstcPDModeConfig->u8Mode)); + MODIFY_REG8(CM_PWC->PWRC1, PWC_PWRC1_PDTS, pstcPDModeConfig->u8VcapCtrl << PWC_PWRC1_PDTS_POS); + } + return i32Ret; +} + +/** + * @brief Power down mode wake up event config. + * @param [in] u32Event Wakeup Event. @ref PWC_WKUP_Event_Sel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_PD_WakeupCmd(uint32_t u32Event, en_functional_state_t enNewState) +{ + uint8_t u8Event0 = (uint8_t)u32Event; + uint8_t u8Event1 = (uint8_t)(u32Event >> PWC_PD_WKUP1_POS); + uint8_t u8Event2 = (uint8_t)(u32Event >> PWC_PD_WKUP2_POS); + if (ENABLE == enNewState) { + SET_REG8_BIT(CM_PWC->PDWKE0, u8Event0); + SET_REG8_BIT(CM_PWC->PDWKE1, u8Event1); + SET_REG8_BIT(CM_PWC->PDWKE2, u8Event2); + } else { + CLR_REG8_BIT(CM_PWC->PDWKE0, u8Event0); + CLR_REG8_BIT(CM_PWC->PDWKE1, u8Event1); + CLR_REG8_BIT(CM_PWC->PDWKE2, u8Event2); + } +} + +/** + * @brief Power down mode wake up event trigger config. + * @param [in] u8Event PVD and wakeup pin. @ref PWC_WKUP_Trigger_Event_Sel + * @param [in] u8TrigEdge The trigger edge. + * @arg PWC_PD_WKUP_TRIG_FALLING + * @arg PWC_PD_WKUP_TRIG_RISING + * @retval None + */ +void PWC_PD_SetWakeupTriggerEdge(uint8_t u8Event, uint8_t u8TrigEdge) +{ + DDL_ASSERT(IS_PWC_WAKEUP_TRIG_EVT(u8Event)); + DDL_ASSERT(IS_PWC_WAKEUP_TRIG(u8TrigEdge)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (PWC_PD_WKUP_TRIG_RISING == u8TrigEdge) { + SET_REG8_BIT(CM_PWC->PDWKES, u8Event); + } else { + CLR_REG8_BIT(CM_PWC->PDWKES, u8Event); + } +} + +/** + * @brief Get wake up event flag. + * @param [in] u16Flag Wake up event. @ref PWC_WKUP_Event_Flag_Sel + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t PWC_PD_GetWakeupStatus(uint16_t u16Flag) +{ + uint8_t u8Flag0; + uint8_t u8Flag1; + + DDL_ASSERT(IS_PWC_WKUP_FLAG(u16Flag)); + + u8Flag0 = READ_REG8_BIT(CM_PWC->PDWKF0, u16Flag); + u8Flag1 = READ_REG8_BIT(CM_PWC->PDWKF1, (u16Flag >> PWC_PD_WKUP_FLAG1_POS)); + + return (((0U != u8Flag0) || (0U != u8Flag1)) ? SET : RESET); +} + +/** + * @brief Get wake up event flag. + * @param [in] u16Flag Wake up event. @ref PWC_WKUP_Event_Flag_Sel + * @retval None + */ +void PWC_PD_ClearWakeupStatus(uint16_t u16Flag) +{ + uint8_t u8Flag0; + uint8_t u8Flag1; + + DDL_ASSERT(IS_PWC_WKUP_FLAG(u16Flag)); + + u8Flag0 = (uint8_t)u16Flag; + u8Flag1 = (uint8_t)(u16Flag >> PWC_PD_WKUP_FLAG1_POS); + + CLR_REG8_BIT(CM_PWC->PDWKF0, u8Flag0); + CLR_REG8_BIT(CM_PWC->PDWKF1, u8Flag1); +} + +/** + * @brief Stop mode config. + * @param [in] pstcStopConfig Chip config before entry stop mode. + * @arg u8StopDrv, MCU from which speed mode entry stop mode. + * @arg u16Clock, System clock setting after wake-up from stop mode. + * @arg u16FlashWait, Whether wait flash stable after wake-up from stop mode. + * @arg u16ExBusHold, ExBus status in stop mode. + * @retval int32_t: + * - LL_OK: Stop mode config successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_STOP_Config(const stc_pwc_stop_mode_config_t *pstcStopConfig) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcStopConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + DDL_ASSERT(IS_PWC_STOP_CLK(pstcStopConfig->u16Clock)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + DDL_ASSERT(IS_PWC_STOP_DRV(pstcStopConfig->u8StopDrv)); + MODIFY_REG8(CM_PWC->PWRC1, PWC_PWRC1_STPDAS, pstcStopConfig->u8StopDrv); + DDL_ASSERT(IS_PWC_STOP_FLASH_WAIT(pstcStopConfig->u16FlashWait)); + DDL_ASSERT(IS_PWC_STOP_EXBUS(pstcStopConfig->u16ExBusHold)); + + MODIFY_REG16(CM_PWC->STPMCR, (PWC_STPMCR_EXBUSOE | PWC_STPMCR_CKSMRC | PWC_STPMCR_FLNWT), \ + (pstcStopConfig->u16ExBusHold | pstcStopConfig->u16Clock | pstcStopConfig->u16FlashWait)); + } + return i32Ret; +} + +/** + * @brief Initialize stop mode config structure. Fill each pstcStopConfig with default value + * @param [in] pstcStopConfig Pointer to a stc_pwc_stop_mode_config_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: Stop down mode structure initialize successful + * - LL_ERR_INVD_PARAM: NULL pointer + */ +int32_t PWC_STOP_StructInit(stc_pwc_stop_mode_config_t *pstcStopConfig) +{ + int32_t i32Ret = LL_OK; + + /* Check if pointer is NULL */ + if (NULL == pstcStopConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcStopConfig->u16Clock = PWC_STOP_CLK_KEEP; + pstcStopConfig->u8StopDrv = PWC_STOP_DRV_HIGH; + pstcStopConfig->u16FlashWait = PWC_STOP_FLASH_WAIT_ON; + pstcStopConfig->u16ExBusHold = PWC_STOP_EXBUS_HIZ; + } + return i32Ret; +} + +/** + * @brief Stop mode wake up clock config. + * @param [in] u8Clock System clock setting after wake-up from stop mode. + * @arg PWC_STOP_CLK_KEEP + * @arg PWC_STOP_CLK_MRC or PWC_STOP_CLK_HRC + * @retval None + * @note PWC_STOP_CLK_HRC only valid while HC32F160. + */ +void PWC_STOP_ClockSelect(uint8_t u8Clock) +{ + DDL_ASSERT(IS_PWC_STOP_CLK(u8Clock)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG16(CM_PWC->STPMCR, PWC_STPMCR_CKSMRC, (uint16_t)u8Clock); + +} + +/** + * @brief Stop mode wake up flash wait config. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_STOP_FlashWaitCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (ENABLE == enNewState) { + MODIFY_REG8(CM_PWC->STPMCR, PWC_STPMCR_FLNWT, PWC_STOP_FLASH_WAIT_ON); + } else { + MODIFY_REG8(CM_PWC->STPMCR, PWC_STPMCR_FLNWT, PWC_STOP_FLASH_WAIT_OFF); + } +} + +/** + * @brief Stop mode ex-bus status config. + * @param [in] u16ExBusHold ExBus status in stop mode. + * @arg PWC_STOP_EXBUS_HIZ + * @arg PWC_STOP_EXBUS_HOLD + * @retval None + */ +void PWC_STOP_ExBusHoldConfig(uint16_t u16ExBusHold) +{ + DDL_ASSERT(IS_PWC_STOP_EXBUS(u16ExBusHold)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG16(CM_PWC->STPMCR, PWC_STPMCR_EXBUSOE, u16ExBusHold); +} + +/** + * @brief Stop mode driver capacity config. + * @param [in] u8StopDrv Drive capacity while enter stop mode. + * @arg PWC_STOP_DRV_HIGH + * @arg PWC_STOP_DRV_LOW + * @retval None + */ +void PWC_STOP_SetDrv(uint8_t u8StopDrv) +{ + DDL_ASSERT(IS_PWC_STOP_DRV(u8StopDrv)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG8(CM_PWC->PWRC1, PWC_PWRC1_STPDAS, u8StopDrv); +} + +/** + * @brief PWC power monitor command. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note This monitor power is used for ADC and output to REGC pin. + */ +void PWC_PowerMonitorCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + if (ENABLE == enNewState) { + SET_REG8_BIT(CM_PWC->PWRC4, PWC_PWRC4_ADBUFE); + } else { + CLR_REG8_BIT(CM_PWC->PWRC4, PWC_PWRC4_ADBUFE); + } + +} + +/** + * @brief PWC power monitor voltage config. + * @param [in] u8VoltageSrc PWC power monitor voltage config @ref PWC_Monitor_Power. + * This parameter can be one of the following values + * @arg PWC_PWR_MON_IREF + * @arg PWC_PWR_MON_TSENSOR or PWC_PWR_MON_VBAT_DIV2 + * @retval None + * @note This monitor power is used for ADC and output to REGC pin. + * PWC_PWR_MON_VBAT_DIV2 is only valid while HC32F4A0. + */ +void PWC_SetPowerMonitorVoltageSrc(uint8_t u8VoltageSrc) +{ + DDL_ASSERT(IS_PWC_PWR_MON_SEL(u8VoltageSrc)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG8(CM_PWC->PWRC4, PWC_PWRC4_ADBUFS, u8VoltageSrc); +} + +/** + * @brief VBAT monitor reference voltage selection. + * @param [in] u8RefVoltage VBAT monitor reference voltage. + * This parameter can be one of the following values: + * @arg PWC_VBAT_REF_VOL_1P8V: Vbat reference voltage is 1.8V + * @arg PWC_VBAT_REF_VOL_2P1V: Vbat reference voltage is 2.1V + * @retval None + */ +void PWC_VBAT_SetMonitorVoltage(uint8_t u8RefVoltage) +{ + /* Check parameters */ + DDL_ASSERT(IS_PWC_VBAT_REF_VOL(u8RefVoltage)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG32(bCM_PWC->PWRC4_b.VBATREFSEL, u8RefVoltage); +} + +/** + * @brief ENABLE or DISABLE VBAT monitor. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_VBAT_MonitorCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG32(bCM_PWC->PWRC4_b.VBATME, enNewState); +} + +/** + * @brief Get VBAT voltage status. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. + * - SET: Flag is set, VBAT < VBATREF + * - RESET: Flag is reset, VBAT > VBATREF + */ +en_flag_status_t PWC_VBAT_GetVoltageStatus(void) +{ + DDL_ASSERT(IS_PWC_UNLOCKED()); + + return ((0UL != READ_REG32(bCM_PWC->PWRC4_b.VBATMON)) ? SET : RESET); +} + +/** + * @brief ENABLE or DISABLE VBAT voltage divide monitor. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_VBAT_VoltageDivMonitorCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG32(bCM_PWC->VBATCR_b.VBATDIVMONE, enNewState); +} + +/** + * @brief RESET the VBAT area. + * @param None + * @retval None + */ +void PWC_VBAT_Reset(void) +{ + DDL_ASSERT(IS_PWC_UNLOCKED()); + WRITE_REG8(CM_PWC->VBATRSTR, 0xA5U); +} + +/** + * @brief ENABLE or DISABLE VBAT power. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_VBAT_PowerCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG32(bCM_PWC->VBATCR_b.CSDIS, enNewState); +} + +/** + * @brief ENABLE or DISABLE Backup RAM power. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_BKR_PowerCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + if (ENABLE == enNewState) { + WRITE_REG32(bCM_PWC->VBATCR_b.VBTRSD, 0UL); + } else { + WRITE_REG32(bCM_PWC->VBATCR_b.VBTRSD, 1UL); + } +} + +/** + * @brief Get Backup RAM flag. + * @param [in] u8Flag Backup RAM flag. + * This parameter can be one or any combination of the following values: + * @arg PWC_BACKUP_RAM_FLAG_RAMPDF: Backup RAM power down flag + * @arg PWC_BACKUP_RAM_FLAG_RAMVALID: Backup RAM read/write flag + * @retval An @ref en_flag_status_t enumeration type value. enumeration value: + + */ +en_flag_status_t PWC_BKR_GetStatus(uint8_t u8Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_PWC_BACKUP_RAM_FLAG(u8Flag)); + + DDL_ASSERT(IS_PWC_UNLOCKED()); + if (0U != (READ_REG8_BIT(CM_PWC->VBATCR, u8Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Write Backup register. + * @param [in] u8RegNum Backup register number. + * @arg This parameter can be a number between Min_Data = 0 and Max_Data = 127. + * @param [in] u8RegVal Value written to register + * @retval None + */ +void PWC_BKR_Write(uint8_t u8RegNum, uint8_t u8RegVal) +{ + __IO uint8_t *BKR; + + /* Check parameters */ + DDL_ASSERT(IS_PWC_BACKUP_REGISTER_NUMBER(u8RegNum)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + BKR = (__IO uint8_t *)PWC_BKRx(u8RegNum); + WRITE_REG8(*BKR, u8RegVal); +} + +/** + * @brief Read Backup register. + * @param [in] u8RegNum Backup register number. + * @arg This parameter can be a number between Min_Data = 0 and Max_Data = 127. + * @retval uint8_t Register value + */ +uint8_t PWC_BKR_Read(uint8_t u8RegNum) +{ + uint8_t u8RegVal; + + /* Check parameters */ + DDL_ASSERT(IS_PWC_BACKUP_REGISTER_NUMBER(u8RegNum)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + u8RegVal = READ_REG8(*((__IO uint8_t *)PWC_BKRx(u8RegNum))); + + return u8RegVal; +} + +/** + * @brief WKT Timer Initialize. + * @param [in] u16ClkSrc Clock source. + * This parameter can be one of the following values: + * @arg PWC_WKT_CLK_SRC_64HZ: 64Hz Clock + * @arg PWC_WKT_CLK_SRC_XTAL32: XTAL32 Clock + * @arg PWC_WKT_CLK_SRC_RTCLRC: RTCLRC Clock + * @param [in] u16CmpVal Comparison value of the Counter. + * @arg This parameter can be a number between Min_Data = 0 and Max_Data = 0xFFF. + * @retval None + */ +void PWC_WKT_Config(uint16_t u16ClkSrc, uint16_t u16CmpVal) +{ + /* Check parameters */ + DDL_ASSERT(IS_PWC_WKT_CLK_SRC(u16ClkSrc)); + DDL_ASSERT(IS_PWC_WKT_COMPARISION_VALUE(u16CmpVal)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + MODIFY_REG8(CM_PWC->WKTC2, PWC_WKTC2_WKCKS, u16ClkSrc); + WRITE_REG8(CM_PWC->WKTC0, (u16CmpVal & PWC_WKTC0_WKTMCMP)); + WRITE_REG8(CM_PWC->WKTC1, ((u16CmpVal >> 8U) & PWC_WKTC1_WKTMCMP)); +} + +/** + * @brief SET WKT Timer compare value. + * @param [in] u16CmpVal Comparison value of the Counter. + * @arg This parameter can be a number between Min_Data = 0 and Max_Data = 0xFFF. + * @retval None + */ +void PWC_WKT_SetCompareValue(uint16_t u16CmpVal) +{ + /* Check parameters */ + DDL_ASSERT(IS_PWC_WKT_COMPARISION_VALUE(u16CmpVal)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + WRITE_REG8(CM_PWC->WKTC0, (u16CmpVal & PWC_WKTC0_WKTMCMP)); + WRITE_REG8(CM_PWC->WKTC1, ((u16CmpVal >> 8U) & PWC_WKTC1_WKTMCMP)); +} + +/** + * @brief Get WKT Timer compare value. + * @param None + * @retval uint16_t WKT Compara value + */ +uint16_t PWC_WKT_GetCompareValue(void) +{ + uint16_t u16CmpVal; + + u16CmpVal = (uint16_t)(READ_REG16_BIT(CM_PWC->WKTC1, PWC_WKTC1_WKTMCMP) << 8U); + u16CmpVal |= READ_REG8(CM_PWC->WKTC0); + + return u16CmpVal; +} + +/** + * @brief ENABLE or DISABLE WKT Timer. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void PWC_WKT_Cmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_PWC_UNLOCKED()); + + WRITE_REG32(bCM_PWC->WKTC2_b.WKTCE, enNewState); +} + +/** + * @brief Get WKT Timer count match flag. + * @param None + * @retval An @ref en_flag_status_t enumeration type value. enumeration value: + + */ +en_flag_status_t PWC_WKT_GetStatus(void) +{ + en_flag_status_t enFlagState; + + enFlagState = (0U != READ_REG8_BIT(CM_PWC->WKTC2, PWC_WKTC2_WKOVF)) ? SET : RESET; + + return enFlagState; +} + +/** + * @brief Clear WKT Timer count match flag. + * @param None + * @retval None + */ +void PWC_WKT_ClearStatus(void) +{ + DDL_ASSERT(IS_PWC_UNLOCKED()); + CLR_REG8_BIT(CM_PWC->WKTC2, PWC_WKTC2_WKOVF); +} + +/** + * @} + */ + +#endif /* LL_PWC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_qspi.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_qspi.c new file mode 100644 index 00000000..8d0cdb8f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_qspi.c @@ -0,0 +1,471 @@ +/** + ******************************************************************************* + * @file hc32_ll_qspi.c + * @brief This file provides firmware functions to manage the QSPI. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_qspi.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_QSPI QSPI + * @brief QSPI Driver Library + * @{ + */ + +#if (LL_QSPI_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup QSPI_Local_Macros QSPI Local Macros + * @{ + */ + +/* QSPI registers Mask */ +#define QSPI_CR_CLR_MASK (QSPI_CR_DIV | QSPI_CR_SPIMD3 | QSPI_CR_PFSAE | \ + QSPI_CR_PFE | QSPI_CR_MDSEL) +#define QSPI_FCR_CLR_MASK (QSPI_FCR_DUTY | QSPI_FCR_DMCYCN | QSPI_FCR_SSNLD | \ + QSPI_FCR_SSNHD | QSPI_FCR_FOUR_BIC | QSPI_FCR_AWSL) +#define QSPI_CUSTOM_MD_CLR_MASK (QSPI_CR_IPRSL | QSPI_CR_APRSL | QSPI_CR_DPRSL) + +/** + * @defgroup QSPI_Check_Parameters_Validity QSPI check parameters validity + * @{ + */ + +#define IS_QSPI_CLK_DIV(x) \ +( ((x) != 0U) && \ + (((x) | QSPI_CLK_DIV64) == QSPI_CLK_DIV64)) + +#define IS_QSPI_SPI_MD(x) \ +( ((x) == QSPI_SPI_MD0) || \ + ((x) == QSPI_SPI_MD3)) + +#define IS_QSPI_PREFETCH_MD(x) \ +( ((x) == QSPI_PREFETCH_MD_INVD) || \ + ((x) == QSPI_PREFETCH_MD_EDGE_STOP) || \ + ((x) == QSPI_PREFETCH_MD_IMMED_STOP)) + +#define IS_QSPI_READ_MD(x) \ +( ((x) == QSPI_RD_MD_STD_RD) || \ + ((x) == QSPI_RD_MD_FAST_RD) || \ + ((x) == QSPI_RD_MD_DUAL_OUTPUT_FAST_RD) || \ + ((x) == QSPI_RD_MD_DUAL_IO_FAST_RD) || \ + ((x) == QSPI_RD_MD_QUAD_OUTPUT_FAST_RD) || \ + ((x) == QSPI_RD_MD_QUAD_IO_FAST_RD) || \ + ((x) == QSPI_RD_MD_CUSTOM_STANDARD_RD) || \ + ((x) == QSPI_RD_MD_CUSTOM_FAST_RD)) + +#define IS_QSPI_DUMMY_CYCLE(x) (((x) | QSPI_DUMMY_CYCLE18) == QSPI_DUMMY_CYCLE18) + +#define IS_QSPI_ADDR_WIDTH(x) \ +( ((x) == QSPI_ADDR_WIDTH_8BIT) || \ + ((x) == QSPI_ADDR_WIDTH_16BIT) || \ + ((x) == QSPI_ADDR_WIDTH_24BIT) || \ + ((x) == QSPI_ADDR_WIDTH_32BIT_INSTR_24BIT) || \ + ((x) == QSPI_ADDR_WIDTH_32BIT_INSTR_32BIT)) + +#define IS_QSPI_QSSN_SETUP_TIME(x) \ +( ((x) == QSPI_QSSN_SETUP_ADVANCE_QSCK0P5) || \ + ((x) == QSPI_QSSN_SETUP_ADVANCE_QSCK1P5)) + +#define IS_QSPI_QSSN_RELEASE_TIME(x) \ +( ((x) == QSPI_QSSN_RELEASE_DELAY_QSCK0P5) || \ + ((x) == QSPI_QSSN_RELEASE_DELAY_QSCK1P5) || \ + ((x) == QSPI_QSSN_RELEASE_DELAY_QSCK32) || \ + ((x) == QSPI_QSSN_RELEASE_DELAY_QSCK128) || \ + ((x) == QSPI_QSSN_RELEASE_DELAY_INFINITE)) + +#define IS_QSPI_QSSN_INTERVAL_TIME(x) ((x) <= QSPI_QSSN_INTERVAL_QSCK16) + +#define IS_QSPI_INSTR_PROTOCOL(x) \ +( ((x) == QSPI_INSTR_PROTOCOL_1LINE) || \ + ((x) == QSPI_INSTR_PROTOCOL_2LINE) || \ + ((x) == QSPI_INSTR_PROTOCOL_4LINE)) + +#define IS_QSPI_ADDR_PROTOCOL(x) \ +( ((x) == QSPI_ADDR_PROTOCOL_1LINE) || \ + ((x) == QSPI_ADDR_PROTOCOL_2LINE) || \ + ((x) == QSPI_ADDR_PROTOCOL_4LINE)) + +#define IS_QSPI_DATA_PROTOCOL(x) \ +( ((x) == QSPI_DATA_PROTOCOL_1LINE) || \ + ((x) == QSPI_DATA_PROTOCOL_2LINE) || \ + ((x) == QSPI_DATA_PROTOCOL_4LINE)) + +#define IS_QSPI_WP_PIN_LVL(x) \ +( ((x) == QSPI_WP_PIN_LOW) || \ + ((x) == QSPI_WP_PIN_HIGH)) + +#define IS_QSPI_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | QSPI_FLAG_ALL) == QSPI_FLAG_ALL)) + +#define IS_QSPI_CLR_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | QSPI_FLAG_CLR_ALL) == QSPI_FLAG_CLR_ALL)) + +#define IS_QSPI_BLOCK_SIZE(x) ((x) <= (QSPI_EXAR_EXADR >> QSPI_EXAR_EXADR_POS)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @defgroup QSPI_Local_Variable QSPI Local Variable + * @{ + */ + +/* Current read mode */ +static uint8_t m_u8ReadMode = 0U; + +/** + * @} + */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup QSPI_Global_Functions QSPI Global Functions + * @{ + */ + +/** + * @brief De-initializes QSPI. + * @param None + * @retval None + */ +void QSPI_DeInit(void) +{ + WRITE_REG32(CM_QSPI->CR, 0x003F0000UL); + WRITE_REG32(CM_QSPI->CSCR, 0x0FUL); + WRITE_REG32(CM_QSPI->FCR, 0x80B3UL); + WRITE_REG32(CM_QSPI->CCMD, 0x0UL); + WRITE_REG32(CM_QSPI->XCMD, 0xFFUL); + WRITE_REG32(CM_QSPI->SR2, QSPI_FLAG_ROM_ACCESS_ERR); + WRITE_REG32(CM_QSPI->EXAR, 0UL); +} + +/** + * @brief Initialize QSPI. + * @param [in] pstcQspiInit Pointer to a @ref stc_qspi_init_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t QSPI_Init(const stc_qspi_init_t *pstcQspiInit) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Duty = 0UL; + + if (NULL == pstcQspiInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_QSPI_CLK_DIV(pstcQspiInit->u32ClockDiv)); + DDL_ASSERT(IS_QSPI_SPI_MD(pstcQspiInit->u32SpiMode)); + DDL_ASSERT(IS_QSPI_PREFETCH_MD(pstcQspiInit->u32PrefetchMode)); + DDL_ASSERT(IS_QSPI_READ_MD(pstcQspiInit->u32ReadMode)); + DDL_ASSERT(IS_QSPI_DUMMY_CYCLE(pstcQspiInit->u32DummyCycle)); + DDL_ASSERT(IS_QSPI_ADDR_WIDTH(pstcQspiInit->u32AddrWidth)); + DDL_ASSERT(IS_QSPI_QSSN_SETUP_TIME(pstcQspiInit->u32SetupTime)); + DDL_ASSERT(IS_QSPI_QSSN_RELEASE_TIME(pstcQspiInit->u32ReleaseTime)); + DDL_ASSERT(IS_QSPI_QSSN_INTERVAL_TIME(pstcQspiInit->u32IntervalTime)); + + /* Duty cycle compensation */ + if (0UL == (pstcQspiInit->u32ClockDiv & QSPI_CLK_DIV2)) { + u32Duty = QSPI_FCR_DUTY; + } + MODIFY_REG32(CM_QSPI->CR, QSPI_CR_CLR_MASK, (pstcQspiInit->u32ClockDiv | pstcQspiInit->u32SpiMode | + pstcQspiInit->u32PrefetchMode | pstcQspiInit->u32ReadMode)); + WRITE_REG32(CM_QSPI->CSCR, ((pstcQspiInit->u32ReleaseTime >> 8U) | pstcQspiInit->u32IntervalTime)); + MODIFY_REG32(CM_QSPI->FCR, QSPI_FCR_CLR_MASK, (pstcQspiInit->u32DummyCycle | pstcQspiInit->u32AddrWidth | + pstcQspiInit->u32SetupTime | (pstcQspiInit->u32ReleaseTime & 0xFFU) | u32Duty)); + } + + return i32Ret; +} + +/** + * @brief Fills each stc_qspi_init_t member with default value. + * @param [out] pstcQspiInit Pointer to a @ref stc_qspi_init_t structure + * @retval int32_t: + * - LL_OK: stc_qspi_init_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t QSPI_StructInit(stc_qspi_init_t *pstcQspiInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcQspiInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcQspiInit->u32ClockDiv = QSPI_CLK_DIV2; + pstcQspiInit->u32SpiMode = QSPI_SPI_MD0; + pstcQspiInit->u32PrefetchMode = QSPI_PREFETCH_MD_INVD; + pstcQspiInit->u32ReadMode = QSPI_RD_MD_STD_RD; + pstcQspiInit->u32DummyCycle = QSPI_DUMMY_CYCLE3; + pstcQspiInit->u32AddrWidth = QSPI_ADDR_WIDTH_24BIT; + pstcQspiInit->u32SetupTime = QSPI_QSSN_SETUP_ADVANCE_QSCK0P5; + pstcQspiInit->u32ReleaseTime = QSPI_QSSN_RELEASE_DELAY_QSCK0P5; + pstcQspiInit->u32IntervalTime = QSPI_QSSN_INTERVAL_QSCK1; + } + + return i32Ret; +} + +/** + * @brief Set the level of WP pin. + * @param [in] u32Level The level value. + * This parameter can be one of the following values: + * @arg QSPI_WP_PIN_LOW: WP(QSIO2) pin output low + * @arg QSPI_WP_PIN_HIGH: WP(QSIO2) pin output high + * @retval None + */ +void QSPI_SetWpPinLevel(uint32_t u32Level) +{ + /* Check parameters */ + DDL_ASSERT(IS_QSPI_WP_PIN_LVL(u32Level)); + + MODIFY_REG32(CM_QSPI->FCR, QSPI_FCR_WPOL, u32Level); +} + +/** + * @brief Set the prefetch mode. + * @param [in] u32Mode The prefetch mode. + * This parameter can be one of the following values: + * @arg QSPI_PREFETCH_MD_INVD: Disable prefetch + * @arg QSPI_PREFETCH_MD_EDGE_STOP: Stop prefetch at the edge of byte + * @arg QSPI_PREFETCH_MD_IMMED_STOP: Stop prefetch at current position immediately + * @retval None + */ +void QSPI_SetPrefetchMode(uint32_t u32Mode) +{ + /* Check parameters */ + DDL_ASSERT(IS_QSPI_PREFETCH_MD(u32Mode)); + + MODIFY_REG32(CM_QSPI->CR, (QSPI_CR_PFE | QSPI_CR_PFSAE), u32Mode); +} + +/** + * @brief Selects the block to access. + * @param [in] u8Block Memory block number (range is 0 to 63) + * @retval None + */ +void QSPI_SelectMemoryBlock(uint8_t u8Block) +{ + /* Check parameters */ + DDL_ASSERT(IS_QSPI_BLOCK_SIZE(u8Block)); + + WRITE_REG32(CM_QSPI->EXAR, ((uint32_t)u8Block << QSPI_EXAR_EXADR_POS)); +} + +/** + * @brief Set the read mode. + * @param [in] u32Mode Read mode. + * This parameter can be one of the following values: + * @arg QSPI_RD_MD_STD_RD: Standard read mode (no dummy cycles) + * @arg QSPI_RD_MD_FAST_RD: Fast read mode (dummy cycles between address and data) + * @arg QSPI_RD_MD_DUAL_OUTPUT_FAST_RD: Fast read dual output mode (data on 2 lines) + * @arg QSPI_RD_MD_DUAL_IO_FAST_RD: Fast read dual I/O mode (address and data on 2 lines) + * @arg QSPI_RD_MD_QUAD_OUTPUT_FAST_RD: Fast read quad output mode (data on 4 lines) + * @arg QSPI_RD_MD_QUAD_IO_FAST_RD: Fast read quad I/O mode (address and data on 4 lines) + * @arg QSPI_RD_MD_CUSTOM_STANDARD_RD: Custom standard read mode + * @arg QSPI_RD_MD_CUSTOM_FAST_RD: Custom fast read mode + * @retval None + */ +void QSPI_SetReadMode(uint32_t u32Mode) +{ + /* Check parameters */ + DDL_ASSERT(IS_QSPI_READ_MD(u32Mode)); + + MODIFY_REG32(CM_QSPI->CR, QSPI_CR_MDSEL, u32Mode); +} + +/** + * @brief Configure the custom read. + * @param [in] pstcCustomMode Pointer to a @ref stc_qspi_custom_mode_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t QSPI_CustomReadConfig(const stc_qspi_custom_mode_t *pstcCustomMode) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcCustomMode) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_QSPI_INSTR_PROTOCOL(pstcCustomMode->u32InstrProtocol)); + DDL_ASSERT(IS_QSPI_ADDR_PROTOCOL(pstcCustomMode->u32AddrProtocol)); + DDL_ASSERT(IS_QSPI_DATA_PROTOCOL(pstcCustomMode->u32DataProtocol)); + + MODIFY_REG32(CM_QSPI->CR, QSPI_CUSTOM_MD_CLR_MASK, (pstcCustomMode->u32InstrProtocol | + pstcCustomMode->u32AddrProtocol | pstcCustomMode->u32DataProtocol)); + WRITE_REG32(CM_QSPI->CCMD, pstcCustomMode->u8InstrCode); + } + + return i32Ret; +} + +/** + * @brief Enable or disable XIP mode. + * @param [in] u8ModeCode Enter or exit XIP mode code + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void QSPI_XipModeCmd(uint8_t u8ModeCode, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(CM_QSPI->XCMD, u8ModeCode); + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_XIPE); + } else { + CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_XIPE); + } +} + +/** + * @brief Enter direct communication mode. + * @param None + * @retval None + */ +void QSPI_EnterDirectCommMode(void) +{ + /* Backup the read mode */ + m_u8ReadMode = (uint8_t)READ_REG32_BIT(CM_QSPI->CR, QSPI_CR_MDSEL); + /* Set standard read mode */ + CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_MDSEL); + /* Enter direct communication mode */ + SET_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME); +} + +/** + * @brief Exit direct communication mode. + * @param None + * @retval None + */ +void QSPI_ExitDirectCommMode(void) +{ + /* Exit direct communication mode */ + CLR_REG32_BIT(CM_QSPI->CR, QSPI_CR_DCOME); + /* Recovery the read mode */ + SET_REG32_BIT(CM_QSPI->CR, m_u8ReadMode); +} + +/** + * @brief Get the size of prefetched buffer. + * @param None + * @retval uint8_t Prefetched buffer size. + */ +uint8_t QSPI_GetPrefetchBufSize(void) +{ + return (uint8_t)(READ_REG32_BIT(CM_QSPI->SR, QSPI_SR_PFNUM) >> QSPI_SR_PFNUM_POS); +} + +/** + * @brief Get QSPI flag. + * @param [in] u32Flag QSPI flag type + * This parameter can be one or any combination of the following values: + * @arg QSPI_FLAG_DIRECT_COMM_BUSY: Serial transfer being processed + * @arg QSPI_FLAG_XIP_MD: XIP mode + * @arg QSPI_FLAG_ROM_ACCESS_ERR: ROM access detection status in direct communication mode + * @arg QSPI_FLAG_PREFETCH_BUF_FULL: Prefetch buffer is full + * @arg QSPI_FLAG_PREFETCH_STOP: Prefetch function operating + * @arg QSPI_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t QSPI_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_QSPI_FLAG(u32Flag)); + + if (0UL != READ_REG32_BIT(CM_QSPI->SR, u32Flag)) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear QSPI flag. + * @param [in] u32Flag QSPI flag type + * This parameter can be one or any combination of the following values: + * @arg QSPI_FLAG_ROM_ACCESS_ERR: ROM access detection status in direct communication mode + * @arg QSPI_FLAG_CLR_ALL: All of the above + * @retval None + */ +void QSPI_ClearStatus(uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_QSPI_CLR_FLAG(u32Flag)); + + SET_REG32_BIT(CM_QSPI->SR2, u32Flag); +} + +/** + * @} + */ + +#endif /* LL_QSPI_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rmu.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rmu.c new file mode 100644 index 00000000..61824d0a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rmu.c @@ -0,0 +1,152 @@ +/** + ******************************************************************************* + * @file hc32_ll_rmu.c + * @brief This file provides firmware functions to manage the Reset Manage Unit + * (RMU). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_rmu.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_RMU RMU + * @brief RMU Driver Library + * @{ + */ + +#if (LL_RMU_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup RMU_Local_Macros RMU Local Macros + * @{ + */ + +/** + * @defgroup RMU_Check_Parameters_Validity RMU Check Parameters Validity + * @{ + */ + +/*! Parameter validity check for RMU reset cause. */ +#define IS_VALID_RMU_RST_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | RMU_FLAG_ALL) == RMU_FLAG_ALL)) + +/** + * @} + */ +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup RMU_Global_Functions RMU Global Functions + * @{ + */ + +/** + * @brief Get the reset cause. + * @param [in] u32RmuResetCause Reset flags that need to be queried, @ref RMU_ResetCause in details + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t RMU_GetStatus(uint32_t u32RmuResetCause) +{ + en_flag_status_t enStatus; + DDL_ASSERT(IS_VALID_RMU_RST_FLAG(u32RmuResetCause)); + + enStatus = ((0UL == READ_REG32_BIT(CM_RMU->RSTF0, u32RmuResetCause)) ? RESET : SET); + return enStatus; +} + +/** + * @brief Clear reset Status. + * @param None + * @retval NOne + * @note Clear reset flag should be done after read RMU_RSTF0 register. + * Call PWC_Unlock(PWC_UNLOCK_CODE_1) unlock RMU_RSTF0 register first. + */ +void RMU_ClearStatus(void) +{ + DDL_ASSERT((CM_PWC->FPRC & PWC_FPRC_FPRCB1) == PWC_FPRC_FPRCB1); + SET_REG_BIT(CM_RMU->RSTF0, RMU_RSTF0_CLRF); + __NOP(); + __NOP(); + __NOP(); + __NOP(); + __NOP(); + __NOP(); +} + +/** + * @brief Enable or disable LOCKUP reset. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Call LL_PERIPH_WE(LL_PERIPH_PWC_CLK_RMU) unlock RMU_PRSTCR0 register first. + */ +void RMU_CPULockUpCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT((CM_PWC->FPRC & PWC_FPRC_FPRCB1) == PWC_FPRC_FPRCB1); + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + WRITE_REG32(bCM_RMU->PRSTCR0_b.LKUPREN, enNewState); +} + +/** + * @} + */ + +#endif /* LL_RMU_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rtc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rtc.c new file mode 100644 index 00000000..e023f204 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_rtc.c @@ -0,0 +1,1139 @@ +/** + ******************************************************************************* + * @file hc32_ll_rtc.c + * @brief This file provides firmware functions to manage the Real-Time + * Clock(RTC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_rtc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_RTC RTC + * @brief Real-Time Clock Driver Library + * @{ + */ + +#if (LL_RTC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup RTC_Local_Macros RTC Local Macros + * @{ + */ + +/* RTC TPCR register Mask */ +#define RTC_TPCR_CLR_MASK (RTC_TPCR0_TPCT0 | RTC_TPCR0_TPNF0 | \ + RTC_TPCR0_TPRSTE0 | RTC_TPCR0_TSTPE0) +/* Get the specified register address of the RTC Intrusion Control */ +#define RTC_TPCRx(__CH__) ((uint32_t)(&(CM_RTC->TPCR0)) + (uint32_t)(__CH__)) + +/* RTC software reset timeout(ms) */ +#define RTC_SW_RST_TIMEOUT (100UL) +/* RTC mode switch timeout(ms) */ +#define RTC_MD_SWITCH_TIMEOUT (100UL) + +/** + * @defgroup RTC_Check_Parameters_Validity RTC Check Parameters Validity + * @{ + */ +#define IS_RTC_DATA_FMT(x) \ +( ((x) == RTC_DATA_FMT_DEC) || \ + ((x) == RTC_DATA_FMT_BCD)) + +#define IS_RTC_CLK_SRC(x) \ +( ((x) == RTC_CLK_SRC_XTAL32) || \ + ((x) == RTC_CLK_SRC_LRC)) + +#define IS_RTC_HOUR_FMT(x) \ +( ((x) == RTC_HOUR_FMT_12H) || \ + ((x) == RTC_HOUR_FMT_24H)) + +#define IS_RTC_INT_PERIOD(x) \ +( ((x) == RTC_INT_PERIOD_INVD) || \ + ((x) == RTC_INT_PERIOD_PER_HALF_SEC) || \ + ((x) == RTC_INT_PERIOD_PER_SEC) || \ + ((x) == RTC_INT_PERIOD_PER_MINUTE) || \ + ((x) == RTC_INT_PERIOD_PER_HOUR) || \ + ((x) == RTC_INT_PERIOD_PER_DAY) || \ + ((x) == RTC_INT_PERIOD_PER_MONTH)) + +#define IS_RTC_CLK_COMPEN(x) \ +( ((x) == RTC_CLK_COMPEN_DISABLE) || \ + ((x) == RTC_CLK_COMPEN_ENABLE)) + +#define IS_RTC_CLK_COMPEN_MD(x) \ +( ((x) == RTC_CLK_COMPEN_MD_DISTRIBUTED) || \ + ((x) == RTC_CLK_COMPEN_MD_UNIFORM)) + +#define IS_RTC_HOUR_12H_AM_PM(x) \ +( ((x) == RTC_HOUR_12H_AM) || \ + ((x) == RTC_HOUR_12H_PM)) + +#define IS_RTC_INTRU_CH(x) \ +( ((x) == RTC_INTRU_CH0) || \ + ((x) == RTC_INTRU_CH1)) + +#define IS_RTC_INTRU_TIMESTAMP(x) \ +( ((x) == RTC_INTRU_TS_DISABLE) || \ + ((x) == RTC_INTRU_TS_ENABLE)) + +#define IS_RTC_INTRU_RST_BACKUP_REG(x) \ +( ((x) == RTC_INTRU_RST_BACKUP_REG_DISABLE) || \ + ((x) == RTC_INTRU_RST_BACKUP_REG_ENABLE)) + +#define IS_RTC_INTRU_FILTER(x) \ +( ((x) == RTC_INTRU_FILTER_INVD) || \ + ((x) == RTC_INTRU_FILTER_THREE_TIME) || \ + ((x) == RTC_INTRU_FILTER_THREE_TIME_CLK_DIV32)) + +#define IS_RTC_INTRU_TRIG_EDGE(x) \ +( ((x) == RTC_INTRU_TRIG_EDGE_NONE) || \ + ((x) == RTC_INTRU_TRIG_EDGE_RISING) || \ + ((x) == RTC_INTRU_TRIG_EDGE_FALLING) || \ + ((x) == RTC_INTRU_TRIG_EDGE_RISING_FALLING)) + +#define IS_RTC_GET_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | RTC_FLAG_ALL) == RTC_FLAG_ALL)) + +#define IS_RTC_CLR_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | RTC_FLAG_CLR_ALL) == RTC_FLAG_CLR_ALL)) + +#define IS_RTC_INT(x) \ +( ((x) != 0U) && \ + (((x) | RTC_INT_ALL) == RTC_INT_ALL)) + +#define IS_RTC_YEAR(x) ((x) <= 99U) + +#define IS_RTC_MONTH(x) (((x) >= 1U) && ((x) <= 12U)) + +#define IS_RTC_DAY(x) (((x) >= 1U) && ((x) <= 31U)) + +#define IS_RTC_HOUR_12H(x) (((x) >= 1U) && ((x) <= 12U)) + +#define IS_RTC_HOUR_24H(x) ((x) <= 23U) + +#define IS_RTC_MINUTE(x) ((x) <= 59U) + +#define IS_RTC_SEC(x) ((x) <= 59U) + +#define IS_RTC_WEEKDAY(x) ((x) <= 6U) + +#define IS_RTC_ALARM_WEEKDAY(x) (((x) >= 0x01U) && ((x) <= 0x7FU)) + +#define IS_RTC_COMPEN_VALUE(x) ((x) <= 0x1FFU) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup RTC_Global_Functions RTC Global Functions + * @{ + */ + +/** + * @brief De-Initialize RTC. + * @param None + * @retval int32_t: + * - LL_OK: De-Initialize success + * - LL_ERR_TIMEOUT: De-Initialize timeout + */ +int32_t RTC_DeInit(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + WRITE_REG32(bCM_RTC->CR0_b.RESET, RESET); + /* Waiting for normal count status or end of RTC software reset */ + u32Count = RTC_SW_RST_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_RTC->CR0_b.RESET)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_OK == i32Ret) { + /* Reset all RTC registers */ + WRITE_REG32(bCM_RTC->CR0_b.RESET, SET); + /* Waiting for RTC software reset to complete */ + u32Count = RTC_SW_RST_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_RTC->CR0_b.RESET)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + + return i32Ret; +} + +/** + * @brief Initialize RTC. + * @param [in] pstcRtcInit Pointer to a @ref stc_rtc_init_t structure + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_Init(const stc_rtc_init_t *pstcRtcInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_CLK_SRC(pstcRtcInit->u8ClockSrc)); + DDL_ASSERT(IS_RTC_HOUR_FMT(pstcRtcInit->u8HourFormat)); + DDL_ASSERT(IS_RTC_INT_PERIOD(pstcRtcInit->u8IntPeriod)); + DDL_ASSERT(IS_RTC_CLK_COMPEN(pstcRtcInit->u8ClockCompen)); + DDL_ASSERT(IS_RTC_COMPEN_VALUE(pstcRtcInit->u16CompenValue)); + DDL_ASSERT(IS_RTC_CLK_COMPEN_MD(pstcRtcInit->u8CompenMode)); + + /* RTC CR3 Configuration */ + MODIFY_REG8(CM_RTC->CR3, (RTC_CR3_LRCEN | RTC_CR3_RCKSEL), pstcRtcInit->u8ClockSrc); + /* RTC CR1 Configuration */ + MODIFY_REG8(CM_RTC->CR1, (RTC_CR1_PRDS | RTC_CR1_AMPM | RTC_CR1_ONEHZSEL), + (pstcRtcInit->u8IntPeriod | pstcRtcInit->u8HourFormat | pstcRtcInit->u8CompenMode)); + /* RTC Compensation Configuration */ + MODIFY_REG8(CM_RTC->ERRCRH, (RTC_ERRCRH_COMPEN | RTC_ERRCRH_COMP8), + (pstcRtcInit->u8ClockCompen | (uint8_t)((pstcRtcInit->u16CompenValue >> 8U) & 0x01U))); + WRITE_REG8(CM_RTC->ERRCRL, (uint8_t)(pstcRtcInit->u16CompenValue & 0xFFU)); + } + + return i32Ret; +} + +/** + * @brief Fills each stc_rtc_init_t member with default value. + * @param [out] pstcRtcInit Pointer to a @ref stc_rtc_init_t structure + * @retval int32_t: + * - LL_OK: stc_rtc_init_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_StructInit(stc_rtc_init_t *pstcRtcInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcRtcInit->u8ClockSrc = RTC_CLK_SRC_LRC; + pstcRtcInit->u8HourFormat = RTC_HOUR_FMT_24H; + pstcRtcInit->u8IntPeriod = RTC_INT_PERIOD_INVD; + pstcRtcInit->u8ClockCompen = RTC_CLK_COMPEN_DISABLE; + pstcRtcInit->u8CompenMode = RTC_CLK_COMPEN_MD_DISTRIBUTED; + pstcRtcInit->u16CompenValue = 0U; + } + + return i32Ret; +} + +/** + * @brief Enter RTC read/write mode. + * @param None + * @retval int32_t: + * - LL_OK: Enter mode success + * - LL_ERR_TIMEOUT: Enter mode timeout + */ +int32_t RTC_EnterRwMode(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* Mode switch when RTC is running */ + if (0UL != READ_REG32(bCM_RTC->CR1_b.START)) { + if (1UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + WRITE_REG32(bCM_RTC->CR2_b.RWREQ, SET); + /* Waiting for RWEN bit set */ + u32Count = RTC_MD_SWITCH_TIMEOUT * (HCLK_VALUE / 20000UL); + while (1UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + } + + return i32Ret; +} + +/** + * @brief Exit RTC read/write mode. + * @param None + * @retval int32_t: + * - LL_OK: Exit mode success + * - LL_ERR_TIMEOUT: Exit mode timeout + */ +int32_t RTC_ExitRwMode(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* Mode switch when RTC is running */ + if (0UL != READ_REG32(bCM_RTC->CR1_b.START)) { + if (0UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + WRITE_REG32(bCM_RTC->CR2_b.RWREQ, RESET); + /* Waiting for RWEN bit reset */ + u32Count = RTC_MD_SWITCH_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + } + + return i32Ret; +} + +/** + * @brief Confirm the condition for RTC to enter low power mode. + * @param None + * @retval int32_t: + * - LL_OK: Can enter low power mode + * - LL_ERR_TIMEOUT: Can't enter low power mode + */ +int32_t RTC_ConfirmLPMCond(void) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* Check RTC work status */ + if (0UL != READ_REG32(bCM_RTC->CR1_b.START)) { + WRITE_REG32(bCM_RTC->CR2_b.RWREQ, SET); + /* Waiting for RTC RWEN bit set */ + u32Count = RTC_MD_SWITCH_TIMEOUT * (HCLK_VALUE / 20000UL); + while (1UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_OK == i32Ret) { + WRITE_REG32(bCM_RTC->CR2_b.RWREQ, RESET); + /* Waiting for RTC RWEN bit reset */ + u32Count = RTC_MD_SWITCH_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32(bCM_RTC->CR2_b.RWEN)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + } + + return i32Ret; +} + +/** + * @brief Set the RTC interrupt period. + * @param [in] u8Period Specifies the interrupt period. + * This parameter can be one of the following values: + * @arg RTC_INT_PERIOD_INVD: Period interrupt invalid + * @arg RTC_INT_PERIOD_PER_HALF_SEC: Interrupt per half second + * @arg RTC_INT_PERIOD_PER_SEC: Interrupt per second + * @arg RTC_INT_PERIOD_PER_MINUTE: Interrupt per minute + * @arg RTC_INT_PERIOD_PER_HOUR: Interrupt per hour + * @arg RTC_INT_PERIOD_PER_DAY: Interrupt per day + * @arg RTC_INT_PERIOD_PER_MONTH: Interrupt per month + * @retval None + */ +void RTC_SetIntPeriod(uint8_t u8Period) +{ + uint32_t u32RtcSta; + uint32_t u32IntSta; + + /* Check parameters */ + DDL_ASSERT(IS_RTC_INT_PERIOD(u8Period)); + + u32RtcSta = READ_REG32(bCM_RTC->CR1_b.START); + u32IntSta = READ_REG32(bCM_RTC->CR2_b.PRDIE); + /* Disable period interrupt when START=1 and clear period flag after write */ + if ((0UL != u32IntSta) && (0UL != u32RtcSta)) { + WRITE_REG32(bCM_RTC->CR2_b.PRDIE, RESET); + } + + /* RTC CR1 Configuration */ + MODIFY_REG8(CM_RTC->CR1, RTC_CR1_PRDS, u8Period); + WRITE_REG32(bCM_RTC->CR2_b.PRDF, RESET); + + if ((0UL != u32IntSta) && (0UL != u32RtcSta)) { + WRITE_REG32(bCM_RTC->CR2_b.PRDIE, SET); + } +} + +/** + * @brief Set the RTC clock source. + * @param [in] u8Src Specifies the clock source. + * This parameter can be one of the following values: + * @arg RTC_CLK_SRC_XTAL32: XTAL32 Cloc + * @arg RTC_CLK_SRC_LRC: LRC/RTCLRC Clock + * @retval None + */ +void RTC_SetClockSrc(uint8_t u8Src) +{ + /* Check parameters */ + DDL_ASSERT(IS_RTC_CLK_SRC(u8Src)); + + MODIFY_REG8(CM_RTC->CR3, (RTC_CR3_LRCEN | RTC_CR3_RCKSEL), u8Src); +} + +/** + * @brief Set RTC clock compensation value. + * @param [in] u16Value Specifies the clock compensation value of RTC. + * @arg This parameter can be a number between Min_Data = 0 and Max_Data = 0x1FF. + * @retval None + */ +void RTC_SetClockCompenValue(uint16_t u16Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_RTC_COMPEN_VALUE(u16Value)); + + WRITE_REG32(bCM_RTC->ERRCRH_b.COMP8, ((uint32_t)u16Value >> 8U) & 0x01U); + WRITE_REG8(CM_RTC->ERRCRL, (uint8_t)(u16Value & 0x00FFU)); +} + +/** + * @brief Get RTC counter status. + * @param None + * @retval An @ref en_functional_state_t enumeration value. + * - ENABLE: RTC counter started + * - DISABLE: RTC counter stopped + */ +en_functional_state_t RTC_GetCounterState(void) +{ + en_functional_state_t enState = DISABLE; + + if (0UL != READ_REG32(bCM_RTC->CR1_b.START)) { + enState = ENABLE; + } + + return enState; +} + +/** + * @brief Enable or disable RTC count. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_Cmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_RTC->CR1_b.START, enNewState); +} + +/** + * @brief Enable or disable RTC LRC function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_LrcCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_RTC->CR3_b.LRCEN, enNewState); +} + +/** + * @brief Enable or disable RTC 1HZ output. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_OneHzOutputCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_RTC->CR1_b.ONEHZOE, enNewState); +} + +/** + * @brief Enable or disable clock compensation. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_ClockCompenCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_RTC->ERRCRH_b.COMPEN, enNewState); +} + +/** + * @brief Set RTC current date. + * @param [in] u8Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [in] pstcRtcDate Pointer to a @ref stc_rtc_date_t structure + * @retval int32_t: + * - LL_OK: Set date success + * - LL_ERR: Set date failed + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_SetDate(uint8_t u8Format, stc_rtc_date_t *pstcRtcDate) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcDate) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + if (RTC_DATA_FMT_DEC != u8Format) { + DDL_ASSERT(IS_RTC_YEAR(RTC_BCD2DEC(pstcRtcDate->u8Year))); + DDL_ASSERT(IS_RTC_MONTH(RTC_BCD2DEC(pstcRtcDate->u8Month))); + DDL_ASSERT(IS_RTC_DAY(RTC_BCD2DEC(pstcRtcDate->u8Day))); + } else { + DDL_ASSERT(IS_RTC_YEAR(pstcRtcDate->u8Year)); + DDL_ASSERT(IS_RTC_MONTH(pstcRtcDate->u8Month)); + DDL_ASSERT(IS_RTC_DAY(pstcRtcDate->u8Day)); + } + DDL_ASSERT(IS_RTC_WEEKDAY(pstcRtcDate->u8Weekday)); + + /* Enter read/write mode */ + if (LL_OK != RTC_EnterRwMode()) { + i32Ret = LL_ERR; + } else { + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcDate->u8Year = RTC_DEC2BCD(pstcRtcDate->u8Year); + pstcRtcDate->u8Month = RTC_DEC2BCD(pstcRtcDate->u8Month); + pstcRtcDate->u8Day = RTC_DEC2BCD(pstcRtcDate->u8Day); + } + + WRITE_REG8(CM_RTC->YEAR, pstcRtcDate->u8Year); + WRITE_REG8(CM_RTC->MON, pstcRtcDate->u8Month); + WRITE_REG8(CM_RTC->DAY, pstcRtcDate->u8Day); + WRITE_REG8(CM_RTC->WEEK, pstcRtcDate->u8Weekday); + + /* Exit read/write mode */ + if (LL_OK != RTC_ExitRwMode()) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/** + * @brief Get RTC current date. + * @param [in] u8Format Specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [out] pstcRtcDate Pointer to a @ref stc_rtc_date_t structure + * @retval int32_t: + * - LL_OK: Get date success + * - LL_ERR: Get date failed + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_GetDate(uint8_t u8Format, stc_rtc_date_t *pstcRtcDate) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcDate) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + /* Enter read/write mode */ + if (LL_OK != RTC_EnterRwMode()) { + i32Ret = LL_ERR; + } else { + /* Get RTC date registers */ + pstcRtcDate->u8Year = READ_REG8(CM_RTC->YEAR); + pstcRtcDate->u8Month = READ_REG8(CM_RTC->MON); + pstcRtcDate->u8Day = READ_REG8(CM_RTC->DAY); + pstcRtcDate->u8Weekday = READ_REG8(CM_RTC->WEEK); + + /* Check decimal format*/ + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcDate->u8Year = RTC_BCD2DEC(pstcRtcDate->u8Year); + pstcRtcDate->u8Month = RTC_BCD2DEC(pstcRtcDate->u8Month); + pstcRtcDate->u8Day = RTC_BCD2DEC(pstcRtcDate->u8Day); + } + + /* exit read/write mode */ + if (LL_OK != RTC_ExitRwMode()) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/** + * @brief Set RTC current time. + * @param [in] u8Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [in] pstcRtcTime Pointer to a @ref stc_rtc_time_t structure + * @retval int32_t: + * - LL_OK: Set time success + * - LL_ERR: Set time failed + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_SetTime(uint8_t u8Format, stc_rtc_time_t *pstcRtcTime) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcTime) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + if (RTC_DATA_FMT_DEC != u8Format) { + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + DDL_ASSERT(IS_RTC_HOUR_12H(RTC_BCD2DEC(pstcRtcTime->u8Hour))); + DDL_ASSERT(IS_RTC_HOUR_12H_AM_PM(pstcRtcTime->u8AmPm)); + } else { + DDL_ASSERT(IS_RTC_HOUR_24H(RTC_BCD2DEC(pstcRtcTime->u8Hour))); + } + DDL_ASSERT(IS_RTC_MINUTE(RTC_BCD2DEC(pstcRtcTime->u8Minute))); + DDL_ASSERT(IS_RTC_SEC(RTC_BCD2DEC(pstcRtcTime->u8Second))); + } else { + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + DDL_ASSERT(IS_RTC_HOUR_12H(pstcRtcTime->u8Hour)); + DDL_ASSERT(IS_RTC_HOUR_12H_AM_PM(pstcRtcTime->u8AmPm)); + } else { + DDL_ASSERT(IS_RTC_HOUR_24H(pstcRtcTime->u8Hour)); + } + DDL_ASSERT(IS_RTC_MINUTE(pstcRtcTime->u8Minute)); + DDL_ASSERT(IS_RTC_SEC(pstcRtcTime->u8Second)); + } + + /* Enter read/write mode */ + if (LL_OK != RTC_EnterRwMode()) { + i32Ret = LL_ERR; + } else { + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcTime->u8Hour = RTC_DEC2BCD(pstcRtcTime->u8Hour); + pstcRtcTime->u8Minute = RTC_DEC2BCD(pstcRtcTime->u8Minute); + pstcRtcTime->u8Second = RTC_DEC2BCD(pstcRtcTime->u8Second); + } + if ((RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) && + (RTC_HOUR_12H_PM == pstcRtcTime->u8AmPm)) { + SET_REG8_BIT(pstcRtcTime->u8Hour, RTC_HOUR_12H_PM); + } + + WRITE_REG8(CM_RTC->HOUR, pstcRtcTime->u8Hour); + WRITE_REG8(CM_RTC->MIN, pstcRtcTime->u8Minute); + WRITE_REG8(CM_RTC->SEC, pstcRtcTime->u8Second); + + /* Exit read/write mode */ + if (LL_OK != RTC_ExitRwMode()) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/** + * @brief Get RTC current time. + * @param [in] u8Format Specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [out] pstcRtcTime Pointer to a @ref stc_rtc_time_t structure + * @retval int32_t: + * - LL_OK: Get time success + * - LL_ERR: Get time failed + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_GetTime(uint8_t u8Format, stc_rtc_time_t *pstcRtcTime) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcTime) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + /* Enter read/write mode */ + if (LL_OK != RTC_EnterRwMode()) { + i32Ret = LL_ERR; + } else { + /* Get RTC time registers */ + pstcRtcTime->u8Hour = READ_REG8(CM_RTC->HOUR); + pstcRtcTime->u8Minute = READ_REG8(CM_RTC->MIN); + pstcRtcTime->u8Second = READ_REG8(CM_RTC->SEC); + + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + if (RTC_HOUR_12H_PM == (pstcRtcTime->u8Hour & RTC_HOUR_12H_PM)) { + CLR_REG8_BIT(pstcRtcTime->u8Hour, RTC_HOUR_12H_PM); + pstcRtcTime->u8AmPm = RTC_HOUR_12H_PM; + } else { + pstcRtcTime->u8AmPm = RTC_HOUR_12H_AM; + } + } else { + pstcRtcTime->u8AmPm = RTC_HOUR_24H; + } + + /* Check decimal format*/ + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcTime->u8Hour = RTC_BCD2DEC(pstcRtcTime->u8Hour); + pstcRtcTime->u8Minute = RTC_BCD2DEC(pstcRtcTime->u8Minute); + pstcRtcTime->u8Second = RTC_BCD2DEC(pstcRtcTime->u8Second); + } + + /* exit read/write mode */ + if (LL_OK != RTC_ExitRwMode()) { + i32Ret = LL_ERR; + } + } + } + + return i32Ret; +} + +/** + * @brief Set RTC alarm time. + * @param [in] u8Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [in] pstcRtcAlarm Pointer to a @ref stc_rtc_alarm_t structure + * @retval int32_t: + * - LL_OK: Set RTC alarm time success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_SetAlarm(uint8_t u8Format, stc_rtc_alarm_t *pstcRtcAlarm) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcAlarm) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + if (RTC_DATA_FMT_DEC != u8Format) { + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + DDL_ASSERT(IS_RTC_HOUR_12H(RTC_BCD2DEC(pstcRtcAlarm->u8AlarmHour))); + DDL_ASSERT(IS_RTC_HOUR_12H_AM_PM(pstcRtcAlarm->u8AlarmAmPm)); + } else { + DDL_ASSERT(IS_RTC_HOUR_24H(RTC_BCD2DEC(pstcRtcAlarm->u8AlarmHour))); + } + DDL_ASSERT(IS_RTC_MINUTE(RTC_BCD2DEC(pstcRtcAlarm->u8AlarmMinute))); + } else { + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + DDL_ASSERT(IS_RTC_HOUR_12H(pstcRtcAlarm->u8AlarmHour)); + DDL_ASSERT(IS_RTC_HOUR_12H_AM_PM(pstcRtcAlarm->u8AlarmAmPm)); + } else { + DDL_ASSERT(IS_RTC_HOUR_24H(pstcRtcAlarm->u8AlarmHour)); + } + DDL_ASSERT(IS_RTC_MINUTE(pstcRtcAlarm->u8AlarmMinute)); + } + DDL_ASSERT(IS_RTC_ALARM_WEEKDAY(pstcRtcAlarm->u8AlarmWeekday)); + + /* Configure alarm registers */ + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcAlarm->u8AlarmHour = RTC_DEC2BCD(pstcRtcAlarm->u8AlarmHour); + pstcRtcAlarm->u8AlarmMinute = RTC_DEC2BCD(pstcRtcAlarm->u8AlarmMinute); + } + if ((RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) && + (RTC_HOUR_12H_PM == pstcRtcAlarm->u8AlarmAmPm)) { + SET_REG8_BIT(pstcRtcAlarm->u8AlarmHour, RTC_HOUR_12H_PM); + } + + WRITE_REG8(CM_RTC->ALMHOUR, pstcRtcAlarm->u8AlarmHour); + WRITE_REG8(CM_RTC->ALMMIN, pstcRtcAlarm->u8AlarmMinute); + WRITE_REG8(CM_RTC->ALMWEEK, pstcRtcAlarm->u8AlarmWeekday); + } + + return i32Ret; +} + +/** + * @brief Get RTC alarm time. + * @param [in] u8Format Specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [out] pstcRtcAlarm Pointer to a @ref stc_rtc_alarm_t structure + * @retval int32_t: + * - LL_OK: Get RTC alarm time success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_GetAlarm(uint8_t u8Format, stc_rtc_alarm_t *pstcRtcAlarm) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcRtcAlarm) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + + /* Get RTC date and time register */ + pstcRtcAlarm->u8AlarmWeekday = READ_REG8(CM_RTC->ALMWEEK); + pstcRtcAlarm->u8AlarmMinute = READ_REG8(CM_RTC->ALMMIN); + pstcRtcAlarm->u8AlarmHour = READ_REG8(CM_RTC->ALMHOUR); + + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + if (RTC_HOUR_12H_PM == (pstcRtcAlarm->u8AlarmHour & RTC_HOUR_12H_PM)) { + CLR_REG8_BIT(pstcRtcAlarm->u8AlarmHour, RTC_HOUR_12H_PM); + pstcRtcAlarm->u8AlarmAmPm = RTC_HOUR_12H_PM; + } else { + pstcRtcAlarm->u8AlarmAmPm = RTC_HOUR_12H_AM; + } + } else { + pstcRtcAlarm->u8AlarmAmPm = RTC_HOUR_24H; + } + + /* Check decimal format*/ + if (RTC_DATA_FMT_DEC == u8Format) { + pstcRtcAlarm->u8AlarmHour = RTC_BCD2DEC(pstcRtcAlarm->u8AlarmHour); + pstcRtcAlarm->u8AlarmMinute = RTC_BCD2DEC(pstcRtcAlarm->u8AlarmMinute); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable RTC alarm. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_AlarmCmd(en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + WRITE_REG32(bCM_RTC->CR2_b.ALME, enNewState); +} + +/** + * @brief De-Initialize RTC intrusion function.. + * @param [in] u8Ch Specifies the RTC intrusion channel. + * This parameter can be one of the following values: + * @arg RTC_INTRU_CH0: Intrusion channel 0 + * @arg RTC_INTRU_CH1: Intrusion channel 1 + * @retval None + */ +void RTC_INTRU_DeInit(uint8_t u8Ch) +{ + __IO uint8_t *TPCR; + + /* Check parameters */ + DDL_ASSERT(IS_RTC_INTRU_CH(u8Ch)); + + TPCR = (__IO uint8_t *)RTC_TPCRx(u8Ch); + WRITE_REG8(*TPCR, 0U); + WRITE_REG8(CM_RTC->TPSR, 0U); +} + +/** + * @brief Initialize RTC intrusion function. + * @param [in] u8Ch Specifies the RTC intrusion channel. + * This parameter can be one of the following values: + * @arg RTC_INTRU_CH0: Intrusion channel 0 + * @arg RTC_INTRU_CH1: Intrusion channel 1 + * @param [in] pstcIntru Pointer to a @ref stc_rtc_intrusion_t structure + * @retval int32_t: + * - LL_OK: Configure RTC intrusion function success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_INTRU_Init(uint8_t u8Ch, const stc_rtc_intrusion_t *pstcIntru) +{ + int32_t i32Ret = LL_OK; + __IO uint8_t *TPCR; + + if (NULL == pstcIntru) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_INTRU_CH(u8Ch)); + DDL_ASSERT(IS_RTC_INTRU_TIMESTAMP(pstcIntru->u8Timestamp)); + DDL_ASSERT(IS_RTC_INTRU_RST_BACKUP_REG(pstcIntru->u8ResetBackupReg)); + DDL_ASSERT(IS_RTC_INTRU_FILTER(pstcIntru->u8Filter)); + DDL_ASSERT(IS_RTC_INTRU_TRIG_EDGE(pstcIntru->u8TriggerEdge)); + + TPCR = (__IO uint8_t *)RTC_TPCRx(u8Ch); + /* RTC Intrusion control Configuration */ + MODIFY_REG8(*TPCR, RTC_TPCR_CLR_MASK, + (pstcIntru->u8Timestamp | pstcIntru->u8ResetBackupReg | + pstcIntru->u8Filter | pstcIntru->u8TriggerEdge)); + } + + return i32Ret; +} + +/** + * @brief Fills each stc_rtc_intrusion_t member with default value. + * @param [out] pstcIntru Pointer to a @ref stc_rtc_intrusion_t structure + * @retval int32_t: + * - LL_OK: stc_rtc_intrusion_t member initialize success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_INTRU_StructInit(stc_rtc_intrusion_t *pstcIntru) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcIntru) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcIntru->u8Timestamp = RTC_INTRU_TS_DISABLE; + pstcIntru->u8ResetBackupReg = RTC_INTRU_RST_BACKUP_REG_DISABLE; + pstcIntru->u8Filter = RTC_INTRU_FILTER_INVD; + pstcIntru->u8TriggerEdge = RTC_INTRU_TRIG_EDGE_NONE; + } + + return i32Ret; +} + +/** + * @brief Get RTC intrusion timestamp. + * @param [in] u8Format Specifies the format of the returned parameters. + * This parameter can be one of the following values: + * @arg RTC_DATA_FMT_DEC: Decimal data format + * @arg RTC_DATA_FMT_BCD: BCD data format + * @param [out] pstcTimestamp Pointer to a @ref stc_rtc_timestamp_t structure + * @retval int32_t: + * - LL_OK: Get RTC intrusion timestamp success + * - LL_ERR_INVD_PARAM: Invalid parameter + */ +int32_t RTC_INTRU_GetTimestamp(uint8_t u8Format, stc_rtc_timestamp_t *pstcTimestamp) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTimestamp) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_RTC_DATA_FMT(u8Format)); + + /* Get RTC Timestamp registers */ + pstcTimestamp->stcTime.u8Hour = READ_REG8(CM_RTC->HOURTP); + pstcTimestamp->stcTime.u8Minute = READ_REG8(CM_RTC->MINTP); + pstcTimestamp->stcTime.u8Second = READ_REG8(CM_RTC->SECTP); + pstcTimestamp->u8Month = READ_REG8(CM_RTC->MONTP); + pstcTimestamp->u8Day = READ_REG8(CM_RTC->DAYTP); + + if (RTC_HOUR_FMT_12H == READ_REG32(bCM_RTC->CR1_b.AMPM)) { + if (RTC_HOUR_12H_PM == (pstcTimestamp->stcTime.u8Hour & RTC_HOUR_12H_PM)) { + CLR_REG8_BIT(pstcTimestamp->stcTime.u8Hour, RTC_HOUR_12H_PM); + pstcTimestamp->stcTime.u8AmPm = RTC_HOUR_12H_PM; + } else { + pstcTimestamp->stcTime.u8AmPm = RTC_HOUR_12H_AM; + } + } else { + pstcTimestamp->stcTime.u8AmPm = RTC_HOUR_24H; + } + + /* Check decimal format*/ + if (RTC_DATA_FMT_DEC == u8Format) { + pstcTimestamp->stcTime.u8Hour = RTC_BCD2DEC(pstcTimestamp->stcTime.u8Hour); + pstcTimestamp->stcTime.u8Minute = RTC_BCD2DEC(pstcTimestamp->stcTime.u8Minute); + pstcTimestamp->stcTime.u8Second = RTC_BCD2DEC(pstcTimestamp->stcTime.u8Second); + pstcTimestamp->u8Month = RTC_BCD2DEC(pstcTimestamp->u8Month); + pstcTimestamp->u8Day = RTC_BCD2DEC(pstcTimestamp->u8Day); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable RTC intrusion. + * @param [in] u8Ch Specifies the RTC intrusion channel. + * This parameter can be one of the following values: + * @arg RTC_INTRU_CH0: Intrusion channel 0 + * @arg RTC_INTRU_CH1: Intrusion channel 1 + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_INTRU_Cmd(uint8_t u8Ch, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_RTC_INTRU_CH(u8Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (RTC_INTRU_CH0 != u8Ch) { + WRITE_REG32(bCM_RTC->TPCR1_b.TPEN1, enNewState); + } else { + WRITE_REG32(bCM_RTC->TPCR0_b.TPEN0, enNewState); + } +} + +/** + * @brief Enable or disable specified RTC interrupt. + * @param [in] u32IntType Specifies the RTC interrupt source. + * This parameter can be one or any combination of the following values: + * @arg @ref RTC_Interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void RTC_IntCmd(uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint32_t u32IntTemp; + + /* Check parameters */ + DDL_ASSERT(IS_RTC_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32IntTemp = u32IntType & 0x0000FFUL; + if (0UL != u32IntTemp) { + if (DISABLE != enNewState) { + SET_REG8_BIT(CM_RTC->CR2, u32IntTemp); + } else { + CLR_REG8_BIT(CM_RTC->CR2, u32IntTemp); + } + } + + /* Intrusion interrupt */ + if (0UL != (u32IntType & 0x00FF00UL)) { + WRITE_REG32(bCM_RTC->TPCR0_b.TPIE0, enNewState); + } + if (0UL != (u32IntType & 0xFF0000UL)) { + WRITE_REG32(bCM_RTC->TPCR1_b.TPIE1, enNewState); + } +} + +/** + * @brief Get RTC flag status. + * @param [in] u32Flag Specifies the RTC flag type. + * This parameter can be one or any combination of the following values: + * @arg @ref RTC_Flag + * @arg RTC_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t RTC_GetStatus(uint32_t u32Flag) +{ + uint8_t u8FlagTemp; + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_RTC_GET_FLAG(u32Flag)); + + u8FlagTemp = (uint8_t)(u32Flag & 0xFFU); + if (0U != u8FlagTemp) { + if (0U != (READ_REG8_BIT(CM_RTC->CR2, u8FlagTemp))) { + enFlagSta = SET; + } + } + + /* Intrusion interrupt flag */ + u8FlagTemp = (uint8_t)((u32Flag >> 16U) & 0xFFU); + if ((0U != u8FlagTemp) && (SET != enFlagSta)) { + if (0U != (READ_REG8_BIT(CM_RTC->TPSR, u8FlagTemp))) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Clear RTC flag. + * @param [in] u32Flag Specifies the RTC flag type. + * This parameter can be one or any combination of the following values: + * @arg @ref RTC_Flag + * @arg RTC_FLAG_CLR_ALL: All of the above + * @retval None + */ +void RTC_ClearStatus(uint32_t u32Flag) +{ + uint8_t u8FlagTemp; + + /* Check parameters */ + DDL_ASSERT(IS_RTC_CLR_FLAG(u32Flag)); + + u8FlagTemp = (uint8_t)(u32Flag & 0xFFU); + if (0U != u8FlagTemp) { + CLR_REG8_BIT(CM_RTC->CR2, u8FlagTemp); + } + + u8FlagTemp = (uint8_t)((u32Flag >> 16U) & 0xFFU); + /* Intrusion interrupt flag */ + if (0U != u8FlagTemp) { + CLR_REG8_BIT(CM_RTC->TPSR, u8FlagTemp); + } +} + +/** + * @} + */ + +#endif /* LL_RTC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sdioc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sdioc.c new file mode 100644 index 00000000..4b0b3309 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sdioc.c @@ -0,0 +1,2676 @@ +/** + ******************************************************************************* + * @file hc32_ll_sdioc.c + * @brief This file provides firmware functions to manage the Secure Digital + * Input and Output Controller(SDIOC). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_sdioc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_SDIOC SDIOC + * @brief SDIOC Driver Library + * @{ + */ + +#if (LL_SDIOC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SDIOC_Local_Macros SDIOC Local Macros + * @{ + */ + +/* Masks for R6 Response */ +#define SDMMC_R6_GEN_UNKNOWN_ERR (0x00002000UL) +#define SDMMC_R6_ILLEGAL_CMD (0x00004000UL) +#define SDMMC_R6_COM_CRC_FAIL (0x00008000UL) + +/* SDMMC command parameters */ +#define SDMMC_CMD8_CHECK_PATTERN (0x000001AAUL) +/* 3.2V-3.3V */ +#define SDMMC_ACMD41_VOLT_WIN (0x80100000UL) + +/* Command send and response timeout(ms) */ +#define SDMMC_CMD_TIMEOUT (5000UL) +/* Max erase Timeout 60s */ +#define SDMMC_MAX_ERASE_TIMEOUT (60000UL) +/* SDIOC software reset timeout(ms) */ +#define SDIOC_SW_RST_TIMEOUT (50UL) + +/* SDIOC NORINTSGEN register Mask */ +#define SDIOC_NORINTSGEN_CLR_MASK (0x01F7U) +/* SDIOC ERRINTSGEN register Mask */ +#define SDIOC_ERRINTSGEN_CLR_MASK (0x017FU) + +/*!< Get the specified register address of the specified SDIOC unit */ +#define SDIOC_ARG_ADDR(__UNIT__) (__IO uint32_t*)((uint32_t)(&((__UNIT__)->ARG0))) +#define SDIOC_BUF_ADDR(__UNIT__) (__IO uint32_t*)((uint32_t)(&((__UNIT__)->BUF0))) +#define SDIOC_RESP_ADDR(__UNIT__, __RESP__) (__IO uint32_t*)((uint32_t)(&((__UNIT__)->RESP0)) + (__RESP__)) + +/** + * @defgroup SDIOC_Check_Parameters_Validity SDIOC Check Parameters Validity + * @{ + */ +#define IS_SDIOC_UNIT(x) \ +( ((x) == CM_SDIOC1) || \ + ((x) == CM_SDIOC2)) + +#define IS_SDIOC_MD(x) \ +( ((x) == SDIOC_MD_SD) || \ + ((x) == SDIOC_MD_MMC)) + +#define IS_SDIOC_CARD_DETECT_WAY(x) \ +( ((x) == SDIOC_CARD_DETECT_CD_PIN_LVL) || \ + ((x) == SDIOC_CARD_DETECT_TEST_SIGNAL)) + +#define IS_SDIOC_CARD_DETECT_TEST_LEVEL(x) \ +( ((x) == SDIOC_CARD_DETECT_TEST_LVL_LOW) || \ + ((x) == SDIOC_CARD_DETECT_TEST_LVL_HIGH)) + +#define IS_SDIOC_SPEED_MD(x) \ +( ((x) == SDIOC_SPEED_MD_NORMAL) || \ + ((x) == SDIOC_SPEED_MD_HIGH)) + +#define IS_SDIOC_BUS_WIDTH(x) \ +( ((x) == SDIOC_BUS_WIDTH_1BIT) || \ + ((x) == SDIOC_BUS_WIDTH_4BIT) || \ + ((x) == SDIOC_BUS_WIDTH_8BIT)) + +#define IS_SDIOC_CLK_DIV(x) \ +( ((x) == SDIOC_CLK_DIV1) || \ + ((x) == SDIOC_CLK_DIV2) || \ + ((x) == SDIOC_CLK_DIV4) || \ + ((x) == SDIOC_CLK_DIV8) || \ + ((x) == SDIOC_CLK_DIV16) || \ + ((x) == SDIOC_CLK_DIV32) || \ + ((x) == SDIOC_CLK_DIV64) || \ + ((x) == SDIOC_CLK_DIV128) || \ + ((x) == SDIOC_CLK_DIV256)) + +#define IS_SDIOC_CMD_TYPE(x) \ +( ((x) == SDIOC_CMD_TYPE_NORMAL) || \ + ((x) == SDIOC_CMD_TYPE_SUSPEND) || \ + ((x) == SDIOC_CMD_TYPE_RESUME) || \ + ((x) == SDIOC_CMD_TYPE_ABORT)) + +#define IS_SDIOC_DATA_LINE(x) \ +( ((x) == SDIOC_DATA_LINE_DISABLE) || \ + ((x) == SDIOC_DATA_LINE_ENABLE)) + +#define IS_SDIOC_TRANS_DIR(x) \ +( ((x) == SDIOC_TRANS_DIR_TO_CARD) || \ + ((x) == SDIOC_TRANS_DIR_TO_HOST)) + +#define IS_SDIOC_AUTO_SEND_CMD12(x) \ +( ((x) == SDIOC_AUTO_SEND_CMD12_DISABLE) || \ + ((x) == SDIOC_AUTO_SEND_CMD12_ENABLE)) + +#define IS_SDIOC_TRANS_MD(x) \ +( ((x) == SDIOC_TRANS_MD_SINGLE) || \ + ((x) == SDIOC_TRANS_MD_INFINITE) || \ + ((x) == SDIOC_TRANS_MD_MULTI) || \ + ((x) == SDIOC_TRANS_MD_STOP_MULTI)) + +#define IS_SDIOC_DATA_TIMEOUT_TIME(x) ((x) <= SDIOC_DATA_TIMEOUT_CLK_2E27) + +#define IS_SDIOC_RESP_REG(x) \ +( ((x) == SDIOC_RESP_REG_BIT0_31) || \ + ((x) == SDIOC_RESP_REG_BIT32_63) || \ + ((x) == SDIOC_RESP_REG_BIT64_95) || \ + ((x) == SDIOC_RESP_REG_BIT96_127)) + +#define IS_SDIOC_SW_RST_TYPE(x) \ +( ((x) == SDIOC_SW_RST_DATA_LINE) || \ + ((x) == SDIOC_SW_RST_CMD_LINE) || \ + ((x) == SDIOC_SW_RST_ALL)) + +#define IS_SDIOC_OUTPUT_CLK_FREQ(x) \ +( ((x) == SDIOC_OUTPUT_CLK_FREQ_400K) || \ + ((x) == SDIOC_OUTPUT_CLK_FREQ_25M) || \ + ((x) == SDIOC_OUTPUT_CLK_FREQ_26M) || \ + ((x) == SDIOC_OUTPUT_CLK_FREQ_50M) || \ + ((x) == SDIOC_OUTPUT_CLK_FREQ_52M)) + +#define IS_SDIOC_GET_HOST_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_HOST_FLAG_ALL) == SDIOC_HOST_FLAG_ALL)) + +#define IS_SDIOC_GET_INT_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_INT_FLAG_ALL) == SDIOC_INT_FLAG_ALL)) + +#define IS_SDIOC_CLR_INT_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_INT_FLAG_CLR_ALL) == SDIOC_INT_FLAG_CLR_ALL)) + +#define IS_SDIOC_INT(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_INT_ALL) == SDIOC_INT_ALL)) + +#define IS_SDIOC_AUTO_CMD_ERR_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_AUTO_CMD_ERR_FLAG_ALL) == SDIOC_AUTO_CMD_ERR_FLAG_ALL)) + +#define IS_SDIOC_FORCE_AUTO_CMD_ERR(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_FORCE_AUTO_CMD_ERR_ALL) == SDIOC_FORCE_AUTO_CMD_ERR_ALL)) + +#define IS_SDIOC_FORCE_ERR_INT(x) \ +( ((x) != 0UL) && \ + (((x) | SDIOC_FORCE_ERR_INT_ALL) == SDIOC_FORCE_ERR_INT_ALL)) + +#define IS_SDIOC_RESP_TYPE(x) \ +( ((x) == SDIOC_RESP_TYPE_NO) || \ + ((x) == SDIOC_RESP_TYPE_R2) || \ + ((x) == SDIOC_RESP_TYPE_R3_R4) || \ + ((x) == SDIOC_RESP_TYPE_R1_R5_R6_R7) || \ + ((x) == SDIOC_RESP_TYPE_R1B_R5B)) + +#define IS_SDIOC_CMD_INDEX(x) ((x) < 0x40U) + +#define IS_SDIOC_BLOCK_SIZE(x) (((x) >= 1U) && ((x) <= 512U)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup SDIOC_Global_Functions SDIOC Global Functions + * @{ + */ + +/** + * @brief Wait for command response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32CheckFlag Check flags + * This parameter can be one or any combination the following values: + * @arg SDIOC_INT_FLAG_CC: Command Complete status + * @arg SDIOC_INT_FLAG_CIE: Command Index error status + * @arg SDIOC_INT_FLAG_CEBE: Command End Bit error status + * @arg SDIOC_INT_FLAG_CCE: Command CRC error status + * @arg SDIOC_INT_FLAG_CTOE: Command Timeout error status + * @param [in] u32Timeout Timeout time(ms) for waiting SDIOC + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_WaitResponse(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32CheckFlag, + uint32_t u32Timeout, uint32_t *pu32ErrStatus) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + uint32_t u32Temp; + + *pu32ErrStatus = 0UL; + /* The u32Timeout is expressed in ms */ + u32Count = u32Timeout * (HCLK_VALUE / 20000UL); + while (RESET == SDIOC_GetIntStatus(SDIOCx, u32CheckFlag)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + if (LL_OK == i32Ret) { + i32Ret = LL_ERR; + u32Temp = CLR_REG32_BIT(u32CheckFlag, SDIOC_INT_FLAG_CC); + if (RESET == SDIOC_GetIntStatus(SDIOCx, u32Temp)) { + /* No error flag set */ + *pu32ErrStatus = SDMMC_ERR_NONE; + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_STATIC_FLAGS); + i32Ret = LL_OK; + } else if ((RESET != SDIOC_GetIntStatus(SDIOCx, SDIOC_INT_FLAG_CIE)) && + (SDIOC_INT_FLAG_CIE == (u32CheckFlag & SDIOC_INT_FLAG_CIE))) { + *pu32ErrStatus = SDMMC_ERR_CMD_INDEX; + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_FLAG_CIE); + } else if ((RESET != SDIOC_GetIntStatus(SDIOCx, SDIOC_INT_FLAG_CEBE)) && + (SDIOC_INT_FLAG_CEBE == (u32CheckFlag & SDIOC_INT_FLAG_CEBE))) { + *pu32ErrStatus = SDMMC_ERR_CMD_STOP_BIT; + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_FLAG_CEBE); + } else if ((RESET != SDIOC_GetIntStatus(SDIOCx, SDIOC_INT_FLAG_CCE)) && + (SDIOC_INT_FLAG_CCE == (u32CheckFlag & SDIOC_INT_FLAG_CCE))) { + *pu32ErrStatus = SDMMC_ERR_CMD_CRC_FAIL; + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_FLAG_CCE); + } else { + *pu32ErrStatus = SDMMC_ERR_CMD_TIMEOUT; + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_FLAG_CTOE); + } + } + + return i32Ret; +} + +/** + * @brief Checks for error conditions for no response command. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdError(CM_SDIOC_TypeDef *SDIOCx) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* The SDMMC_CMD_TIMEOUT is expressed in ms */ + u32Count = SDMMC_CMD_TIMEOUT * (HCLK_VALUE / 20000UL); + while (RESET == SDIOC_GetIntStatus(SDIOCx, SDIOC_INT_FLAG_CC)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + if (LL_OK == i32Ret) { + SDIOC_ClearIntStatus(SDIOCx, SDIOC_INT_STATIC_FLAGS); + } + + return i32Ret; +} + +/** + * @brief Checks for error conditions for R1 response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Timeout Timeout time(ms) for waiting SDIOC + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp1(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Timeout, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + uint32_t u32RespVal; + + i32Ret = SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE), u32Timeout, pu32ErrStatus); + if (LL_OK == i32Ret) { + /* Fetch has received a response. */ + (void)SDIOC_GetResponse(SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32RespVal); + if (0UL != (u32RespVal & SDMMC_ERR_BITS_MASK)) { + *pu32ErrStatus = u32RespVal & SDMMC_ERR_BITS_MASK; + i32Ret = LL_ERR; + } + } + + return i32Ret; +} + +/** + * @brief Checks for error conditions for R1 response with busy. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Timeout Timeout time(ms) for waiting SDIOC + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp1Busy(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Timeout, uint32_t *pu32ErrStatus) +{ + __IO uint32_t u32Count; + int32_t i32Ret; + uint32_t u32RespVal; + + i32Ret = SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE), u32Timeout, pu32ErrStatus); + if (LL_OK == i32Ret) { + /* Fetch has received a response. */ + (void)SDIOC_GetResponse(SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32RespVal); + if (0UL != (u32RespVal & SDMMC_ERR_BITS_MASK)) { + *pu32ErrStatus = u32RespVal & SDMMC_ERR_BITS_MASK; + i32Ret = LL_ERR; + } else { + /* Wait for busy status to release */ + u32Count = u32Timeout * (HCLK_VALUE / 20000UL); + while (RESET == SDIOC_GetHostStatus(SDIOCx, SDIOC_HOST_FLAG_DATL_D0)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + } + } + + return i32Ret; +} + +/** + * @brief Checks for error conditions for R2(CID or CSD) response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp2(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + return SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CEBE | SDIOC_INT_FLAG_CCE | + SDIOC_INT_FLAG_CTOE), SDMMC_CMD_TIMEOUT, pu32ErrStatus); +} + +/** + * @brief Checks for error conditions for R3(OCR) response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp3(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + return SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CEBE | SDIOC_INT_FLAG_CTOE), + SDMMC_CMD_TIMEOUT, pu32ErrStatus); +} + +/** + * @brief Checks for error conditions for R6(RCA) response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu16RCA Pointer to a value of device RCA + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp6(CM_SDIOC_TypeDef *SDIOCx, uint16_t *pu16RCA, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + uint32_t u32RespVal; + + i32Ret = SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE), SDMMC_CMD_TIMEOUT, pu32ErrStatus); + if (LL_OK == i32Ret) { + i32Ret = LL_ERR; + /* Fetch has received a response. */ + (void)SDIOC_GetResponse(SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32RespVal); + if (0UL == (u32RespVal & (SDMMC_R6_GEN_UNKNOWN_ERR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAIL))) { + i32Ret = LL_OK; + *pu16RCA = (uint16_t)(u32RespVal >> 16U); + } else if (SDMMC_R6_GEN_UNKNOWN_ERR == (u32RespVal & SDMMC_R6_GEN_UNKNOWN_ERR)) { + *pu32ErrStatus = SDMMC_ERR_GENERAL_UNKNOWN_ERR; + } else if (SDMMC_R6_ILLEGAL_CMD == (u32RespVal & SDMMC_R6_ILLEGAL_CMD)) { + *pu32ErrStatus = SDMMC_ERR_ILLEGAL_CMD; + } else { + *pu32ErrStatus = SDMMC_ERR_COM_CRC_FAILED; + } + } + + return i32Ret; +} + +/** + * @brief Checks for error conditions for R7 response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: The response is normal received + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_TIMEOUT: Wait timeout + */ +static int32_t SDMMC_GetCmdResp7(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + return SDMMC_WaitResponse(SDIOCx, (SDIOC_INT_FLAG_CC | SDIOC_INT_FLAG_CIE | SDIOC_INT_FLAG_CEBE | + SDIOC_INT_FLAG_CCE | SDIOC_INT_FLAG_CTOE), SDMMC_CMD_TIMEOUT, pu32ErrStatus); +} + +/** + * @brief De-Initialize SDIOC. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval int32_t: + * - LL_OK: SDIOC De-Initialize success + * - LL_ERR_TIMEOUT: Software reset timeout + */ +int32_t SDIOC_DeInit(CM_SDIOC_TypeDef *SDIOCx) +{ + return SDIOC_SWReset(SDIOCx, SDIOC_SW_RST_ALL); +} + +/** + * @brief Initialize SDIOC. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] pstcSdiocInit Pointer to a @ref stc_sdioc_init_t structure + * @retval int32_t: + * - LL_OK: SDIOC Initialize success + * - LL_ERR_INVD_PARAM: pstcSdiocInit == NULL + */ +int32_t SDIOC_Init(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_init_t *pstcSdiocInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcSdiocInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_MD(pstcSdiocInit->u32Mode)); + DDL_ASSERT(IS_SDIOC_CARD_DETECT_WAY(pstcSdiocInit->u8CardDetect)); + DDL_ASSERT(IS_SDIOC_SPEED_MD(pstcSdiocInit->u8SpeedMode)); + DDL_ASSERT(IS_SDIOC_BUS_WIDTH(pstcSdiocInit->u8BusWidth)); + DDL_ASSERT(IS_SDIOC_CLK_DIV(pstcSdiocInit->u16ClockDiv)); + + /* Set the SDIOC mode */ + if (CM_SDIOC1 == SDIOCx) { + WRITE_REG32(bCM_PERIC->SDIOC_SYCTLREG_b.SELMMC1, pstcSdiocInit->u32Mode); + } else { + WRITE_REG32(bCM_PERIC->SDIOC_SYCTLREG_b.SELMMC2, pstcSdiocInit->u32Mode); + } + /* Set the SDIOC clock control value */ + WRITE_REG16(SDIOCx->CLKCON, (pstcSdiocInit->u16ClockDiv | SDIOC_CLKCON_ICE | SDIOC_CLKCON_CE)); + /* Set the SDIOC host control value */ + WRITE_REG8(SDIOCx->HOSTCON, (pstcSdiocInit->u8CardDetect | pstcSdiocInit->u8BusWidth | + pstcSdiocInit->u8SpeedMode)); + /* Enable normal interrupt status */ + WRITE_REG16(SDIOCx->NORINTSTEN, SDIOC_NORINTSGEN_CLR_MASK); + /* Enable error interrupt status */ + WRITE_REG16(SDIOCx->ERRINTSTEN, SDIOC_ERRINTSGEN_CLR_MASK); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_sdioc_init_t to default values. + * @param [out] pstcSdiocInit Pointer to a @ref stc_sdioc_init_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcSdiocInit == NULL + */ +int32_t SDIOC_StructInit(stc_sdioc_init_t *pstcSdiocInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcSdiocInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcSdiocInit->u32Mode = SDIOC_MD_SD; + pstcSdiocInit->u8CardDetect = SDIOC_CARD_DETECT_CD_PIN_LVL; + pstcSdiocInit->u8SpeedMode = SDIOC_SPEED_MD_NORMAL; + pstcSdiocInit->u8BusWidth = SDIOC_BUS_WIDTH_1BIT; + pstcSdiocInit->u16ClockDiv = SDIOC_CLK_DIV1; + } + + return i32Ret; +} + +/** + * @brief Set software reset. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8Type Software reset type + * This parameter can be one of the following values: + * @arg SDIOC_SW_RST_DATA_LINE: Only part of data circuit is reset + * @arg SDIOC_SW_RST_CMD_LINE: Only part of command circuit is reset + * @arg SDIOC_SW_RST_ALL: Reset the entire Host Controller except for the card detection circuit + * @retval int32_t: + * - LL_OK: Software reset success + * - LL_ERR_TIMEOUT: Software reset timeout + */ +int32_t SDIOC_SWReset(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Type) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32Count; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_SW_RST_TYPE(u8Type)); + + WRITE_REG8(SDIOCx->SFTRST, u8Type); + /* Wait for reset finish */ + u32Count = SDIOC_SW_RST_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0U != READ_REG8_BIT(SDIOCx->SFTRST, u8Type)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @brief Enable or disable power. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_PowerCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG8_BIT(SDIOCx->PWRCON, SDIOC_PWRCON_PWON); + } else { + CLR_REG8_BIT(SDIOCx->PWRCON, SDIOC_PWRCON_PWON); + } +} + +/** + * @brief Get power state. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval An @ref en_functional_state_t enumeration value. + * - DISABLE: Power off or SDIOCx == NULL + * - ENABLE: Power on + */ +en_functional_state_t SDIOC_GetPowerState(const CM_SDIOC_TypeDef *SDIOCx) +{ + en_functional_state_t enPowerSta = DISABLE; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + if (0U != (READ_REG8_BIT(SDIOCx->PWRCON, SDIOC_PWRCON_PWON))) { + enPowerSta = ENABLE; + } + + return enPowerSta; +} + +/** + * @brief Get SDIOC work mode. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval uint32_t value: + * - SDIOC_MD_SD: SDIOCx selects SD mode + * - SDIOC_MD_MMC: SDIOCx selects MMC mode + */ +uint32_t SDIOC_GetMode(const CM_SDIOC_TypeDef *SDIOCx) +{ + uint32_t u32SdMode; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + u32SdMode = READ_REG32_BIT(CM_PERIC->SDIOC_SYCTLREG, ((CM_SDIOC1 == SDIOCx) ? + PERIC_SDIOC_SYCTLREG_SELMMC1 : PERIC_SDIOC_SYCTLREG_SELMMC2)); + if (0UL != u32SdMode) { /* MMC mode */ + u32SdMode = SDIOC_MD_MMC; + } else { + u32SdMode = SDIOC_MD_SD; + } + + return u32SdMode; +} + +/** + * @brief Enable or disable clock output. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_ClockCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG8_BIT(SDIOCx->CLKCON, SDIOC_CLKCON_CE); + } else { + CLR_REG8_BIT(SDIOCx->CLKCON, SDIOC_CLKCON_CE); + } +} + +/** + * @brief Set clock division. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u16Div Clock division + * This parameter can be one of the following values: + * @arg SDIOC_CLK_DIV1: CLK1/1 + * @arg SDIOC_CLK_DIV2: CLK1/2 + * @arg SDIOC_CLK_DIV4: CLK1/4 + * @arg SDIOC_CLK_DIV8: CLK1/8 + * @arg SDIOC_CLK_DIV16: CLK1/16 + * @arg SDIOC_CLK_DIV32: CLK1/32 + * @arg SDIOC_CLK_DIV64: CLK1/64 + * @arg SDIOC_CLK_DIV128: CLK1/128 + * @arg SDIOC_CLK_DIV256: CLK1/256 + * @retval None + */ +void SDIOC_SetClockDiv(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Div) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_CLK_DIV(u16Div)); + + MODIFY_REG16(SDIOCx->CLKCON, SDIOC_CLKCON_FS, u16Div); +} + +/** + * @brief Find the most suitable clock division for the set clock frequency. + * @note More clock values can be set as needed, but the maximum cannot exceed 50MHz. + * @param [in] u32ClockFreq SDIOCx_CK clock frequency + * This parameter can be one of the following values: + * @arg SDIOC_OUTPUT_CLK_FREQ_400K: SDIOC clock: 400KHz + * @arg SDIOC_OUTPUT_CLK_FREQ_25M: SDIOC clock: 25MHz + * @arg SDIOC_OUTPUT_CLK_FREQ_26M: SDIOC clock: 26MHz + * @arg SDIOC_OUTPUT_CLK_FREQ_50M: SDIOC clock: 50MHz + * @arg SDIOC_OUTPUT_CLK_FREQ_52M: SDIOC clock: 52MHz + * @arg Any other value + * @param [out] pu16Div Pointer to a value of clock division + * @retval int32_t: + * - LL_OK: SDIOC Initialize success + * - LL_ERR: The Bus clock frequency is too high + * - LL_ERR_INVD_PARAM: pu16Div == NULL or 0UL == u32ClockFreq + */ +int32_t SDIOC_GetOptimumClockDiv(uint32_t u32ClockFreq, uint16_t *pu16Div) +{ + int32_t i32Ret = LL_OK; + uint32_t u32BusClock; + uint32_t u32ClockDiv; + uint32_t u32Temp; + + if ((NULL == pu16Div) || (0UL == u32ClockFreq)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Get BUS frequency */ + u32BusClock = SystemCoreClock / (0x01UL << (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK1S) >> CMU_SCFGR_PCLK1S_POS)); + u32ClockDiv = u32BusClock / u32ClockFreq; + if (0UL != (u32BusClock % u32ClockFreq)) { + u32ClockDiv++; + } + /* Check the effectiveness of clock division */ + if (u32ClockDiv > 256U) { /* Maximum division is 256 */ + i32Ret = LL_ERR; + } else { + if (1U == u32ClockDiv) { + *pu16Div = SDIOC_CLK_DIV1; + } else { + for (u32Temp = SDIOC_CLK_DIV2; u32Temp <= SDIOC_CLK_DIV256; u32Temp <<= 1U) { + if (u32ClockDiv <= (u32Temp >> (SDIOC_CLKCON_FS_POS - 1U))) { + break; + } + } + *pu16Div = (uint16_t)u32Temp; + } + } + } + + return i32Ret; +} + +/** + * @brief Verify the validity of the clock division. + * @param [in] u32Mode SDIOC work mode + * This parameter can be one of the following values: + * @arg SDIOC_MD_SD: SDIOCx selects SD mode + * @arg SDIOC_MD_MMC: SDIOCx selects MMC mode + * @param [in] u8SpeedMode Speed mode + * This parameter can be one of the following values: + * @arg SDIOC_SPEED_MD_NORMAL: Normal speed mode + * @arg SDIOC_SPEED_MD_HIGH: High speed mode + * @param [in] u16ClockDiv Clock division + * This parameter can be one of the following values: + * @arg SDIOC_CLK_DIV1: CLK1/1 + * @arg SDIOC_CLK_DIV2: CLK1/2 + * @arg SDIOC_CLK_DIV4: CLK1/4 + * @arg SDIOC_CLK_DIV8: CLK1/8 + * @arg SDIOC_CLK_DIV16: CLK1/16 + * @arg SDIOC_CLK_DIV32: CLK1/32 + * @arg SDIOC_CLK_DIV64: CLK1/64 + * @arg SDIOC_CLK_DIV128: CLK1/128 + * @arg SDIOC_CLK_DIV256: CLK1/256 + * @retval int32_t: + * - LL_OK: The clock division is valid + * - LL_ERR: The Bus clock frequency is too high + */ +int32_t SDIOC_VerifyClockDiv(uint32_t u32Mode, uint8_t u8SpeedMode, uint16_t u16ClockDiv) +{ + int32_t i32Ret = LL_OK; + uint32_t u32BusClock; + uint32_t u32ClockFreq; + uint32_t u32MaxFreq; + uint32_t u32DivValue; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_MD(u32Mode)); + DDL_ASSERT(IS_SDIOC_SPEED_MD(u8SpeedMode)); + DDL_ASSERT(IS_SDIOC_CLK_DIV(u16ClockDiv)); + + /* Get Bus frequency */ + u32BusClock = SystemCoreClock / (0x01UL << (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK1S) >> CMU_SCFGR_PCLK1S_POS)); + u32DivValue = ((uint32_t)u16ClockDiv >> (SDIOC_CLKCON_FS_POS - 1U)); + if (0UL == u32DivValue) { + u32ClockFreq = u32BusClock; + } else { + u32ClockFreq = u32BusClock / u32DivValue; + } + + if (SDIOC_SPEED_MD_NORMAL == u8SpeedMode) { + if (SDIOC_MD_SD != u32Mode) { /* MMC mode */ + u32MaxFreq = SDIOC_OUTPUT_CLK_FREQ_26M; + } else { + u32MaxFreq = SDIOC_OUTPUT_CLK_FREQ_25M; + } + } else { + if (SDIOC_MD_SD != u32Mode) { /* MMC mode */ + u32MaxFreq = SDIOC_OUTPUT_CLK_FREQ_52M; + } else { + u32MaxFreq = SDIOC_OUTPUT_CLK_FREQ_50M; + } + } + if (u32ClockFreq > u32MaxFreq) { + i32Ret = LL_ERR; + } + + return i32Ret; +} + +/** + * @brief Get device insert status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SDIOC_GetInsertStatus(const CM_SDIOC_TypeDef *SDIOCx) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + if (0UL != (READ_REG32_BIT(SDIOCx->PSTAT, SDIOC_PSTAT_CSS))) { + if (0UL != (READ_REG32_BIT(SDIOCx->PSTAT, SDIOC_PSTAT_CIN))) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Set speed mode. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8SpeedMode Speed mode + * This parameter can be one of the following values: + * @arg SDIOC_SPEED_MD_NORMAL: Normal speed mode + * @arg SDIOC_SPEED_MD_HIGH: High speed mode + * @retval None + */ +void SDIOC_SetSpeedMode(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8SpeedMode) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_SPEED_MD(u8SpeedMode)); + + if (SDIOC_SPEED_MD_NORMAL != u8SpeedMode) { + SET_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_HSEN); + } else { + CLR_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_HSEN); + } +} + +/** + * @brief Set bus width. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8BusWidth Bus width + * This parameter can be one of the following values: + * @arg SDIOC_BUS_WIDTH_1BIT: The Bus width is 1 bit + * @arg SDIOC_BUS_WIDTH_4BIT: The Bus width is 4 bit + * @arg SDIOC_BUS_WIDTH_8BIT: The Bus width is 8 bit + * @retval None + */ +void SDIOC_SetBusWidth(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8BusWidth) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_BUS_WIDTH(u8BusWidth)); + + MODIFY_REG8(SDIOCx->HOSTCON, (SDIOC_HOSTCON_DW | SDIOC_HOSTCON_EXDW), u8BusWidth); +} + +/** + * @brief Set card detect line select. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8Src Card detect source + * This parameter can be one of the following values: + * @arg SDIOC_CARD_DETECT_CD_PIN_LVL: SDIOCx_CD(x=1~2) line is selected (for normal use) + * @arg SDIOC_CARD_DETECT_TEST_SIGNAL: The Card Detect Test Level is selected(for test purpose) + * @retval None + */ +void SDIOC_SetCardDetectSrc(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Src) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_CARD_DETECT_WAY(u8Src)); + + if (SDIOC_CARD_DETECT_CD_PIN_LVL != u8Src) { + SET_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_CDSS); + } else { + CLR_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_CDSS); + } +} + +/** + * @brief Set card detect test level. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8Level Card test level + * This parameter can be one of the following values: + * @arg SDIOC_CARD_DETECT_TEST_LVL_LOW: Card identification test signal is low level (with device insertion) + * @arg SDIOC_CARD_DETECT_TEST_LVL_HIGH: Card identification test signal is high level (no device insertion) + * @retval None + */ +void SDIOC_SetCardDetectTestLevel(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Level) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_CARD_DETECT_TEST_LEVEL(u8Level)); + + if (SDIOC_CARD_DETECT_TEST_LVL_LOW != u8Level) { + SET_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_CDTL); + } else { + CLR_REG8_BIT(SDIOCx->HOSTCON, SDIOC_HOSTCON_CDTL); + } +} + +/** + * @brief Configure the SDIOCx command parameters. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] pstcCmdConfig Pointer to a @ref stc_sdioc_cmd_config_t structure + * @retval int32_t: + * - LL_OK: Configure SDIOCx command parameters success + * - LL_ERR_INVD_PARAM: pstcCmdConfig == NULL + */ +int32_t SDIOC_SendCommand(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_cmd_config_t *pstcCmdConfig) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t *pu32Temp; + + if (NULL == pstcCmdConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_CMD_INDEX(pstcCmdConfig->u16CmdIndex)); + DDL_ASSERT(IS_SDIOC_CMD_TYPE(pstcCmdConfig->u16CmdType)); + DDL_ASSERT(IS_SDIOC_DATA_LINE(pstcCmdConfig->u16DataLine)); + DDL_ASSERT(IS_SDIOC_RESP_TYPE(pstcCmdConfig->u16ResponseType)); + + /* Set the SDIOC Command parameters value */ + pu32Temp = SDIOC_ARG_ADDR(SDIOCx); + WRITE_REG32(*pu32Temp, pstcCmdConfig->u32Argument); + /* Set the SDIOC Command controller value */ + WRITE_REG16(SDIOCx->CMD, ((uint16_t)(pstcCmdConfig->u16CmdIndex << SDIOC_CMD_IDX_POS) | + pstcCmdConfig->u16CmdType | pstcCmdConfig->u16DataLine | + pstcCmdConfig->u16ResponseType)); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_sdioc_cmd_config_t to default values. + * @param [out] pstcCmdConfig Pointer to a @ref stc_sdioc_cmd_config_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcDataConfig == NULL + */ +int32_t SDIOC_CommandStructInit(stc_sdioc_cmd_config_t *pstcCmdConfig) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcCmdConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcCmdConfig->u32Argument = 0U; + pstcCmdConfig->u16CmdIndex = 0U; + pstcCmdConfig->u16CmdType = SDIOC_CMD_TYPE_NORMAL; + pstcCmdConfig->u16DataLine = SDIOC_DATA_LINE_DISABLE; + pstcCmdConfig->u16ResponseType = SDIOC_RESP_TYPE_NO; + } + + return i32Ret; +} + +/** + * @brief Get the response received from the card for the last command + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u8Reg SDIOC response register + * This parameter can be one of the following values: + * @arg SDIOC_RESP_REG_BIT0_31: Command Response Register 0-31bit + * @arg SDIOC_RESP_REG_BIT32_63: Command Response Register 32-63bit + * @arg SDIOC_RESP_REG_BIT64_95: Command Response Register 64-95bit + * @arg SDIOC_RESP_REG_BIT96_127: Command Response Register 96-127bit + * @param [out] pu32Value Pointer to a Response value + * @retval int32_t: + * - LL_OK: Get response success + * - LL_ERR_INVD_PARAM: pu32Value == NULL + */ +int32_t SDIOC_GetResponse(CM_SDIOC_TypeDef *SDIOCx, uint8_t u8Reg, uint32_t *pu32Value) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pu32Value) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_RESP_REG(u8Reg)); + + *pu32Value = READ_REG32(*SDIOC_RESP_ADDR(SDIOCx, u8Reg)); + } + + return i32Ret; +} + +/** + * @brief Configure the SDIOCx data parameters. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] pstcDataConfig Pointer to a @ref stc_sdioc_data_config_t structure + * @retval int32_t: + * - LL_OK: Configure SDIOCx data parameters success + * - LL_ERR_INVD_PARAM: pstcDataConfig == NULL + */ +int32_t SDIOC_ConfigData(CM_SDIOC_TypeDef *SDIOCx, const stc_sdioc_data_config_t *pstcDataConfig) +{ + int32_t i32Ret = LL_OK; + uint16_t u16BlkCnt; + + if (NULL == pstcDataConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_BLOCK_SIZE(pstcDataConfig->u16BlockSize)); + DDL_ASSERT(IS_SDIOC_TRANS_DIR(pstcDataConfig->u16TransDir)); + DDL_ASSERT(IS_SDIOC_AUTO_SEND_CMD12(pstcDataConfig->u16AutoCmd12)); + DDL_ASSERT(IS_SDIOC_TRANS_MD(pstcDataConfig->u16TransMode)); + DDL_ASSERT(IS_SDIOC_DATA_TIMEOUT_TIME(pstcDataConfig->u16DataTimeout)); + + if (SDIOC_TRANS_MD_STOP_MULTI == pstcDataConfig->u16TransMode) { + u16BlkCnt = 0U; + } else { + u16BlkCnt = pstcDataConfig->u16BlockCount; + } + /* Set the SDIOC Data Transfer Timeout value */ + WRITE_REG8(SDIOCx->TOUTCON, pstcDataConfig->u16DataTimeout); + /* Set the SDIOC Block Count value */ + WRITE_REG16(SDIOCx->BLKSIZE, pstcDataConfig->u16BlockSize); + /* Set the SDIOC Block Size value */ + WRITE_REG16(SDIOCx->BLKCNT, u16BlkCnt); + /* Set the SDIOC Data Transfer Mode */ + WRITE_REG16(SDIOCx->TRANSMODE, ((pstcDataConfig->u16TransDir | pstcDataConfig->u16AutoCmd12 | + pstcDataConfig->u16TransMode) & 0xFFU)); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_sdioc_data_config_t to default values. + * @param [out] pstcDataConfig Pointer to a @ref stc_sdioc_data_config_t structure + * @retval int32_t: + * - LL_OK: Structure Initialize success + * - LL_ERR_INVD_PARAM: pstcDataConfig == NULL + */ +int32_t SDIOC_DataStructInit(stc_sdioc_data_config_t *pstcDataConfig) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcDataConfig) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcDataConfig->u16BlockSize = 512U; + pstcDataConfig->u16BlockCount = 0U; + pstcDataConfig->u16TransDir = SDIOC_TRANS_DIR_TO_CARD; + pstcDataConfig->u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + pstcDataConfig->u16TransMode = SDIOC_TRANS_MD_SINGLE; + pstcDataConfig->u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E13; + } + + return i32Ret; +} + +/** + * @brief Read data from SDIOC FIFO. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] au8Data Pointer to the buffer + * @param [in] u32Len Data length + * @retval int32_t: + * - LL_OK: Read data success + * - LL_ERR_INVD_PARAM: NULL == au8Data or (u32Len % 4U) != 0 + */ +int32_t SDIOC_ReadBuffer(CM_SDIOC_TypeDef *SDIOCx, uint8_t au8Data[], uint32_t u32Len) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + uint32_t u32Temp; + __IO uint32_t *BUF_REG; + + if ((NULL == au8Data) || (0U != (u32Len % 4U))) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + BUF_REG = SDIOC_BUF_ADDR(SDIOCx); + for (i = 0U; i < u32Len; i += 4U) { + u32Temp = READ_REG32(*BUF_REG); + au8Data[i] = (uint8_t)(u32Temp & 0xFFUL); + au8Data[i + 1U] = (uint8_t)((u32Temp >> 8U) & 0xFFUL); + au8Data[i + 2U] = (uint8_t)((u32Temp >> 16U) & 0xFFUL); + au8Data[i + 3U] = (uint8_t)((u32Temp >> 24U) & 0xFFUL); + } + } + + return i32Ret; +} + +/** + * @brief Write data to SDIOC FIFO. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] au8Data Pointer to the buffer + * @param [in] u32Len Data length + * @retval int32_t: + * - LL_OK: Write data success + * - LL_ERR_INVD_PARAM: NULL == au8Data or (u32Len % 4U) != 0 + */ +int32_t SDIOC_WriteBuffer(CM_SDIOC_TypeDef *SDIOCx, const uint8_t au8Data[], uint32_t u32Len) +{ + int32_t i32Ret = LL_OK; + uint32_t i; + uint32_t u32Temp; + __IO uint32_t *BUF_REG; + + if ((NULL == au8Data) || (0U != (u32Len % 4U))) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + BUF_REG = SDIOC_BUF_ADDR(SDIOCx); + for (i = 0U; i < u32Len; i += 4U) { + u32Temp = ((uint32_t)au8Data[i + 3U] << 24U) | ((uint32_t)au8Data[i + 2U] << 16U) | + ((uint32_t)au8Data[i + 1U] << 8U) | au8Data[i]; + WRITE_REG32(*BUF_REG, u32Temp); + } + } + + return i32Ret; +} + +/** + * @brief Enable or disable block gap stop. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_BlockGapStopCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_SABGR); + } else { + CLR_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_SABGR); + } +} + +/** + * @brief Restart data transfer. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @retval None + */ +void SDIOC_RestartTrans(CM_SDIOC_TypeDef *SDIOCx) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + + SET_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_CR); +} + +/** + * @brief Enable or disable read wait. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_ReadWaitCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_RWC); + } else { + CLR_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_RWC); + } +} + +/** + * @brief Enable or disable data block gap interrupt. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_BlockGapIntCmd(CM_SDIOC_TypeDef *SDIOCx, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_IABG); + } else { + CLR_REG8_BIT(SDIOCx->BLKGPCON, SDIOC_BLKGPCON_IABG); + } +} + +/** + * @brief Enable or disable interrupt. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32IntType Normal and error interrupts source + * This parameter can be one or any combination of the following values: + * @arg SDIOC_INT_CINTSEN: Card interrupt + * @arg SDIOC_INT_CRMSEN: Card Removal interrupt + * @arg SDIOC_INT_CISTSEN: Card Insertion interrupt + * @arg SDIOC_INT_BRRSEN: Buffer Read Ready interrupt + * @arg SDIOC_INT_BWRSEN: Buffer Write Ready interrupt + * @arg SDIOC_INT_BGESEN: Block Gap Event interrupt + * @arg SDIOC_INT_TCSEN: Transfer Complete interrupt + * @arg SDIOC_INT_CCSEN: Command Complete interrupt + * @arg SDIOC_INT_ACESEN: Auto CMD12 error interrupt + * @arg SDIOC_INT_DEBESEN: Data End Bit error interrupt + * @arg SDIOC_INT_DCESEN: Data CRC error interrupt + * @arg SDIOC_INT_DTOESEN: Data Timeout error interrupt + * @arg SDIOC_INT_CIESEN: Command Index error interrupt + * @arg SDIOC_INT_CEBESEN: Command End Bit error interrupt + * @arg SDIOC_INT_CCESEN: Command CRC error interrupt + * @arg SDIOC_INT_CTOESEN: Command Timeout error interrupt + * @arg SDIOC_INT_ALL: All of the above + * @arg SDIOC_NORMAL_INT_ALL: All of the normal interrupt + * @arg SDIOC_ERR_INT_ALL: All of the error interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_IntCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint16_t u16NormalInt; + uint16_t u16ErrorInt; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u16NormalInt = (uint16_t)(u32IntType & 0xFFFFU); + u16ErrorInt = (uint16_t)(u32IntType >> 16U); + if (DISABLE != enNewState) { + if (0U != u16NormalInt) { + SET_REG16_BIT(SDIOCx->NORINTSGEN, u16NormalInt); + } + if (0U != u16ErrorInt) { + SET_REG16_BIT(SDIOCx->ERRINTSGEN, u16ErrorInt); + } + } else { + if (0U != u16NormalInt) { + CLR_REG16_BIT(SDIOCx->NORINTSGEN, u16NormalInt); + } + if (0U != u16ErrorInt) { + CLR_REG16_BIT(SDIOCx->ERRINTSGEN, u16ErrorInt); + } + } +} + +/** + * @brief Get interrupt enable state. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32IntType Normal and error interrupts source + * This parameter can be one or any combination of the following values: + * @arg SDIOC_INT_CINTSEN: Card interrupt + * @arg SDIOC_INT_CRMSEN: Card Removal interrupt + * @arg SDIOC_INT_CISTSEN: Card Insertion interrupt + * @arg SDIOC_INT_BRRSEN: Buffer Read Ready interrupt + * @arg SDIOC_INT_BWRSEN: Buffer Write Ready interrupt + * @arg SDIOC_INT_BGESEN: Block Gap Event interrupt + * @arg SDIOC_INT_TCSEN: Transfer Complete interrupt + * @arg SDIOC_INT_CCSEN: Command Complete interrupt + * @arg SDIOC_INT_ACESEN: Auto CMD12 error interrupt + * @arg SDIOC_INT_DEBESEN: Data End Bit error interrupt + * @arg SDIOC_INT_DCESEN: Data CRC error interrupt + * @arg SDIOC_INT_DTOESEN: Data Timeout error interrupt + * @arg SDIOC_INT_CIESEN: Command Index error interrupt + * @arg SDIOC_INT_CEBESEN: Command End Bit error interrupt + * @arg SDIOC_INT_CCESEN: Command CRC error interrupt + * @arg SDIOC_INT_CTOESEN: Command Timeout error interrupt + * @arg SDIOC_INT_ALL: All of the above + * @arg SDIOC_NORMAL_INT_ALL: All of the normal interrupt + * @arg SDIOC_ERR_INT_ALL: All of the error interrupt + * @retval An @ref en_functional_state_t enumeration value. + * - ENABLE: The interrupt is enable + * - DISABLE: The interrupt is disable + */ +en_functional_state_t SDIOC_GetIntEnableState(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType) +{ + uint16_t u16NormalInt; + uint16_t u16ErrorInt; + en_functional_state_t enIntSta = DISABLE; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_INT(u32IntType)); + + u16NormalInt = (uint16_t)(u32IntType & 0xFFFFU); + u16ErrorInt = (uint16_t)(u32IntType >> 16U); + if (0U != u16NormalInt) { + if (0U != (READ_REG16_BIT(SDIOCx->NORINTSGEN, u16NormalInt))) { + enIntSta = ENABLE; + } + } + if ((0U != u16ErrorInt) && (enIntSta != ENABLE)) { + if (0U != (READ_REG16_BIT(SDIOCx->ERRINTSGEN, u16ErrorInt))) { + enIntSta = ENABLE; + } + } + + return enIntSta; +} + +/** + * @brief Get interrupt flag status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Flag Normal and error interrupts flag + * This parameter can be one or any combination the following values: + * @arg SDIOC_INT_FLAG_EI: Error interrupt flag + * @arg SDIOC_INT_FLAG_CINT: Card interrupt flag + * @arg SDIOC_INT_FLAG_CRM: Card Removal flag + * @arg SDIOC_INT_FLAG_CIST: Card Insertion flag + * @arg SDIOC_INT_FLAG_BRR: Buffer Read Ready flag + * @arg SDIOC_INT_FLAG_BWR: Buffer Write Ready flag + * @arg SDIOC_INT_FLAG_BGE: Block Gap Event flag + * @arg SDIOC_INT_FLAG_TC: Transfer Complete flag + * @arg SDIOC_INT_FLAG_CC: Command Complete flag + * @arg SDIOC_INT_FLAG_ACE: Auto CMD12 error flag + * @arg SDIOC_INT_FLAG_DEBE: Data End Bit error flag + * @arg SDIOC_INT_FLAG_DCE: Data CRC error flag + * @arg SDIOC_INT_FLAG_DTOE: Data Timeout error flag + * @arg SDIOC_INT_FLAG_CIE: Command Index error flag + * @arg SDIOC_INT_FLAG_CEBE: Command End Bit error flag + * @arg SDIOC_INT_FLAG_CCE: Command CRC error flag + * @arg SDIOC_INT_FLAG_CTOE: Command Timeout error flag + * @arg SDIOC_INT_FLAG_ALL: All of the above + * @arg SDIOC_NORMAL_INT_FLAG_ALL: All of the normal interrupt flag + * @arg SDIOC_ERR_INT_FLAG_ALL: All of the error interrupt flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SDIOC_GetIntStatus(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + uint16_t u16NormalFlag; + uint16_t u16ErrorFlag; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_GET_INT_FLAG(u32Flag)); + + u16NormalFlag = (uint16_t)(u32Flag & 0xFFFFU); + u16ErrorFlag = (uint16_t)(u32Flag >> 16U); + if (0U != u16NormalFlag) { + if (0U != (READ_REG16_BIT(SDIOCx->NORINTST, u16NormalFlag))) { + enFlagSta = SET; + } + } + if ((0U != u16ErrorFlag) && (enFlagSta != SET)) { + if (0U != (READ_REG16_BIT(SDIOCx->ERRINTST, u16ErrorFlag))) { + enFlagSta = SET; + } + } + + return enFlagSta; +} + +/** + * @brief Clear interrupt flag status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Flag Normal and error interrupts flag + * This parameter can be one or any combination of the following values: + * @arg SDIOC_INT_FLAG_CRM: Card Removal flag + * @arg SDIOC_INT_FLAG_CIST: Card Insertion flag + * @arg SDIOC_INT_FLAG_BRR: Buffer Read Ready flag + * @arg SDIOC_INT_FLAG_BWR: Buffer Write Ready flag + * @arg SDIOC_INT_FLAG_BGE: Block Gap Event flag + * @arg SDIOC_INT_FLAG_TC: Transfer Complete flag + * @arg SDIOC_INT_FLAG_CC: Command Complete flag + * @arg SDIOC_INT_FLAG_ACE: Auto CMD12 error flag + * @arg SDIOC_INT_FLAG_DEBE: Data End Bit error flag + * @arg SDIOC_INT_FLAG_DCE: Data CRC error flag + * @arg SDIOC_INT_FLAG_DTOE: Data Timeout error flag + * @arg SDIOC_INT_FLAG_CIE: Command Index error flag + * @arg SDIOC_INT_FLAG_CEBE: Command End Bit error flag + * @arg SDIOC_INT_FLAG_CCE: Command CRC error flag + * @arg SDIOC_INT_FLAG_CTOE: Command Timeout error flag + * @arg SDIOC_INT_FLAG_CLR_ALL: All of the above + * @retval None + */ +void SDIOC_ClearIntStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag) +{ + uint16_t u16NormalFlag; + uint16_t u16ErrorFlag; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_CLR_INT_FLAG(u32Flag)); + + u16NormalFlag = (uint16_t)(u32Flag & 0xFFFFU); + u16ErrorFlag = (uint16_t)(u32Flag >> 16U); + if (0U != u16NormalFlag) { + WRITE_REG16(SDIOCx->NORINTST, u16NormalFlag); + } + if (0U != u16ErrorFlag) { + WRITE_REG16(SDIOCx->ERRINTST, u16ErrorFlag); + } +} + +/** + * @brief Enable or disable interrupt status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32IntType Normal and error interrupts source + * This parameter can be one or any combination of the following values: + * @arg SDIOC_INT_CINTSEN: Card interrupt + * @arg SDIOC_INT_CRMSEN: Card Removal interrupt + * @arg SDIOC_INT_CISTSEN: Card Insertion interrupt + * @arg SDIOC_INT_BRRSEN: Buffer Read Ready interrupt + * @arg SDIOC_INT_BWRSEN: Buffer Write Ready interrupt + * @arg SDIOC_INT_BGESEN: Block Gap Event interrupt + * @arg SDIOC_INT_TCSEN: Transfer Complete interrupt + * @arg SDIOC_INT_CCSEN: Command Complete interrupt + * @arg SDIOC_INT_ACESEN: Auto CMD12 error interrupt + * @arg SDIOC_INT_DEBESEN: Data End Bit error interrupt + * @arg SDIOC_INT_DCESEN: Data CRC error interrupt + * @arg SDIOC_INT_DTOESEN: Data Timeout error interrupt + * @arg SDIOC_INT_CIESEN: Command Index error interrupt + * @arg SDIOC_INT_CEBESEN: Command End Bit error interrupt + * @arg SDIOC_INT_CCESEN: Command CRC error interrupt + * @arg SDIOC_INT_CTOESEN: Command Timeout error interrupt + * @arg SDIOC_INT_ALL: All of the above + * @arg SDIOC_NORMAL_INT_ALL: All of the normal interrupt + * @arg SDIOC_ERR_INT_ALL: All of the error interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SDIOC_IntStatusCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint16_t u16NormalInt; + uint16_t u16ErrorInt; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u16NormalInt = (uint16_t)(u32IntType & 0xFFFFU); + u16ErrorInt = (uint16_t)(u32IntType >> 16U); + if (DISABLE != enNewState) { + if (0U != u16NormalInt) { + SET_REG16_BIT(SDIOCx->NORINTSTEN, u16NormalInt); + } + if (0U != u16ErrorInt) { + SET_REG16_BIT(SDIOCx->ERRINTSTEN, u16ErrorInt); + } + } else { + if (0U != u16NormalInt) { + CLR_REG16_BIT(SDIOCx->NORINTSTEN, u16NormalInt); + } + if (0U != u16ErrorInt) { + CLR_REG16_BIT(SDIOCx->ERRINTSTEN, u16ErrorInt); + } + } +} + +/** + * @brief Get Host status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Flag Host flag + * This parameter can be one or any combination the following values: + * @arg SDIOC_HOST_FLAG_CMDL: CMD Line Level flag + * @arg SDIOC_HOST_FLAG_DATL: DAT[3:0] Line Level flag + * @arg SDIOC_HOST_FLAG_DATL_D0: DAT[0] Line Level flag + * @arg SDIOC_HOST_FLAG_DATL_D1: DAT[1] Line Level flag + * @arg SDIOC_HOST_FLAG_DATL_D2: DAT[2] Line Level flag + * @arg SDIOC_HOST_FLAG_DATL_D3: DAT[3] Line Level flag + * @arg SDIOC_HOST_FLAG_WPL: Write Protect Line Level flag + * @arg SDIOC_HOST_FLAG_CDL: Card Detect Line Level flag + * @arg SDIOC_HOST_FLAG_CSS: Device Stable flag + * @arg SDIOC_HOST_FLAG_CIN: Device Inserted flag + * @arg SDIOC_HOST_FLAG_BRE: Data buffer full flag + * @arg SDIOC_HOST_FLAG_BWE: Data buffer empty flag + * @arg SDIOC_HOST_FLAG_RTA: Read operation flag + * @arg SDIOC_HOST_FLAG_WTA: Write operation flag + * @arg SDIOC_HOST_FLAG_DA: DAT Line transfer flag + * @arg SDIOC_HOST_FLAG_CID: Command Inhibit with data flag + * @arg SDIOC_HOST_FLAG_CIC: Command Inhibit flag + * @arg SDIOC_HOST_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SDIOC_GetHostStatus(const CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_GET_HOST_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(SDIOCx->PSTAT, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Get auto CMD12 error status. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u16Flag Auto CMD12 error flag + * This parameter can be one or any combination the following values: + * @arg SDIOC_AUTO_CMD_ERR_FLAG_CMDE: Command Not Issued By Auto CMD12 error flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_IE: Auto CMD12 Index error flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_EBE: Auto CMD12 End Bit error flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_CE: Auto CMD12 CRC error flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_TOE: Auto CMD12 Timeout error flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_NE: Auto CMD12 Not Executed flag + * @arg SDIOC_AUTO_CMD_ERR_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SDIOC_GetAutoCmdErrorStatus(const CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_AUTO_CMD_ERR_FLAG(u16Flag)); + + if (0U != (READ_REG16_BIT(SDIOCx->ATCERRST, u16Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Force the specified auto CMD12 error event. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u16Event Auto CMD12 error event + * This parameter can be one or any combination the following values: + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FCMDE: Force Event for Command Not Issued By Auto CMD12 error + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FIE: Force Event for Auto CMD12 Index error + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FEBE: Force Event for Auto CMD12 End Bit error + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FCE: Force Event for Auto CMD12 CRC error + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FTOE: Force Event for Auto CMD12 Timeout error + * @arg SDIOC_FORCE_AUTO_CMD_ERR_FNE: Force Event for Auto CMD12 Not Executed + * @arg SDIOC_FORCE_AUTO_CMD_ERR_ALL: All of the above + * @retval None + */ +void SDIOC_ForceAutoCmdErrorEvent(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Event) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_FORCE_AUTO_CMD_ERR(u16Event)); + + WRITE_REG16(SDIOCx->FEA, u16Event); +} + +/** + * @brief Force the specified error interrupt event. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u16Event Error interrupt event + * This parameter can be one or any combination the following values: + * @arg SDIOC_FORCE_ERR_INT_FACE: Force Event for Auto CMD12 error + * @arg SDIOC_FORCE_ERR_INT_FDEBE: Force Event for Data End Bit error + * @arg SDIOC_FORCE_ERR_INT_FDCE: Force Event for Data CRC error + * @arg SDIOC_FORCE_ERR_INT_FDTOE: Force Event for Data Timeout error + * @arg SDIOC_FORCE_ERR_INT_FCIE: Force Event for Command Index error + * @arg SDIOC_FORCE_ERR_INT_FCEBE: Force Event for Command End Bit error + * @arg SDIOC_FORCE_ERR_INT_FCCE: Force Event for Command CRC error + * @arg SDIOC_FORCE_ERR_INT_FCTOE: Force Event for Command Timeout error + * @arg SDIOC_FORCE_ERR_INT_ALL: All of the above + * @retval None + */ +void SDIOC_ForceErrorIntEvent(CM_SDIOC_TypeDef *SDIOCx, uint16_t u16Event) +{ + /* Check parameters */ + DDL_ASSERT(IS_SDIOC_UNIT(SDIOCx)); + DDL_ASSERT(IS_SDIOC_FORCE_ERR_INT(u16Event)); + + WRITE_REG16(SDIOCx->FEE, u16Event); +} + +/** + * @brief Send the Go Idle State command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD0_GoIdleState(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32ErrStatus = SDMMC_ERR_NONE; + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_CMD0_GO_IDLE_STATE; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_NO; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdError(SDIOCx); + } + } + + return i32Ret; +} + +/** + * @brief Send the Send CID command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD2_AllSendCID(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_CMD2_ALL_SEND_CID; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R2; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp2(SDIOCx, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the command for asking the card to publish a new relative address(RCA). + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu16RCA Pointer to the new RCA value + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu16RCA == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD3_SendRelativeAddr(CM_SDIOC_TypeDef *SDIOCx, uint16_t *pu16RCA, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if ((NULL == pu16RCA) || (NULL == pu32ErrStatus)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_CMD3_SEND_RELATIVE_ADDR; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp6(SDIOCx, pu16RCA, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Checks switchable function and switch card function. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Argument Argument used for the command. + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD6_SwitchFunc(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + uint32_t u32SdMode; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32Argument; + stcCmdConfig.u16CmdIndex = SDIOC_CMD6_SWITCH_FUNC; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + u32SdMode = SDIOC_GetMode(SDIOCx); + if (SDIOC_MD_SD != u32SdMode) { /* MMC mode */ + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1B_R5B; + } else { + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + } + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + if (SDIOC_MD_SD != u32SdMode) { /* MMC mode */ + i32Ret = SDMMC_GetCmdResp1Busy(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } else { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + } + + return i32Ret; +} + +/** + * @brief Send the Select Deselect command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32RCA Relative Card Address(RCA) + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD7_SelectDeselectCard(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32RCA; + stcCmdConfig.u16CmdIndex = SDIOC_CMD7_SELECT_DESELECT_CARD; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1B_R5B; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1Busy(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Interface Condition command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD8_SendInterfaceCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + uint32_t u32SdMode; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Argument: - [31:12]: Reserved (shall be set to '0') + - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V) + - [7:0]: Check Pattern (recommended 0xAA) */ + stcCmdConfig.u32Argument = SDMMC_CMD8_CHECK_PATTERN; + stcCmdConfig.u16CmdIndex = SDIOC_CMD8_SEND_IF_COND; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + u32SdMode = SDIOC_GetMode(SDIOCx); + if (SDIOC_MD_SD != u32SdMode) { /* MMC mode */ + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + } else { + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + } + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + if (SDIOC_MD_SD != u32SdMode) { /* MMC mode */ + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } else { + i32Ret = SDMMC_GetCmdResp7(SDIOCx, pu32ErrStatus); + } + } + } + + return i32Ret; +} + +/** + * @brief Send the Send CSD command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32RCA Relative Card Address(RCA) + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD9_SendCSD(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32RCA; + stcCmdConfig.u16CmdIndex = SDIOC_CMD9_SEND_CSD; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R2; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp2(SDIOCx, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Stop Transfer command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD12_StopTrans(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_CMD12_STOP_TRANSMISSION; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1B_R5B; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1Busy(SDIOCx, SDMMC_CMD_TIMEOUT * 1000UL, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Status command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32RCA Relative Card Address(RCA) + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD13_SendStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32RCA, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32RCA; + stcCmdConfig.u16CmdIndex = SDIOC_CMD13_SEND_STATUS; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Data Block Length command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32BlockLen Block length + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD16_SetBlockLength(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32BlockLen, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32BlockLen; + stcCmdConfig.u16CmdIndex = SDIOC_CMD16_SET_BLOCKLEN; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Read Single Block command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32ReadAddr Data address + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD17_ReadSingleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32ReadAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32ReadAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD17_READ_SINGLE_BLOCK; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Read Multi Block command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32ReadAddr Data address + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD18_ReadMultipleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32ReadAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32ReadAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD18_READ_MULTI_BLOCK; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Write Single Block command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32WriteAddr Data address + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD24_WriteSingleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32WriteAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32WriteAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD24_WRITE_SINGLE_BLOCK; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Write Multi Block command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32WriteAddr Data address + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD25_WriteMultipleBlock(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32WriteAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32WriteAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD25_WRITE_MULTI_BLOCK; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Start Address Erase command for SD and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32StartAddr The start address will be erased + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD32_EraseBlockStartAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32StartAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32StartAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD32_ERASE_WR_BLK_START; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the End Address Erase command for SD and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32EndAddr The end address will be erased + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD33_EraseBlockEndAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32EndAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32EndAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD33_ERASE_WR_BLK_END; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Erase command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD38_Erase(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_CMD38_ERASE; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1B_R5B; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1Busy(SDIOCx, SDMMC_MAX_ERASE_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Application command to verify that that the next command + * is an application specific command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Argument Argument used for the command. + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD55_AppCmd(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32Argument; + stcCmdConfig.u16CmdIndex = SDIOC_CMD55_APP_CMD; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Bus Width command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32BusWidth The data bus width + * This parameter can be one of the following values: + * @arg SDMMC_SCR_BUS_WIDTH_1BIT: 1 bit bus + * @arg SDMMC_SCR_BUS_WIDTH_4BIT: 4 bits bus + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_ACMD6_SetBusWidth(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32BusWidth, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32BusWidth; + stcCmdConfig.u16CmdIndex = SDIOC_ACMD6_SET_BUS_WIDTH; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Status register command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_ACMD13_SendStatus(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_ACMD13_SD_STATUS; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the command asking the accessed card to send its operating condition register(OCR). + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Argument Argument used for the command. + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_ACMD41_SendOperatCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32Argument | SDMMC_ACMD41_VOLT_WIN; + stcCmdConfig.u16CmdIndex = SDIOC_ACMD41_SD_APP_OP_COND; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R3_R4; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp3(SDIOCx, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Send SCR command and check the response. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_ACMD51_SendSCR(CM_SDIOC_TypeDef *SDIOCx, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = 0UL; + stcCmdConfig.u16CmdIndex = SDIOC_ACMD51_SEND_SCR; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_ENABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Sends host capacity support information command. + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32Argument Argument used for the command. + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD1_SendOperatCond(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32Argument, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32Argument; + stcCmdConfig.u16CmdIndex = SDIOC_CMD1_SEND_OP_COND; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R3_R4; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp3(SDIOCx, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the Start Address Erase command and check the response + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32StartAddr The start address will be erased + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD35_EraseGroupStartAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32StartAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32StartAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD35_ERASE_GROUP_START; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @brief Send the End Address Erase command and check the response + * @param [in] SDIOCx Pointer to SDIOC unit instance + * This parameter can be one of the following values: + * @arg CM_SDIOC1: SDIOC unit 1 instance + * @arg CM_SDIOC2: SDIOC unit 2 instance + * @param [in] u32EndAddr The end address will be erased + * @param [out] pu32ErrStatus Pointer to the error state value + * @retval int32_t: + * - LL_OK: Command send completed + * - LL_ERR: Refer to pu32ErrStatus for the reason of error + * - LL_ERR_INVD_PARAM: SDIOCx == NULL or pu32ErrStatus == NULL + * - LL_ERR_TIMEOUT: Wait timeout + */ +int32_t SDMMC_CMD36_EraseGroupEndAddr(CM_SDIOC_TypeDef *SDIOCx, uint32_t u32EndAddr, uint32_t *pu32ErrStatus) +{ + int32_t i32Ret; + stc_sdioc_cmd_config_t stcCmdConfig; + + if (NULL == pu32ErrStatus) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + stcCmdConfig.u32Argument = u32EndAddr; + stcCmdConfig.u16CmdIndex = SDIOC_CMD36_ERASE_GROUP_END; + stcCmdConfig.u16CmdType = SDIOC_CMD_TYPE_NORMAL; + stcCmdConfig.u16DataLine = SDIOC_DATA_LINE_DISABLE; + stcCmdConfig.u16ResponseType = SDIOC_RESP_TYPE_R1_R5_R6_R7; + i32Ret = SDIOC_SendCommand(SDIOCx, &stcCmdConfig); + /* Check for error conditions */ + if (LL_OK == i32Ret) { + i32Ret = SDMMC_GetCmdResp1(SDIOCx, SDMMC_CMD_TIMEOUT, pu32ErrStatus); + } + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_SDIOC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_smc.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_smc.c new file mode 100644 index 00000000..9eb5fb00 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_smc.c @@ -0,0 +1,549 @@ +/** + ******************************************************************************* + * @file hc32_ll_smc.c + * @brief This file provides firmware functions to manage the EXMC_SMC + * (External Memory Controller: Static Memory Controller). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_smc.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_EXMC EXMC + * @brief External Memory Controller Driver Library + * @{ + */ + +/** + * @defgroup LL_SMC SMC + * @brief Static Memory Controller Driver Library + * @{ + */ + +#if (LL_SMC_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup EXMC_SMC_Local_Macros EXMC_SMC Local Macros + * @{ + */ + +/** + * @defgroup EXMC_SMC_Check_Parameters_Validity EXMC_SMC Check Parameters Validity + * @{ + */ + +#define IS_EXMC_SMC_MEMORY_WIDTH(x) \ +( ((x) == EXMC_SMC_MEMORY_WIDTH_16BIT) || \ + ((x) == EXMC_SMC_MEMORY_WIDTH_32BIT)) + +#define IS_EXMC_SMC_READ_MD(x) \ +( ((x) == EXMC_SMC_READ_SYNC) || \ + ((x) == EXMC_SMC_READ_ASYNC)) + +#define IS_EXMC_SMC_WRITE_MD(x) \ +( ((x) == EXMC_SMC_WRITE_SYNC) || \ + ((x) == EXMC_SMC_WRITE_ASYNC)) + +#define IS_EXMC_SMC_CHIP(x) \ +( ((x) == EXMC_SMC_CHIP0) || \ + ((x) == EXMC_SMC_CHIP1) || \ + ((x) == EXMC_SMC_CHIP2) || \ + ((x) == EXMC_SMC_CHIP3)) + +#define IS_EXMC_SMC_READ_BURST(x) \ +( ((x) == EXMC_SMC_READ_BURST_1BEAT) || \ + ((x) == EXMC_SMC_READ_BURST_4BEAT) || \ + ((x) == EXMC_SMC_READ_BURST_8BEAT) || \ + ((x) == EXMC_SMC_READ_BURST_16BEAT) || \ + ((x) == EXMC_SMC_READ_BURST_32BEAT) || \ + ((x) == EXMC_SMC_READ_BURST_CONTINUOUS)) + +#define IS_EXMC_SMC_WRITE_BURST(x) \ +( ((x) == EXMC_SMC_WRITE_BURST_1BEAT) || \ + ((x) == EXMC_SMC_WRITE_BURST_4BEAT) || \ + ((x) == EXMC_SMC_WRITE_BURST_8BEAT) || \ + ((x) == EXMC_SMC_WRITE_BURST_16BEAT) || \ + ((x) == EXMC_SMC_WRITE_BURST_32BEAT) || \ + ((x) == EXMC_SMC_WRITE_BURST_CONTINUOUS)) + +#define IS_EXMC_SMC_BLS_SYNC(x) \ +( ((x) == EXMC_SMC_BLS_SYNC_CS) || \ + ((x) == EXMC_SMC_BLS_SYNC_WE)) + +#define IS_EXMC_SMC_BAA_PORT(x) \ +( ((x) == EXMC_SMC_BAA_PORT_DISABLE) || \ + ((x) == EXMC_SMC_BAA_PORT_ENABLE)) + +#define IS_EXMC_SMC_ADV_PORT(x) \ +( ((x) == EXMC_SMC_ADV_PORT_DISABLE) || \ + ((x) == EXMC_SMC_ADV_PORT_ENABLE)) + +#define IS_EXMC_SMC_CMD(x) \ +( ((x) == EXMC_SMC_CMD_MDREGCONFIG) || \ + ((x) == EXMC_SMC_CMD_UPDATEREGS) || \ + ((x) == EXMC_SMC_CMD_MDREGCONFIG_AND_UPDATEREGS)) + +#define IS_EXMC_SMC_CRE_POLARITY(x) \ +( ((x) == EXMC_SMC_CRE_POLARITY_LOW) || \ + ((x) == EXMC_SMC_CRE_POLARITY_HIGH)) + +#define IS_EXMC_SMC_SAMPLE_CLK(x) \ +( ((x) == EXMC_SMC_SAMPLE_CLK_INTERNCLK) || \ + ((x) == EXMC_SMC_SAMPLE_CLK_INTERNCLK_INVT) || \ + ((x) == EXMC_SMC_SAMPLE_CLK_EXTCLK)) + +#define IS_EXMC_SMC_MAP_ADDR(match, msk) \ +( (EXMC_SMC_MAP_ADDR((match), (msk)) >= EXMC_SMC_ADDR_MIN) && \ + (EXMC_SMC_MAP_ADDR((match), (msk)) <= EXMC_SMC_ADDR_MAX)) + +#define IS_EXMC_SMC_REFRESH_PERIOD(x) ((x) <= (uint8_t)SMC_RFTR_REFPRD) + +#define IS_EXMC_SMC_CMD_ADDR(x) ((x) <= 0xFFFFFUL) + +#define IS_EXMC_SMC_TIMING_RC_CYCLE(x) ((x) <= 0x0FUL) + +#define IS_EXMC_SMC_TIMING_WC_CYCLE(x) ((x) <= 0x0FUL) + +#define IS_EXMC_SMC_TIMING_CEOE_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_SMC_TIMING_WP_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_SMC_TIMING_PC_CYCLE(x) ((x) <= 7UL) + +#define IS_EXMC_SMC_TIMING_TR_CYCLE(x) ((x) <= 7UL) + +/** + * @} + */ + +/* EXMC_SMC map address */ +#define EXMC_SMC_MAP_ADDR(MATCH, MSK) ((~((MATCH) ^ (MSK))) << 24U) + +/** + * @defgroup EXMC_SMC_Register EXMC_SMC Register + * @{ + */ +#define EXMC_SMC_CPSRx(__CHIPx__) ((__IO uint32_t *)(((uint32_t)(&CM_SMC->CPSR0)) + (0x20UL * (__CHIPx__)))) +#define EXMC_SMC_TMSRx(__CHIPx__) ((__IO uint32_t *)(((uint32_t)(&CM_SMC->TMSR0)) + (0x20UL * (__CHIPx__)))) +/** + * @} + */ + +/** + * @defgroup EXMC_SMC_Register_Bit_Mask EXMC_SMC Register Bit Mask + * @{ + */ +#define SMC_CSCR0_ADDMSKx_POS(__CHIPx__) (((__CHIPx__) & EXMC_SMC_CHIP3) << 3U) +#define SMC_CSCR0_ADDMSKx(__CHIPx__) (SMC_CSCR0_ADDMSK0 << SMC_CSCR0_ADDMSKx_POS((__CHIPx__))) + +#define SMC_CSCR1_ADDMATx_POS(__CHIPx__) (((__CHIPx__) & EXMC_SMC_CHIP3) << 3U) +#define SMC_CSCR1_ADDMATx(__CHIPx__) (SMC_CSCR1_ADDMAT0 << SMC_CSCR1_ADDMATx_POS((__CHIPx__))) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup EXMC_SMC_Global_Functions EXMC_SMC Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure @ref stc_exmc_smc_init_t to default values + * @param [out] pstcSmcInit Pointer to a @ref stc_exmc_smc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcSmcInit value is NULL. + */ +int32_t EXMC_SMC_StructInit(stc_exmc_smc_init_t *pstcSmcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSmcInit) { + pstcSmcInit->stcChipConfig.u32ReadMode = EXMC_SMC_READ_ASYNC; + pstcSmcInit->stcChipConfig.u32ReadBurstLen = EXMC_SMC_READ_BURST_1BEAT; + pstcSmcInit->stcChipConfig.u32WriteMode = EXMC_SMC_WRITE_ASYNC; + pstcSmcInit->stcChipConfig.u32WriteBurstLen = EXMC_SMC_WRITE_BURST_1BEAT; + pstcSmcInit->stcChipConfig.u32MemoryWidth = EXMC_SMC_MEMORY_WIDTH_16BIT; + pstcSmcInit->stcChipConfig.u32BAA = EXMC_SMC_BAA_PORT_DISABLE; + pstcSmcInit->stcChipConfig.u32ADV = EXMC_SMC_ADV_PORT_DISABLE; + pstcSmcInit->stcChipConfig.u32BLS = EXMC_SMC_BLS_SYNC_CS; + pstcSmcInit->stcChipConfig.u32AddrMask = 0xF8UL; /* Address space 128M: 0x60000000 ~ 0x67FFFFFF */ + pstcSmcInit->stcChipConfig.u32AddrMatch = 0x60UL; + + pstcSmcInit->stcTimingConfig.u8RC = 7U; + pstcSmcInit->stcTimingConfig.u8WC = 7U; + pstcSmcInit->stcTimingConfig.u8CEOE = 1U; + pstcSmcInit->stcTimingConfig.u8WP = 5U; + pstcSmcInit->stcTimingConfig.u8PC = 0U; + pstcSmcInit->stcTimingConfig.u8TR = 0U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize EXMC_SMC function. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @param [in] pstcSmcInit Pointer to a @ref stc_exmc_smc_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcSmcInit value is NULL. + */ +int32_t EXMC_SMC_Init(uint32_t u32Chip, const stc_exmc_smc_init_t *pstcSmcInit) +{ + uint32_t u32RegVal; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSmcInit) { + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + DDL_ASSERT(IS_EXMC_SMC_READ_MD(pstcSmcInit->stcChipConfig.u32ReadMode)); + DDL_ASSERT(IS_EXMC_SMC_WRITE_MD(pstcSmcInit->stcChipConfig.u32WriteMode)); + DDL_ASSERT(IS_EXMC_SMC_READ_BURST(pstcSmcInit->stcChipConfig.u32ReadBurstLen)); + DDL_ASSERT(IS_EXMC_SMC_WRITE_BURST(pstcSmcInit->stcChipConfig.u32WriteBurstLen)); + DDL_ASSERT(IS_EXMC_SMC_MEMORY_WIDTH(pstcSmcInit->stcChipConfig.u32MemoryWidth)); + DDL_ASSERT(IS_EXMC_SMC_BAA_PORT(pstcSmcInit->stcChipConfig.u32BAA)); + DDL_ASSERT(IS_EXMC_SMC_ADV_PORT(pstcSmcInit->stcChipConfig.u32ADV)); + DDL_ASSERT(IS_EXMC_SMC_BLS_SYNC(pstcSmcInit->stcChipConfig.u32BLS)); + DDL_ASSERT(IS_EXMC_SMC_MAP_ADDR(pstcSmcInit->stcChipConfig.u32AddrMatch, pstcSmcInit->stcChipConfig.u32AddrMask)); + + DDL_ASSERT(IS_EXMC_SMC_TIMING_RC_CYCLE(pstcSmcInit->stcTimingConfig.u8RC)); + DDL_ASSERT(IS_EXMC_SMC_TIMING_WC_CYCLE(pstcSmcInit->stcTimingConfig.u8WC)); + DDL_ASSERT(IS_EXMC_SMC_TIMING_CEOE_CYCLE(pstcSmcInit->stcTimingConfig.u8CEOE)); + DDL_ASSERT(IS_EXMC_SMC_TIMING_WP_CYCLE(pstcSmcInit->stcTimingConfig.u8WP)); + DDL_ASSERT(IS_EXMC_SMC_TIMING_RC_CYCLE(pstcSmcInit->stcTimingConfig.u8RC)); + DDL_ASSERT(IS_EXMC_SMC_TIMING_TR_CYCLE(pstcSmcInit->stcTimingConfig.u8TR)); + + /* Set SMC timing.*/ + u32RegVal = (((uint32_t)pstcSmcInit->stcTimingConfig.u8RC << SMC_TMCR_T_RC_POS) | \ + ((uint32_t)pstcSmcInit->stcTimingConfig.u8WC << SMC_TMCR_T_WC_POS) | \ + ((uint32_t)pstcSmcInit->stcTimingConfig.u8CEOE << SMC_TMCR_T_CEOE_POS) | \ + ((uint32_t)pstcSmcInit->stcTimingConfig.u8WP << SMC_TMCR_T_WP_POS) | \ + ((uint32_t)pstcSmcInit->stcTimingConfig.u8PC << SMC_TMCR_T_PC_POS) | \ + ((uint32_t)pstcSmcInit->stcTimingConfig.u8TR << SMC_TMCR_T_TR_POS)); + WRITE_REG32(CM_SMC->TMCR, u32RegVal); + + /* Set SMC chip configuration.*/ + u32RegVal = (pstcSmcInit->stcChipConfig.u32ReadMode | \ + pstcSmcInit->stcChipConfig.u32ReadBurstLen | \ + pstcSmcInit->stcChipConfig.u32WriteMode | \ + pstcSmcInit->stcChipConfig.u32WriteBurstLen | \ + pstcSmcInit->stcChipConfig.u32MemoryWidth | \ + pstcSmcInit->stcChipConfig.u32BAA | \ + pstcSmcInit->stcChipConfig.u32ADV | \ + pstcSmcInit->stcChipConfig.u32BLS); + WRITE_REG32(CM_SMC->CPCR, u32RegVal); + + /* Set chip selection address match/mask spacefor SMC.*/ + MODIFY_REG32(CM_SMC->CSCR0, SMC_CSCR0_ADDMSKx(u32Chip), \ + (pstcSmcInit->stcChipConfig.u32AddrMask << SMC_CSCR0_ADDMSKx_POS(u32Chip))); + MODIFY_REG32(CM_SMC->CSCR1, SMC_CSCR0_ADDMSKx(u32Chip), \ + (pstcSmcInit->stcChipConfig.u32AddrMatch << SMC_CSCR1_ADDMATx_POS(u32Chip))); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize EXMC_SMC function. + * @param None + * @retval None + */ +void EXMC_SMC_DeInit(void) +{ + /* Disable SMC */ + CLR_REG32_BIT(CM_PERIC->SMC_ENAR, PERIC_SMC_ENAR_SMCEN); + + /* Set SMC timing.*/ + WRITE_REG32(CM_SMC->TMCR, 0UL); + + /* Set SMC chip configuration.*/ + WRITE_REG32(CM_SMC->CPCR, 0UL); +} + +/** + * @brief Enable/Disable SMC. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_SMC_Cmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_PERIC->SMC_ENAR, PERIC_SMC_ENAR_SMCEN); + } else { + CLR_REG32_BIT(CM_PERIC->SMC_ENAR, PERIC_SMC_ENAR_SMCEN); + } +} + +/** + * @brief Enable or disable SMC pin mux. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void EXMC_SMC_PinMuxCmd(en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_SMC->BACR, SMC_BACR_MUXMD); + } else { + CLR_REG32_BIT(CM_SMC->BACR, SMC_BACR_MUXMD); + } +} + +/** + * @brief Set SMC sample clock. + * @param [in] u32SampleClock Sample clock + * This parameter can be one of the macros group @ref EXMC_SMC_Command + * @arg EXMC_SMC_SAMPLE_CLK_INTERNCLK: Internal EXCLK + * @arg EXMC_SMC_SAMPLE_CLK_INTERNCLK_INVT: Invert internal EXCLK + * @arg EXMC_SMC_SAMPLE_CLK_EXTCLK: External clock from EXMC_CLK port + * @retval None + */ +void EXMC_SMC_SetSampleClock(uint32_t u32SampleClock) +{ + DDL_ASSERT(IS_EXMC_SMC_SAMPLE_CLK(u32SampleClock)); + + MODIFY_REG32(CM_SMC->BACR, SMC_BACR_CKSEL, u32SampleClock); +} + +/** + * @brief Set SMC refresh period value + * @param [in] u8PeriodVal The SMC refresh period value + * @arg This parameter can be a value between Min_Data = 0 and Max_Data = 0x0F + * @retval None + */ +void EXMC_SMC_SetRefreshPeriod(uint8_t u8PeriodVal) +{ + DDL_ASSERT(IS_EXMC_SMC_REFRESH_PERIOD(u8PeriodVal)); + + WRITE_REG32(CM_SMC->RFTR, u8PeriodVal); +} + +/** + * @brief Set EXMC_SMC command. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @param [in] u32Cmd The command. + * This parameter can be one of the macros group @ref EXMC_SMC_Command + * @arg EXMC_SMC_CMD_MDREGCONFIG: Configure mode register + * @arg EXMC_SMC_CMD_UPDATEREGS: Update mode register + * @arg EXMC_SMC_CMD_MDREGCONFIG_AND_UPDATEREGS: Configure mode register and update + * @param [in] u32CrePolarity The command. + * This parameter can be one of the macros group @ref EXMC_SMC_CRE_Polarity + * @arg EXMC_SMC_CRE_POLARITY_LOW: CRE is LOW + * @arg EXMC_SMC_CRE_POLARITY_HIGH: CRE is HIGH when ModeReg write occurs + * @param [in] u32Addr The address parameter is valid when CMD type is MdRegConfig or MdRegConfig + * and UpdateRegs only. + * @retval None + */ +void EXMC_SMC_SetCommand(uint32_t u32Chip, uint32_t u32Cmd, uint32_t u32CrePolarity, uint32_t u32Addr) +{ + uint32_t u32SmcCmdr; + + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + DDL_ASSERT(IS_EXMC_SMC_CMD(u32Cmd)); + DDL_ASSERT(IS_EXMC_SMC_CRE_POLARITY(u32CrePolarity)); + DDL_ASSERT(IS_EXMC_SMC_CMD_ADDR(u32Addr)); + + /* Set SMC_CMDR register for SMC.*/ + u32SmcCmdr = (u32Addr | u32CrePolarity | u32Cmd | (u32Chip << SMC_CMDR_CMDCHIP_POS)); + WRITE_REG32(CM_SMC->CMDR, u32SmcCmdr); +} + +/** + * @brief Get the start address of the specified SMC chip. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @retval The start address of the specified SMC chip. + */ +uint32_t EXMC_SMC_GetChipStartAddr(uint32_t u32Chip) +{ + uint32_t u32Match; + + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + + u32Match = READ_REG32_BIT(CM_SMC->CSCR1, SMC_CSCR1_ADDMATx(u32Chip)) >> SMC_CSCR1_ADDMATx_POS(u32Chip); + return (u32Match << 24U); +} + +/** + * @brief Get the end address of the specified SMC chip. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @retval The end address of the specified SMC chip + */ +uint32_t EXMC_SMC_GetChipEndAddr(uint32_t u32Chip) +{ + uint32_t u32Mask; + uint32_t u32Match; + + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + + u32Mask = (READ_REG32_BIT(CM_SMC->CSCR0, SMC_CSCR0_ADDMSKx(u32Chip)) >> SMC_CSCR0_ADDMSKx_POS(u32Chip)); + u32Match = (READ_REG32_BIT(CM_SMC->CSCR1, SMC_CSCR1_ADDMATx(u32Chip)) >> SMC_CSCR1_ADDMATx_POS(u32Chip)); + + return (~((u32Match ^ u32Mask) << 24U)); +} + +/** + * @brief Get SMC chip configure. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @param [in] pstcChipConfig Pointer to a @ref stc_exmc_smc_chip_config_t structure. + * @retval int32_t: + * - LL_OK: Get successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcChipConfig value is NULL. + */ +int32_t EXMC_SMC_GetChipConfig(uint32_t u32Chip, stc_exmc_smc_chip_config_t *pstcChipConfig) +{ + __IO uint32_t *SMC_CPSRx; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcChipConfig) { + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + + SMC_CPSRx = EXMC_SMC_CPSRx(u32Chip); + pstcChipConfig->u32ReadMode = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_RSYN); + pstcChipConfig->u32ReadBurstLen = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_RBL); + pstcChipConfig->u32WriteMode = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_WSYN); + pstcChipConfig->u32WriteBurstLen = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_WBL); + pstcChipConfig->u32MemoryWidth = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_MW); + pstcChipConfig->u32BAA = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_BAAS); + pstcChipConfig->u32ADV = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_ADVS); + pstcChipConfig->u32BLS = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_BLSS); + pstcChipConfig->u32AddrMask = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_ADDMSK) >> SMC_CPSR_ADDMSK_POS; + pstcChipConfig->u32AddrMatch = READ_REG32_BIT(*SMC_CPSRx, SMC_CPSR_ADDMAT) >> SMC_CPSR_ADDMAT_POS; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Get SMC timing configure. + * @param [in] u32Chip The chip number. + * This parameter can be one of the macros group @ref EXMC_SMC_Chip + * @arg EXMC_SMC_CHIP0: Chip 0 + * @arg EXMC_SMC_CHIP1: Chip 1 + * @arg EXMC_SMC_CHIP2: Chip 2 + * @arg EXMC_SMC_CHIP3: Chip 3 + * @param [in] pstcTimingConfig Pointer to a @ref stc_exmc_smc_timing_config_t structure. + * @retval int32_t: + * - LL_OK: Get successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTimingConfig value is NULL. + */ +int32_t EXMC_SMC_GetTimingConfig(uint32_t u32Chip, stc_exmc_smc_timing_config_t *pstcTimingConfig) +{ + __IO uint32_t *SMC_TMSRx; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTimingConfig) { + DDL_ASSERT(IS_EXMC_SMC_CHIP(u32Chip)); + + SMC_TMSRx = EXMC_SMC_TMSRx(u32Chip); + pstcTimingConfig->u8RC = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_RC) >> SMC_TMCR_T_RC_POS); + pstcTimingConfig->u8WC = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_WC) >> SMC_TMCR_T_WC_POS); + pstcTimingConfig->u8CEOE = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_CEOE) >> SMC_TMCR_T_CEOE_POS); + pstcTimingConfig->u8WP = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_WP) >> SMC_TMCR_T_WP_POS); + pstcTimingConfig->u8PC = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_PC) >> SMC_TMCR_T_PC_POS); + pstcTimingConfig->u8TR = (uint8_t)(READ_REG32_BIT(*SMC_TMSRx, SMC_TMCR_T_TR) >> SMC_TMCR_T_TR_POS); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_SMC_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_spi.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_spi.c new file mode 100644 index 00000000..e140c5d2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_spi.c @@ -0,0 +1,884 @@ +/** + ******************************************************************************* + * @file hc32_ll_spi.c + * @brief This file provides firmware functions to manage the Serial Peripheral + * Interface(SPI). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_spi.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_SPI SPI + * @brief Serial Peripheral Interface Driver Library + * @{ + */ + +#if (LL_SPI_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SPI_Local_Macros SPI Local Macros + * @{ + */ + +#define SPI_CFG1_DEFAULT (0x00000010UL) +#define SPI_CFG2_DEFAULT (0x00000F1DUL) + +#define SPI_SS0_VALID_CFG (0UL) +#define SPI_SS1_VALID_CFG (SPI_CFG2_SSA_0) +#define SPI_SS2_VALID_CFG (SPI_CFG2_SSA_1) +#define SPI_SS3_VALID_CFG (SPI_CFG2_SSA_0 | SPI_CFG2_SSA_1) + +#define SPI_SR_DEFAULT (0x00000020UL) + +/** + * @defgroup SPI_Check_Parameters_Validity SPI Check Parameters Validity + * @{ + */ + +/*! Parameter valid check for SPI peripheral */ +#define IS_VALID_SPI_UNIT(x) \ +( (CM_SPI1 == (x)) || \ + (CM_SPI2 == (x)) || \ + (CM_SPI3 == (x)) || \ + (CM_SPI4 == (x)) || \ + (CM_SPI5 == (x)) || \ + (CM_SPI6 == (x))) + +/*! Parameter valid check for SPI wire mode */ +#define IS_SPI_WIRE_MD(x) \ +( ((x) == SPI_4_WIRE) || \ + ((x) == SPI_3_WIRE)) + +/*! Parameter valid check for SPI transfer mode */ +#define IS_SPI_TRANS_MD(x) \ +( ((x) == SPI_FULL_DUPLEX) || \ + ((x) == SPI_SEND_ONLY)) + +/*! Parameter valid check for SPI master slave mode */ +#define IS_SPI_MASTER_SLAVE(x) \ +( ((x) == SPI_SLAVE) || \ + ((x) == SPI_MASTER)) + +/*! Parameter valid check for SPI loopback mode */ +#define IS_SPI_SPLPBK(x) \ +( ((x) == SPI_LOOPBACK_INVD) || \ + ((x) == SPI_LOOPBACK_MOSI_INVT) || \ + ((x) == SPI_LOOPBACK_MOSI)) + +/*! Parameter valid check for SPI communication suspend function status */ +#define IS_SPI_SUSPD_MD_STD(x) \ +( ((x) == SPI_COM_SUSP_FUNC_OFF) || \ + ((x) == SPI_COM_SUSP_FUNC_ON)) + +/*! Parameter valid check for SPI data frame level */ +#define IS_SPI_DATA_FRAME(x) \ +( ((x) == SPI_1_FRAME) || \ + ((x) == SPI_2_FRAME) || \ + ((x) == SPI_3_FRAME) || \ + ((x) == SPI_4_FRAME)) + +/*! Parameter valid check for SPI fault dectet function status */ +#define IS_SPI_MD_FAULT_DETECT_CMD(x) \ +( ((x) == SPI_MD_FAULT_DETECT_DISABLE) || \ + ((x) == SPI_MD_FAULT_DETECT_ENABLE)) + +/*! Parameter valid check for SPI parity check mode */ +#define IS_SPI_PARITY_CHECK(x) \ +( ((x) == SPI_PARITY_INVD) || \ + ((x) == SPI_PARITY_EVEN) || \ + ((x) == SPI_PARITY_ODD)) + +/*! Parameter valid check for SPI interval time delay */ +#define IS_SPI_INTERVAL_DELAY(x) \ +( ((x) == SPI_INTERVAL_TIME_1SCK) || \ + ((x) == SPI_INTERVAL_TIME_2SCK) || \ + ((x) == SPI_INTERVAL_TIME_3SCK) || \ + ((x) == SPI_INTERVAL_TIME_4SCK) || \ + ((x) == SPI_INTERVAL_TIME_5SCK) || \ + ((x) == SPI_INTERVAL_TIME_6SCK) || \ + ((x) == SPI_INTERVAL_TIME_7SCK) || \ + ((x) == SPI_INTERVAL_TIME_8SCK)) + +/*! Parameter valid check for SPI release time delay */ +#define IS_SPI_RELEASE_DELAY(x) \ +( ((x) == SPI_RELEASE_TIME_1SCK) || \ + ((x) == SPI_RELEASE_TIME_2SCK) || \ + ((x) == SPI_RELEASE_TIME_3SCK) || \ + ((x) == SPI_RELEASE_TIME_4SCK) || \ + ((x) == SPI_RELEASE_TIME_5SCK) || \ + ((x) == SPI_RELEASE_TIME_6SCK) || \ + ((x) == SPI_RELEASE_TIME_7SCK) || \ + ((x) == SPI_RELEASE_TIME_8SCK)) + +/*! Parameter valid check for SPI Setup time delay delay */ +#define IS_SPI_SETUP_DELAY(x) \ +( ((x) == SPI_SETUP_TIME_1SCK) || \ + ((x) == SPI_SETUP_TIME_2SCK) || \ + ((x) == SPI_SETUP_TIME_3SCK) || \ + ((x) == SPI_SETUP_TIME_4SCK) || \ + ((x) == SPI_SETUP_TIME_5SCK) || \ + ((x) == SPI_SETUP_TIME_6SCK) || \ + ((x) == SPI_SETUP_TIME_7SCK) || \ + ((x) == SPI_SETUP_TIME_8SCK)) + +/*! Parameter valid check for SPI read data register target buffer */ +#define IS_SPI_RD_TARGET_BUFF(x) \ +( ((x) == SPI_RD_TARGET_RD_BUF) || \ + ((x) == SPI_RD_TARGET_WR_BUF)) + +/*! Parameter valid check for SPI mode */ +#define IS_SPI_SPI_MD(x) \ +( ((x) == SPI_MD_0) || \ + ((x) == SPI_MD_1) || \ + ((x) == SPI_MD_2) || \ + ((x) == SPI_MD_3)) + +/*! Parameter valid check for SPI SS signal */ +#define IS_SPI_SS_PIN(x) \ +( ((x) == SPI_PIN_SS0) || \ + ((x) == SPI_PIN_SS1) || \ + ((x) == SPI_PIN_SS2) || \ + ((x) == SPI_PIN_SS3)) + +/*! Parameter valid check for SPI baudrate prescaler */ +#define IS_SPI_BIT_RATE_DIV(x) \ +( ((x) == SPI_BR_CLK_DIV2) || \ + ((x) == SPI_BR_CLK_DIV4) || \ + ((x) == SPI_BR_CLK_DIV8) || \ + ((x) == SPI_BR_CLK_DIV16) || \ + ((x) == SPI_BR_CLK_DIV32) || \ + ((x) == SPI_BR_CLK_DIV64) || \ + ((x) == SPI_BR_CLK_DIV128) || \ + ((x) == SPI_BR_CLK_DIV256)) + +/*! Parameter valid check for SPI data bits */ +#define IS_SPI_DATA_SIZE(x) \ +( ((x) == SPI_DATA_SIZE_4BIT) || \ + ((x) == SPI_DATA_SIZE_5BIT) || \ + ((x) == SPI_DATA_SIZE_6BIT) || \ + ((x) == SPI_DATA_SIZE_7BIT) || \ + ((x) == SPI_DATA_SIZE_8BIT) || \ + ((x) == SPI_DATA_SIZE_9BIT) || \ + ((x) == SPI_DATA_SIZE_10BIT) || \ + ((x) == SPI_DATA_SIZE_11BIT) || \ + ((x) == SPI_DATA_SIZE_12BIT) || \ + ((x) == SPI_DATA_SIZE_13BIT) || \ + ((x) == SPI_DATA_SIZE_14BIT) || \ + ((x) == SPI_DATA_SIZE_15BIT) || \ + ((x) == SPI_DATA_SIZE_16BIT) || \ + ((x) == SPI_DATA_SIZE_20BIT) || \ + ((x) == SPI_DATA_SIZE_24BIT) || \ + ((x) == SPI_DATA_SIZE_32BIT)) + +/*! Parameter valid check for SPI LSB MSB mode */ +#define IS_SPI_FIRST_BIT(x) \ +( ((x) == SPI_FIRST_MSB) || \ + ((x) == SPI_FIRST_LSB)) + +/*! Parameter valid check for SPI Communication mode */ +#define IS_SPI_COMM_MD(x) \ +( ((x) == SPI_COMM_MD_NORMAL) || \ + ((x) == SPI_COMM_MD_CONTINUE)) + +/*! Parameter valid check for interrupt flag */ +#define IS_SPI_INT(x) \ +( ((x) != 0UL) && \ + (((x) | SPI_IRQ_ALL) == SPI_IRQ_ALL)) + +/*! Parameter valid check for SPI status flag */ +#define IS_SPI_STD_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SPI_FLAG_ALL) == SPI_FLAG_ALL)) + +/*! Parameter valid check for SPI status flag for clear */ +#define IS_SPI_CLR_STD_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SPI_FLAG_CLR_ALL) == SPI_FLAG_CLR_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup SPI_Local_Func SPI Local Functions + * @{ + */ + +/** + * @brief SPI check status. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32FlagMask Bit mask of status flag. + * @param [in] u32Value Valid value of the status. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: SPI transmit timeout. + */ +static int32_t SPI_WaitStatus(const CM_SPI_TypeDef *SPIx, uint32_t u32FlagMask, uint32_t u32Value, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + + while (READ_REG32_BIT(SPIx->SR, u32FlagMask) != u32Value) { + if (u32Timeout == 0UL) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Timeout--; + } + return i32Ret; +} + +/** + * @brief SPI transmit and receive data in full duplex mode. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pvTxBuf The pointer to the buffer which contains the data to be sent. + * @param [out] pvRxBuf The pointer to the buffer which the received data will be stored. + * @param [in] u32Len The length of the data in byte or half word. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: SPI transmit and receive timeout. + */ +static int32_t SPI_TxRx(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t u32BitSize; + __IO uint32_t u32Count = 0U; + int32_t i32Ret = LL_OK; + uint32_t u32Tmp; + __UNUSED __IO uint32_t u32Read; + + /* Get data bit size, SPI_DATA_SIZE_4BIT ~ SPI_DATA_SIZE_32BIT */ + u32BitSize = READ_REG32_BIT(SPIx->CFG2, SPI_CFG2_DSIZE); + + while (u32Count < u32Len) { + if (pvTxBuf != NULL) { + if (u32BitSize <= SPI_DATA_SIZE_8BIT) { + /* SPI_DATA_SIZE_4BIT ~ SPI_DATA_SIZE_8BIT */ + WRITE_REG32(SPIx->DR, ((const uint8_t *)pvTxBuf)[u32Count]); + } else if (u32BitSize <= SPI_DATA_SIZE_16BIT) { + /* SPI_DATA_SIZE_9BIT ~ SPI_DATA_SIZE_16BIT */ + WRITE_REG32(SPIx->DR, ((const uint16_t *)pvTxBuf)[u32Count]); + } else { + /* SPI_DATA_SIZE_20BIT ~ SPI_DATA_SIZE_32BIT */ + WRITE_REG32(SPIx->DR, ((const uint32_t *)pvTxBuf)[u32Count]); + } + } else { + WRITE_REG32(SPIx->DR, 0xFFFFFFFFUL); + } + + /* Check RX buffer. */ + i32Ret = SPI_WaitStatus(SPIx, SPI_FLAG_RX_BUF_FULL, SPI_FLAG_RX_BUF_FULL, u32Timeout); + if (i32Ret == LL_OK) { + u32Tmp = READ_REG32(SPIx->DR); + if (pvRxBuf != NULL) { + if (u32BitSize <= SPI_DATA_SIZE_8BIT) { + /* SPI_DATA_SIZE_4BIT ~ SPI_DATA_SIZE_8BIT */ + ((uint8_t *)pvRxBuf)[u32Count] = (uint8_t)u32Tmp; + } else if (u32BitSize <= SPI_DATA_SIZE_16BIT) { + /* SPI_DATA_SIZE_9BIT ~ SPI_DATA_SIZE_16BIT */ + ((uint16_t *)pvRxBuf)[u32Count] = (uint16_t)u32Tmp; + } else { + /* SPI_DATA_SIZE_20BIT ~ SPI_DATA_SIZE_32BIT */ + ((uint32_t *)pvRxBuf)[u32Count] = (uint32_t)u32Tmp; + } + } else { + /* Dummy read */ + u32Read = READ_REG32(SPIx->DR); + } + u32Count++; + } + } + if (i32Ret == LL_OK) { + i32Ret = SPI_WaitStatus(SPIx, SPI_FLAG_IDLE, 0UL, u32Timeout); + } + + return i32Ret; +} + +/** + * @brief SPI send data only. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pvTxBuf The pointer to the buffer which contains the data to be sent. + * @param [in] u32Len The length of the data in byte or half word or word. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: SPI transmit timeout. + */ +static int32_t SPI_Tx(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + __IO uint32_t u32Count = 0U; + uint32_t u32BitSize; + int32_t i32Ret = LL_OK; + + /* Get data bit size, SPI_DATA_SIZE_4BIT ~ SPI_DATA_SIZE_32BIT */ + u32BitSize = READ_REG32_BIT(SPIx->CFG2, SPI_CFG2_DSIZE); + + while (u32Count < u32Len) { + if (u32BitSize <= SPI_DATA_SIZE_8BIT) { + /* SPI_DATA_SIZE_4BIT ~ SPI_DATA_SIZE_8BIT */ + WRITE_REG32(SPIx->DR, ((const uint8_t *)pvTxBuf)[u32Count]); + } else if (u32BitSize <= SPI_DATA_SIZE_16BIT) { + /* SPI_DATA_SIZE_9BIT ~ SPI_DATA_SIZE_16BIT */ + WRITE_REG32(SPIx->DR, ((const uint16_t *)pvTxBuf)[u32Count]); + } else { + /* SPI_DATA_SIZE_20BIT ~ SPI_DATA_SIZE_32BIT */ + WRITE_REG32(SPIx->DR, ((const uint32_t *)pvTxBuf)[u32Count]); + } + + /* Wait TX buffer empty. */ + i32Ret = SPI_WaitStatus(SPIx, SPI_FLAG_TX_BUF_EMPTY, SPI_FLAG_TX_BUF_EMPTY, u32Timeout); + if (i32Ret != LL_OK) { + break; + } + u32Count++; + } + if (i32Ret == LL_OK) { + i32Ret = SPI_WaitStatus(SPIx, SPI_FLAG_IDLE, 0UL, u32Timeout); + } + + return i32Ret; +} + +/** + * @} + */ + +/** + * @defgroup SPI_Global_Functions SPI Global Functions + * @{ + */ + +/** + * @brief Initializes the SPI peripheral according to the specified parameters + * in the structure stc_spi_init. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pstcSpiInit Pointer to a stc_spi_init_t structure that contains + * the configuration information for the SPI. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_INVD_PARAM: pstcSpiInit == NULL or configuration parameter error. + */ + +int32_t SPI_Init(CM_SPI_TypeDef *SPIx, const stc_spi_init_t *pstcSpiInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + + if (NULL != pstcSpiInit) { + DDL_ASSERT(IS_SPI_WIRE_MD(pstcSpiInit->u32WireMode)); + DDL_ASSERT(IS_SPI_TRANS_MD(pstcSpiInit->u32TransMode)); + DDL_ASSERT(IS_SPI_MASTER_SLAVE(pstcSpiInit->u32MasterSlave)); + DDL_ASSERT(IS_SPI_MD_FAULT_DETECT_CMD(pstcSpiInit->u32ModeFaultDetect)); + DDL_ASSERT(IS_SPI_PARITY_CHECK(pstcSpiInit->u32Parity)); + DDL_ASSERT(IS_SPI_SPI_MD(pstcSpiInit->u32SpiMode)); + DDL_ASSERT(IS_SPI_BIT_RATE_DIV(pstcSpiInit->u32BaudRatePrescaler)); + DDL_ASSERT(IS_SPI_DATA_SIZE(pstcSpiInit->u32DataBits)); + DDL_ASSERT(IS_SPI_FIRST_BIT(pstcSpiInit->u32FirstBit)); + DDL_ASSERT(IS_SPI_SUSPD_MD_STD(pstcSpiInit->u32SuspendMode)); + DDL_ASSERT(IS_SPI_DATA_FRAME(pstcSpiInit->u32FrameLevel)); + + /* Configuration parameter check */ + if ((SPI_MASTER == pstcSpiInit->u32MasterSlave) && (SPI_MD_FAULT_DETECT_ENABLE == pstcSpiInit->u32ModeFaultDetect)) { + /* pstcSpiInit->u32ModeFaultDetect can not be SPI_MD_FAULT_DETECT_ENABLE in master mode */ + } else if ((SPI_3_WIRE == pstcSpiInit->u32WireMode) && (SPI_SLAVE == pstcSpiInit->u32MasterSlave) + && ((SPI_MD_0 == pstcSpiInit->u32SpiMode) || (SPI_MD_2 == pstcSpiInit->u32SpiMode))) { + /* SPI_3_WIRE can not support SPI_MD_0 and SPI_MD_2 */ + } else { + WRITE_REG32(SPIx->CR1, pstcSpiInit->u32WireMode | pstcSpiInit->u32TransMode | pstcSpiInit->u32MasterSlave + | pstcSpiInit->u32SuspendMode | pstcSpiInit->u32ModeFaultDetect | pstcSpiInit->u32Parity); + MODIFY_REG32(SPIx->CFG1, SPI_CFG1_FTHLV, pstcSpiInit->u32FrameLevel); + WRITE_REG32(SPIx->CFG2, pstcSpiInit->u32SpiMode | pstcSpiInit->u32BaudRatePrescaler | pstcSpiInit->u32DataBits + | pstcSpiInit->u32FirstBit); + i32Ret = LL_OK; + } + } + return i32Ret; +} + +/** + * @brief De-initializes the SPI peripheral. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @retval None + */ +void SPI_DeInit(CM_SPI_TypeDef *SPIx) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + + WRITE_REG32(SPIx->CR1, 0UL); + WRITE_REG32(SPIx->CFG1, SPI_CFG1_DEFAULT); + WRITE_REG32(SPIx->CFG2, SPI_CFG2_DEFAULT); + WRITE_REG32(SPIx->SR, SPI_SR_DEFAULT); +} + +/** + * @brief Set a default value for the SPI initialization structure. + * @param [in] pstcSpiInit Pointer to a stc_spi_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcSpiInit == NULL. + */ +int32_t SPI_StructInit(stc_spi_init_t *pstcSpiInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSpiInit) { + pstcSpiInit->u32WireMode = SPI_4_WIRE; + pstcSpiInit->u32TransMode = SPI_FULL_DUPLEX; + pstcSpiInit->u32MasterSlave = SPI_MASTER; + pstcSpiInit->u32ModeFaultDetect = SPI_MD_FAULT_DETECT_DISABLE; + pstcSpiInit->u32Parity = SPI_PARITY_INVD; + pstcSpiInit->u32SpiMode = SPI_MD_0; + pstcSpiInit->u32BaudRatePrescaler = SPI_BR_CLK_DIV8; + pstcSpiInit->u32DataBits = SPI_DATA_SIZE_8BIT; + pstcSpiInit->u32FirstBit = SPI_FIRST_MSB; + pstcSpiInit->u32SuspendMode = SPI_COM_SUSP_FUNC_OFF; + pstcSpiInit->u32FrameLevel = SPI_1_FRAME; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Enable or disable SPI interrupt. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32IntType SPI interrupt type. Can be one or any + * combination of the parameter @ref SPI_Int_Type_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SPI_IntCmd(CM_SPI_TypeDef *SPIx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_SPI_INT(u32IntType)); + + if (enNewState == ENABLE) { + SET_REG32_BIT(SPIx->CR1, u32IntType); + } else { + CLR_REG32_BIT(SPIx->CR1, u32IntType); + } +} + +/** + * @brief SPI function enable or disable. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SPI_Cmd(CM_SPI_TypeDef *SPIx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(SPIx->CR1, SPI_CR1_SPE); + } else { + CLR_REG32_BIT(SPIx->CR1, SPI_CR1_SPE); + } +} + +/** + * @brief Write SPI data register. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32Data The data will be written to the data register. + * @retval None. + */ +void SPI_WriteData(CM_SPI_TypeDef *SPIx, uint32_t u32Data) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + WRITE_REG32(SPIx->DR, u32Data); +} + +/** + * @brief Read SPI data register. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @retval uint32_t A 32-bit data of SPI data register. + */ +uint32_t SPI_ReadData(const CM_SPI_TypeDef *SPIx) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + + return READ_REG32(SPIx->DR); +} + +/** + * @brief SPI get status flag. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32Flag SPI state flag. Can be one or any + * combination of the parameter of @ref SPI_State_Flag_Define + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SPI_GetStatus(const CM_SPI_TypeDef *SPIx, uint32_t u32Flag) +{ + en_flag_status_t enFlag = RESET; + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_STD_FLAG(u32Flag)); + + if (0U != READ_REG32_BIT(SPIx->SR, u32Flag)) { + enFlag = SET; + } + + return enFlag; +} + +/** + * @brief SPI clear state flag. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32Flag SPI state flag. Can be one or any combination of the parameter below + * @arg SPI_FLAG_OVERLOAD + * @arg SPI_FLAG_MD_FAULT + * @arg SPI_FLAG_PARITY_ERR + * @arg SPI_FLAG_UNDERLOAD + * @retval None + */ +void SPI_ClearStatus(CM_SPI_TypeDef *SPIx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_CLR_STD_FLAG(u32Flag)); + + CLR_REG32_BIT(SPIx->SR, u32Flag); +} + +/** + * @brief SPI loopback function configuration. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32Mode Loopback mode. Can be one parameter @ref SPI_Loopback_Selection_Define + * @retval None + */ +void SPI_LoopbackModeConfig(CM_SPI_TypeDef *SPIx, uint32_t u32Mode) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_SPLPBK(u32Mode)); + + MODIFY_REG32(SPIx->CR1, SPI_CR1_SPLPBK | SPI_CR1_SPLPBK2, u32Mode); +} + +/** + * @brief SPI parity check error self diagnosis function enable or disable. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ + +void SPI_ParityCheckCmd(CM_SPI_TypeDef *SPIx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(SPIx->CR1, SPI_CR1_PATE); + } else { + CLR_REG32_BIT(SPIx->CR1, SPI_CR1_PATE); + } +} + +/** + * @brief SPI signals delay time configuration + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pstcDelayConfig Pointer to a stc_spi_delay_t structure that contains + * the configuration information for the SPI delay time. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_INVD_PARAM: pstcDelayConfig == NULL + */ +int32_t SPI_DelayTimeConfig(CM_SPI_TypeDef *SPIx, const stc_spi_delay_t *pstcDelayConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + + if (NULL != pstcDelayConfig) { + DDL_ASSERT(IS_SPI_INTERVAL_DELAY(pstcDelayConfig->u32IntervalDelay)); + DDL_ASSERT(IS_SPI_RELEASE_DELAY(pstcDelayConfig->u32ReleaseDelay)); + DDL_ASSERT(IS_SPI_SETUP_DELAY(pstcDelayConfig->u32SetupDelay)); + + /* Interval delay */ + if (SPI_INTERVAL_TIME_1SCK == pstcDelayConfig->u32IntervalDelay) { + CLR_REG32_BIT(SPIx->CFG2, SPI_CFG2_MIDIE); + CLR_REG32_BIT(SPIx->CFG1, SPI_CFG1_MIDI); + } else { + MODIFY_REG32(SPIx->CFG1, SPI_CFG1_MIDI, pstcDelayConfig->u32IntervalDelay); + SET_REG32_BIT(SPIx->CFG2, SPI_CFG2_MIDIE); + } + + /* SCK release delay */ + if (SPI_RELEASE_TIME_1SCK == pstcDelayConfig->u32ReleaseDelay) { + CLR_REG32_BIT(SPIx->CFG2, SPI_CFG2_MSSDLE); + CLR_REG32_BIT(SPIx->CFG1, SPI_CFG1_MSSDL); + } else { + SET_REG32_BIT(SPIx->CFG2, SPI_CFG2_MSSDLE); + MODIFY_REG32(SPIx->CFG1, SPI_CFG1_MSSDL, pstcDelayConfig->u32ReleaseDelay); + } + + /* Setup delay */ + if (SPI_SETUP_TIME_1SCK == pstcDelayConfig->u32SetupDelay) { + CLR_REG32_BIT(SPIx->CFG2, SPI_CFG2_MSSIE); + CLR_REG32_BIT(SPIx->CFG1, SPI_CFG1_MSSI); + } else { + SET_REG32_BIT(SPIx->CFG2, SPI_CFG2_MSSIE); + MODIFY_REG32(SPIx->CFG1, SPI_CFG1_MSSI, pstcDelayConfig->u32SetupDelay); + } + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set a default value for the SPI delay time configuration structure. + * @param [in] pstcDelayConfig Pointer to a stc_spi_delay_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcDelayConfig == NULL. + */ +int32_t SPI_DelayStructInit(stc_spi_delay_t *pstcDelayConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcDelayConfig) { + pstcDelayConfig->u32IntervalDelay = SPI_INTERVAL_TIME_1SCK; + pstcDelayConfig->u32ReleaseDelay = SPI_RELEASE_TIME_1SCK; + pstcDelayConfig->u32SetupDelay = SPI_SETUP_TIME_1SCK; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief SPI SS signal valid level configuration + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32SSPin Specify the SS pin @ref SPI_SS_Pin_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void SPI_SSValidLevelConfig(CM_SPI_TypeDef *SPIx, uint32_t u32SSPin, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_SS_PIN(u32SSPin)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(SPIx->CFG1, u32SSPin); + } else { + CLR_REG32_BIT(SPIx->CFG1, u32SSPin); + } +} + +/** + * @brief SPI valid SS signal configuration + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32SSPin Specify the SS pin @ref SPI_SS_Pin_Define + * @retval None + */ +void SPI_SSPinSelect(CM_SPI_TypeDef *SPIx, uint32_t u32SSPin) +{ + uint32_t u32RegConfig; + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_SS_PIN(u32SSPin)); + + switch (u32SSPin) { + case SPI_PIN_SS0: + u32RegConfig = SPI_SS0_VALID_CFG; + break; + case SPI_PIN_SS1: + u32RegConfig = SPI_SS1_VALID_CFG; + break; + case SPI_PIN_SS2: + u32RegConfig = SPI_SS2_VALID_CFG; + break; + case SPI_PIN_SS3: + u32RegConfig = SPI_SS3_VALID_CFG; + break; + + default: + u32RegConfig = SPI_SS0_VALID_CFG; + break; + } + MODIFY_REG32(SPIx->CFG2, SPI_CFG2_SSA, u32RegConfig); +} + +/** + * @brief SPI read buffer configuration + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] u32ReadBuf Target buffer for read operation @ref SPI_Read_Target_Buf_Define + * @retval None + */ +void SPI_ReadBufConfig(CM_SPI_TypeDef *SPIx, uint32_t u32ReadBuf) +{ + DDL_ASSERT(IS_VALID_SPI_UNIT(SPIx)); + DDL_ASSERT(IS_SPI_RD_TARGET_BUFF(u32ReadBuf)); + + MODIFY_REG32(SPIx->CFG1, SPI_CFG1_SPRDTD, u32ReadBuf); +} + +/** + * @brief SPI transmit data. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pvTxBuf The pointer to the buffer which contains the data to be sent. + * @param [in] u32TxLen The length of the data to be sent. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: SPI transmit timeout. + * - LL_ERR_INVD_PARAM: pvTxBuf == NULL or u32TxLen == 0U + * @note -No SS pin active and inactive operation in 3-wire mode. Add operations of SS pin depending on your application. + * -This function supports full duplex mode and send only mode. + */ +int32_t SPI_Trans(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, uint32_t u32TxLen, uint32_t u32Timeout) +{ + uint32_t u32Flags; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((pvTxBuf != NULL) && (u32TxLen != 0U)) { + u32Flags = READ_REG32_BIT(SPIx->CR1, SPI_CR1_TXMDS); + if (u32Flags == SPI_SEND_ONLY) { + /* Transmit data in send only mode. */ + i32Ret = SPI_Tx(SPIx, pvTxBuf, u32TxLen, u32Timeout); + } else { + /* Transmit data in full duplex mode. */ + i32Ret = SPI_TxRx(SPIx, pvTxBuf, NULL, u32TxLen, u32Timeout); + } + } + return i32Ret; +} + +/** + * @brief SPI receive data. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pvRxBuf The pointer to the buffer which the received data to be stored. + * @param [in] u32RxLen The length of the data to be received. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: SPI receive timeout. + * - LL_ERR_INVD_PARAM: pvRxBuf == NULL or u32RxLen == 0U + * @note -No SS pin active and inactive operation in 3-wire mode. Add operations of SS pin depending on your application. + * -This function only works in full duplex master mode. + */ +int32_t SPI_Receive(CM_SPI_TypeDef *SPIx, void *pvRxBuf, uint32_t u32RxLen, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((pvRxBuf != NULL) && (u32RxLen != 0U)) { + /* Receives data in full duplex master mode. */ + i32Ret = SPI_TxRx(SPIx, NULL, pvRxBuf, u32RxLen, u32Timeout); + } + return i32Ret; +} + +/** + * @brief SPI transmit and receive data. + * @param [in] SPIx SPI unit + * @arg CM_SPIx or CM_SPI + * @param [in] pvTxBuf The pointer to the buffer which contains the data to be sent. + * If this pointer is NULL and the pvRxBuf is NOT NULL, the MOSI output high + * and the the received data will be stored in the buffer pointed by pvRxBuf. + * @param [out] pvRxBuf The pointer to the buffer which the received data will be stored. + * This for full duplex transfer. + * @param [in] u32Len The length of the data(in byte or half word) to be sent and received. + * @param [in] u32Timeout Timeout value. + * @retval int32_t: + * - LL_OK: No errors occurred + * - LL_ERR_TIMEOUT: SPI transmit and receive timeout. + * - LL_ERR_INVD_PARAM: pvRxBuf == NULL or pvRxBuf == NULL or u32Len == 0U + * @note SPI receives data while sending data. Only works in full duplex master mode. + */ +int32_t SPI_TransReceive(CM_SPI_TypeDef *SPIx, const void *pvTxBuf, void *pvRxBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((pvTxBuf != NULL) && (pvRxBuf != NULL) && (u32Len != 0U)) { + /* Transmit and receive data in full duplex master mode. */ + i32Ret = SPI_TxRx(SPIx, pvTxBuf, pvRxBuf, u32Len, u32Timeout); + } + return i32Ret; +} +/** + * @} + */ + +#endif /* LL_SPI_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sram.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sram.c new file mode 100644 index 00000000..28b9b47d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_sram.c @@ -0,0 +1,307 @@ +/** + ******************************************************************************* + * @file hc32_ll_sram.c + * @brief This file provides firmware functions to manage the SRAM. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_sram.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_SRAM SRAM + * @brief SRAM Driver Library + * @{ + */ + +#if (LL_SRAM_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SRAM_Local_Macros SRAM Local Macros + * @{ + */ + +/** + * @defgroup SRAM_Configuration_Bits_Mask SRAM Configuration Bits Mask + * @{ + */ +#define SRAM_ECC_MD_MASK (SRAMC_CKCR_ECCMOD) +#define SRAM_CYCLE_MASK (0x00000007UL) +/** + * @} + */ + +/** + * @defgroup SRAM_Check_Parameters_Validity SRAM check parameters validity + * @{ + */ +#define IS_SRAM_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +#define IS_SRAM_ERR_MD(x) (((x) == SRAM_ERR_MD_NMI) || ((x) == SRAM_ERR_MD_RST)) + +#define IS_SRAM_WAIT_CYCLE(x) ((x) <= SRAM_WAIT_CYCLE7) + +#define IS_SRAM_SEL(x) IS_SRAM_BIT_MASK(x, SRAM_SRAM_ALL) + +#define IS_SRAM_ECC_SRAM(x) IS_SRAM_BIT_MASK(x, SRAM_ECC_SRAM4 | SRAM_ECC_SRAMB) + +#define IS_SRAM_FLAG(x) IS_SRAM_BIT_MASK(x, SRAM_FLAG_ALL) + +#define IS_SRAM_WTPR_UNLOCK() (CM_SRAMC->WTPR == SRAM_REG_UNLOCK_KEY) + +#define IS_SRAM_CKPR_UNLOCK() (CM_SRAMC->CKPR == SRAM_REG_UNLOCK_KEY) + +#define IS_SRAM_ECC_MD(x) \ +( ((x) == SRAM_ECC_MD_INVD) || \ + ((x) == SRAM_ECC_MD1) || \ + ((x) == SRAM_ECC_MD2) || \ + ((x) == SRAM_ECC_MD3)) + +/* Error injection */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup SRAM_Global_Functions SRAM Global Functions + * @{ + */ + +/** + * @brief Initializes SRAM. + * @param None + * @retval None + */ +void SRAM_Init(void) +{ + SET_REG32_BIT(CM_SRAMC->CKSR, SRAM_FLAG_ALL); +} + +/** + * @brief De-initializes SRAM. RESET the registers of SRAM. + * @param None + * @retval None + * @note Call SRAM_REG_Unlock to unlock registers WTCR and CKCR first. + */ +void SRAM_DeInit(void) +{ + /* Call SRAM_REG_Unlock to unlock register WTCR and CKCR. */ + DDL_ASSERT(IS_SRAM_WTPR_UNLOCK()); + DDL_ASSERT(IS_SRAM_CKPR_UNLOCK()); + + WRITE_REG32(CM_SRAMC->WTCR, 0U); + WRITE_REG32(CM_SRAMC->CKCR, 0U); + SET_REG32_BIT(CM_SRAMC->CKSR, SRAM_FLAG_ALL); +} + +/** + * @brief Specifies access wait cycle for SRAM. + * @param [in] u32SramSel The SRAM selection. + * This parameter can be values of @ref SRAM_Sel + * @param [in] u32WriteCycle The write access wait cycle for the specified SRAM + * This parameter can be a value of @ref SRAM_Access_Wait_Cycle + * @param [in] u32ReadCycle The read access wait cycle for the specified SRAM. + * This parameter can be a value of @ref SRAM_Access_Wait_Cycle + * @arg SRAM_WAIT_CYCLE0: Wait 0 CPU cycle. + * @arg SRAM_WAIT_CYCLE1: Wait 1 CPU cycle. + * @arg SRAM_WAIT_CYCLE2: Wait 2 CPU cycles. + * @arg SRAM_WAIT_CYCLE3: Wait 3 CPU cycles. + * @arg SRAM_WAIT_CYCLE4: Wait 4 CPU cycles. + * @arg SRAM_WAIT_CYCLE5: Wait 5 CPU cycles. + * @arg SRAM_WAIT_CYCLE6: Wait 6 CPU cycles. + * @arg SRAM_WAIT_CYCLE7: Wait 7 CPU cycles. + * @retval None + * @note Call SRAM_REG_Unlock to unlock register WTCR first. + */ +void SRAM_SetWaitCycle(uint32_t u32SramSel, uint32_t u32WriteCycle, uint32_t u32ReadCycle) +{ + uint8_t i = 0U; + uint8_t u8OfsWt; + uint8_t u8OfsRd; + + DDL_ASSERT(IS_SRAM_SEL(u32SramSel)); + DDL_ASSERT(IS_SRAM_WAIT_CYCLE(u32WriteCycle)); + DDL_ASSERT(IS_SRAM_WAIT_CYCLE(u32ReadCycle)); + DDL_ASSERT(IS_SRAM_WTPR_UNLOCK()); + + while (u32SramSel != 0UL) { + if ((u32SramSel & 0x1UL) != 0UL) { + u8OfsWt = i * 8U; + u8OfsRd = u8OfsWt + 4U; + MODIFY_REG32(CM_SRAMC->WTCR, + ((SRAM_CYCLE_MASK << u8OfsWt) | (SRAM_CYCLE_MASK << u8OfsRd)), + ((u32WriteCycle << u8OfsWt) | (u32ReadCycle << u8OfsRd))); + } + u32SramSel >>= 1U; + i++; + } +} + +/** + * @brief Specifies ECC mode. + * @param [in] u32SramSel The SRAM selection. This function is used to specify the + * ECC mode for members SRAM_ECC_XXXX of @ref SRAM_Sel + * @param [in] u32EccMode The ECC mode. + * This parameter can be a value of @ref SRAM_ECC_Mode + * @arg SRAM_ECC_MD_INVD: The ECC mode is invalid. + * @arg SRAM_ECC_MD1: When 1-bit error occurred: + * ECC error corrects. + * No 1-bit-error status flag setting, no interrupt or reset. + * When 2-bit error occurred: + * ECC error detects. + * 2-bit-error status flag sets and interrupt or reset occurred. + * @arg SRAM_ECC_MD2: When 1-bit error occurred: + * ECC error corrects. + * 1-bit-error status flag sets, no interrupt or reset. + * When 2-bit error occurred: + * ECC error detects. + * 2-bit-error status flag sets and interrupt or reset occurred. + * @arg SRAM_ECC_MD3: When 1-bit error occurred: + * ECC error corrects. + * 1-bit-error status flag sets and interrupt or reset occurred. + * When 2-bit error occurred: + * ECC error detects. + * 2-bit-error status flag sets and interrupt or reset occurred. + * @retval None + * @note Call SRAM_REG_Unlock to unlock register CKCR first. + */ +void SRAM_SetEccMode(uint32_t u32SramSel, uint32_t u32EccMode) +{ + DDL_ASSERT(IS_SRAM_ECC_SRAM(u32SramSel)); + DDL_ASSERT(IS_SRAM_ECC_MD(u32EccMode)); + DDL_ASSERT(IS_SRAM_CKPR_UNLOCK()); + + if ((u32SramSel & SRAM_SRAM4) != 0U) { + MODIFY_REG32(CM_SRAMC->CKCR, SRAM_ECC_MD_MASK, u32EccMode); + } + + if ((u32SramSel & SRAM_SRAMB) != 0U) { + MODIFY_REG32(CM_SRAMC->CKCR, SRAM_ECC_MD_MASK << 2U, u32EccMode << 2U); + } +} + +/** + * @brief Specifies the operation which is operated after check error occurred. + * @param [in] u32SramSel The SRAM selection. + * This parameter can be values of @ref SRAM_Sel + * @param [out] u32ErrMode The operation after check error occurred. + * This parameter can be a value of @ref SRAM_Err_Mode + * @arg SRAM_ERR_MD_NMI: Check error generates NMI(non-maskable interrupt). + * @arg SRAM_ERR_MD_RST: Check error generates system reset. + * @retval None + * @note Call SRAM_REG_Unlock to unlock register CKCR first. + */ +void SRAM_SetErrorMode(uint32_t u32SramSel, uint32_t u32ErrMode) +{ + DDL_ASSERT(IS_SRAM_SEL(u32SramSel)); + DDL_ASSERT(IS_SRAM_ERR_MD(u32ErrMode)); + DDL_ASSERT(IS_SRAM_CKPR_UNLOCK()); + + if ((u32SramSel & (SRAM_SRAM123 | SRAM_SRAMH)) != 0U) { + WRITE_REG32(bCM_SRAMC->CKCR_b.PYOAD, u32ErrMode); + } + + if ((u32SramSel & SRAM_SRAM4) != 0U) { + WRITE_REG32(bCM_SRAMC->CKCR_b.ECCOAD, u32ErrMode); + } + + if ((u32SramSel & SRAM_SRAMB) != 0U) { + WRITE_REG32(bCM_SRAMC->CKCR_b.BECCOAD, u32ErrMode); + } +} + +/** + * @brief Get the status of the specified flag of SRAM. + * @param [in] u32Flag The flag of SRAM. + * This parameter can be a value of @ref SRAM_Err_Status_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SRAM_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_SRAM_FLAG(u32Flag)); + if (READ_REG32_BIT(CM_SRAMC->CKSR, u32Flag) != 0U) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified flag of SRAM. + * @param [in] u32Flag The flag of SRAM. + * This parameter can be values of @ref SRAM_Err_Status_Flag + * @retval None + */ +void SRAM_ClearStatus(uint32_t u32Flag) +{ + DDL_ASSERT(IS_SRAM_FLAG(u32Flag)); + SET_REG32_BIT(CM_SRAMC->CKSR, u32Flag); +} + +/** + * @} + */ + +#endif /* LL_SRAM_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_swdt.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_swdt.c new file mode 100644 index 00000000..048acc0d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_swdt.c @@ -0,0 +1,256 @@ +/** + ******************************************************************************* + * @file hc32_ll_swdt.c + * @brief This file provides firmware functions to manage the Specialized Watch + * Dog Timer(SWDT). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_swdt.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_SWDT SWDT + * @brief Specialized Watch Dog Timer + * @{ + */ + +#if (LL_SWDT_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SWDT_Local_Macros SWDT Local Macros + * @{ + */ + +/* SWDT Refresh Key */ +#define SWDT_REFRESH_KEY_START (0x0123UL) +#define SWDT_REFRESH_KEY_END (0x3210UL) + +/* SWDT clear flag timeout(ms) */ +#define SWDT_CLR_FLAG_TIMEOUT (5UL) + +/* SWDT Registers Clear Mask */ +#define SWDT_CR_CLR_MASK (SWDT_CR_PERI | SWDT_CR_CKS | SWDT_CR_WDPT | \ + SWDT_CR_SLPOFF | SWDT_CR_ITS) + +/** + * @defgroup SWDT_Check_Parameters_Validity SWDT Check Parameters Validity + * @{ + */ + +#define IS_SWDT_CNT_PERIOD(x) \ +( ((x) == SWDT_CNT_PERIOD256) || \ + ((x) == SWDT_CNT_PERIOD4096) || \ + ((x) == SWDT_CNT_PERIOD16384) || \ + ((x) == SWDT_CNT_PERIOD65536)) + +#define IS_SWDT_CLK_DIV(x) \ +( ((x) == SWDT_CLK_DIV1) || \ + ((x) == SWDT_CLK_DIV16) || \ + ((x) == SWDT_CLK_DIV32) || \ + ((x) == SWDT_CLK_DIV64) || \ + ((x) == SWDT_CLK_DIV128) || \ + ((x) == SWDT_CLK_DIV256) || \ + ((x) == SWDT_CLK_DIV2048)) + +#define IS_SWDT_REFRESH_RANGE(x) \ +( ((x) == SWDT_RANGE_0TO100PCT) || \ + ((x) == SWDT_RANGE_0TO25PCT) || \ + ((x) == SWDT_RANGE_25TO50PCT) || \ + ((x) == SWDT_RANGE_0TO50PCT) || \ + ((x) == SWDT_RANGE_50TO75PCT) || \ + ((x) == SWDT_RANGE_0TO25PCT_50TO75PCT) || \ + ((x) == SWDT_RANGE_25TO75PCT) || \ + ((x) == SWDT_RANGE_0TO75PCT) || \ + ((x) == SWDT_RANGE_75TO100PCT) || \ + ((x) == SWDT_RANGE_0TO25PCT_75TO100PCT) || \ + ((x) == SWDT_RANGE_25TO50PCT_75TO100PCT) || \ + ((x) == SWDT_RANGE_0TO50PCT_75TO100PCT) || \ + ((x) == SWDT_RANGE_50TO100PCT) || \ + ((x) == SWDT_RANGE_0TO25PCT_50TO100PCT) || \ + ((x) == SWDT_RANGE_25TO100PCT)) + +#define IS_SWDT_LPM_CNT(x) \ +( ((x) == SWDT_LPM_CNT_CONTINUE) || \ + ((x) == SWDT_LPM_CNT_STOP)) + +#define IS_SWDT_EXP_TYPE(x) \ +( ((x) == SWDT_EXP_TYPE_INT) || \ + ((x) == SWDT_EXP_TYPE_RST)) + +#define IS_SWDT_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | SWDT_FLAG_ALL) == SWDT_FLAG_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @addtogroup SWDT_Global_Functions + * @{ + */ + +/** + * @brief Initializes SWDT. + * @param [in] pstcSwdtInit Pointer to a @ref stc_swdt_init_t structure + * @retval int32_t: + * - LL_OK: Initializes success + * - LL_ERR_INVD_PARAM: pstcSwdtInit == NULL + */ +int32_t SWDT_Init(const stc_swdt_init_t *pstcSwdtInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcSwdtInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_SWDT_CNT_PERIOD(pstcSwdtInit->u32CountPeriod)); + DDL_ASSERT(IS_SWDT_CLK_DIV(pstcSwdtInit->u32ClockDiv)); + DDL_ASSERT(IS_SWDT_REFRESH_RANGE(pstcSwdtInit->u32RefreshRange)); + DDL_ASSERT(IS_SWDT_LPM_CNT(pstcSwdtInit->u32LPMCount)); + DDL_ASSERT(IS_SWDT_EXP_TYPE(pstcSwdtInit->u32ExceptionType)); + + /* SWDT CR Configuration(Software Start Mode) */ + MODIFY_REG32(CM_SWDT->CR, SWDT_CR_CLR_MASK, + (pstcSwdtInit->u32CountPeriod | pstcSwdtInit->u32ClockDiv | + pstcSwdtInit->u32RefreshRange | pstcSwdtInit->u32LPMCount | + pstcSwdtInit->u32ExceptionType)); + } + + return i32Ret; +} + +/** + * @brief SWDT feed dog. + * @note In software startup mode, Start counter when refreshing for the first time. + * @param None + * @retval None + */ +void SWDT_FeedDog(void) +{ + WRITE_REG32(CM_SWDT->RR, SWDT_REFRESH_KEY_START); + WRITE_REG32(CM_SWDT->RR, SWDT_REFRESH_KEY_END); +} + +/** + * @brief Get SWDT flag status. + * @param [in] u32Flag SWDT flag type + * This parameter can be one or any combination of the following values: + * @arg SWDT_FLAG_UDF: Count underflow flag + * @arg SWDT_FLAG_REFRESH: Refresh error flag + * @arg SWDT_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t SWDT_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_SWDT_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_SWDT->SR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear SWDT flag. + * @param [in] u32Flag SWDT flag type + * This parameter can be one or any combination of the following values: + * @arg SWDT_FLAG_UDF: Count underflow flag + * @arg SWDT_FLAG_REFRESH: Refresh error flag + * @arg SWDT_FLAG_ALL: All of the above + * @retval int32_t: + * - LL_OK: Clear flag success + * - LL_ERR_TIMEOUT: Clear flag timeout + */ +int32_t SWDT_ClearStatus(uint32_t u32Flag) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* Check parameters */ + DDL_ASSERT(IS_SWDT_FLAG(u32Flag)); + + CLR_REG32_BIT(CM_SWDT->SR, u32Flag); + /* Waiting for FLAG bit clear */ + u32Count = SWDT_CLR_FLAG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32_BIT(CM_SWDT->SR, u32Flag)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_SWDT_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr0.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr0.c new file mode 100644 index 00000000..0cb858b1 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr0.c @@ -0,0 +1,626 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr0.c + * @brief This file provides firmware functions to manage the TMR0 + * (TMR0). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_tmr0.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TMR0 TMR0 + * @brief TMR0 Driver Library + * @{ + */ + +#if (LL_TMR0_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR0_Local_Macros TMR0 Local Macros + * @{ + */ +/* Max channel number */ +#define TMR0_CH_MAX (2UL) + +#define TMR0_CLK_SRC_MASK (TMR0_BCONR_SYNSA | TMR0_BCONR_SYNCLKA | TMR0_BCONR_ASYNCLKA) +#define TMR0_BCONR_CLR_MASK (TMR0_BCONR_CAPMDA | TMR0_BCONR_CKDIVA | TMR0_BCONR_HICPA | TMR0_CLK_SRC_MASK) + +/** + * @defgroup TMR0_Register_Address TMR0 Register Address + * @{ + */ +#define TMR0_CNTR_ADDR(__UNIT__, __CH__) (__IO uint32_t*)((uint32_t)(&((__UNIT__)->CNTAR)) + ((__CH__) << 2UL)) +#define TMR0_CMPR_ADDR(__UNIT__, __CH__) (__IO uint32_t*)((uint32_t)(&((__UNIT__)->CMPAR)) + ((__CH__) << 2UL)) +/** + * @} + */ +#define TMR0_CH_OFFSET(__CH__) ((__CH__) << 4U) + +/** + * @defgroup TMR0_Check_Parameters_Validity TMR0 Check Parameters Validity + * @{ + */ +#define IS_TMR0_UNIT(x) \ +( ((x) == CM_TMR0_1) || \ + ((x) == CM_TMR0_2)) + +#define IS_TMR0_CH(x) \ +( ((x) == TMR0_CH_A) || \ + ((x) == TMR0_CH_B)) + +#define IS_TMR0_CLK_SRC(x) \ +( ((x) == TMR0_CLK_SRC_INTERN_CLK) || \ + ((x) == TMR0_CLK_SRC_SPEC_EVT) || \ + ((x) == TMR0_CLK_SRC_LRC) || \ + ((x) == TMR0_CLK_SRC_XTAL32)) + +#define IS_TMR0_CLK_DIV(x) \ +( ((x) == TMR0_CLK_DIV1) || \ + ((x) == TMR0_CLK_DIV2) || \ + ((x) == TMR0_CLK_DIV4) || \ + ((x) == TMR0_CLK_DIV8) || \ + ((x) == TMR0_CLK_DIV16) || \ + ((x) == TMR0_CLK_DIV32) || \ + ((x) == TMR0_CLK_DIV64) || \ + ((x) == TMR0_CLK_DIV128) || \ + ((x) == TMR0_CLK_DIV256) || \ + ((x) == TMR0_CLK_DIV512) || \ + ((x) == TMR0_CLK_DIV1024)) + +#define IS_TMR0_FUNC(x) \ +( ((x) == TMR0_FUNC_CMP) || \ + ((x) == TMR0_FUNC_CAPT)) + +#define IS_TMR0_INT(x) \ +( ((x) != 0U) && \ + (((x) | TMR0_INT_ALL) == TMR0_INT_ALL)) + +#define IS_TMR0_FLAG(x) \ +( ((x) != 0U) && \ + (((x) | TMR0_FLAG_ALL) == TMR0_FLAG_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup TMR0_Global_Functions TMR0 Global Functions + * @{ + */ + +/** + * @brief De-Initialize TMR0 function + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @retval None + */ +void TMR0_DeInit(CM_TMR0_TypeDef *TMR0x) +{ + uint32_t u32Ch; + __IO uint32_t *CNTR; + __IO uint32_t *CMPR; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + + WRITE_REG32(TMR0x->BCONR, 0UL); + WRITE_REG32(TMR0x->STFLR, 0UL); + for (u32Ch = 0UL; u32Ch < TMR0_CH_MAX; u32Ch++) { + CNTR = TMR0_CNTR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CNTR, 0UL); + CMPR = TMR0_CMPR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CMPR, 0x0000FFFFUL); + } +} + +/** + * @brief Initialize TMR0 function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] pstcTmr0Init Pointer to a @ref stc_tmr0_init_t. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: pstcTmr0Init is NULL + */ +int32_t TMR0_Init(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, const stc_tmr0_init_t *pstcTmr0Init) +{ + __IO uint32_t *CNTR; + __IO uint32_t *CMPR; + int32_t i32Ret = LL_OK; + + if (NULL == pstcTmr0Init) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_TMR0_CLK_SRC(pstcTmr0Init->u32ClockSrc)); + DDL_ASSERT(IS_TMR0_CLK_DIV(pstcTmr0Init->u32ClockDiv)); + DDL_ASSERT(IS_TMR0_FUNC(pstcTmr0Init->u32Func)); + + CNTR = TMR0_CNTR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CNTR, 0UL); + CMPR = TMR0_CMPR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CMPR, pstcTmr0Init->u16CompareValue); + MODIFY_REG32(TMR0x->BCONR, (TMR0_BCONR_CLR_MASK << TMR0_CH_OFFSET(u32Ch)), + ((pstcTmr0Init->u32ClockSrc | pstcTmr0Init->u32ClockDiv | + pstcTmr0Init->u32Func) << TMR0_CH_OFFSET(u32Ch))); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr0_init_t to default values. + * @param [out] pstcTmr0Init Pointer to a @ref stc_tmr0_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR_INVD_PARAM: pstcTmr0Init is NULL + */ +int32_t TMR0_StructInit(stc_tmr0_init_t *pstcTmr0Init) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcTmr0Init) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcTmr0Init->u32ClockSrc = TMR0_CLK_SRC_INTERN_CLK; + pstcTmr0Init->u32ClockDiv = TMR0_CLK_DIV1; + pstcTmr0Init->u32Func = TMR0_FUNC_CMP; + pstcTmr0Init->u16CompareValue = 0xFFFFU; + } + return i32Ret; +} + +/** + * @brief Start TMR0. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @retval None + */ +void TMR0_Start(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + SET_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_CSTA << TMR0_CH_OFFSET(u32Ch))); +} + +/** + * @brief Stop TMR0. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @retval None + */ +void TMR0_Stop(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + CLR_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_CSTA << TMR0_CH_OFFSET(u32Ch))); +} + +/** + * @brief Set Tmr0 counter value. + * @note Setting the count requires stop tmr0. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] u16Value The data to write to the counter register + * @retval None + */ +void TMR0_SetCountValue(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint16_t u16Value) +{ + __IO uint32_t *CNTR; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + CNTR = TMR0_CNTR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CNTR, u16Value); +} + +/** + * @brief Get Tmr0 counter value. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @retval uint16_t The counter register data + */ +uint16_t TMR0_GetCountValue(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch) +{ + __IO uint32_t *CNTR; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + CNTR = TMR0_CNTR_ADDR(TMR0x, u32Ch); + return (uint16_t)READ_REG32(*CNTR); +} + +/** + * @brief Set Tmr0 compare value. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] u16Value The data to write to the compare register + * @retval None + */ +void TMR0_SetCompareValue(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint16_t u16Value) +{ + __IO uint32_t *CMPR; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + CMPR = TMR0_CMPR_ADDR(TMR0x, u32Ch); + WRITE_REG32(*CMPR, u16Value); +} + +/** + * @brief Get Tmr0 compare value. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @retval The compare register data + */ +uint16_t TMR0_GetCompareValue(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch) +{ + __IO uint32_t *CMPR; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + + CMPR = TMR0_CMPR_ADDR(TMR0x, u32Ch); + return (uint16_t)READ_REG32(*CMPR); +} + +/** + * @brief Set clock source. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] u32Src Specifies the clock source + * This parameter can be a value of the following: + * @arg @ref TMR0_Clock_Source + * @retval None + */ +void TMR0_SetClockSrc(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Src) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_TMR0_CLK_SRC(u32Src)); + + MODIFY_REG32(TMR0x->BCONR, (TMR0_CLK_SRC_MASK << TMR0_CH_OFFSET(u32Ch)), (u32Src << TMR0_CH_OFFSET(u32Ch))); +} + +/** + * @brief Set the division of clock. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] u32Div Specifies the clock source division + * This parameter can be a value of the following: + * @arg TMR0_CLK_DIV1: Clock source / 1 + * @arg TMR0_CLK_DIV2: Clock source / 2 + * @arg TMR0_CLK_DIV4: Clock source / 4 + * @arg TMR0_CLK_DIV8: Clock source / 8 + * @arg TMR0_CLK_DIV16: Clock source / 16 + * @arg TMR0_CLK_DIV32: Clock source / 32 + * @arg TMR0_CLK_DIV64: Clock source / 64 + * @arg TMR0_CLK_DIV128: Clock source / 128 + * @arg TMR0_CLK_DIV256: Clock source / 256 + * @arg TMR0_CLK_DIV512: Clock source / 512 + * @arg TMR0_CLK_DIV1024: Clock source / 1024 + * @retval None. + */ +void TMR0_SetClockDiv(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Div) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_TMR0_CLK_DIV(u32Div)); + + MODIFY_REG32(TMR0x->BCONR, (TMR0_BCONR_CKDIVA << TMR0_CH_OFFSET(u32Ch)), (u32Div << TMR0_CH_OFFSET(u32Ch))); +} + +/** + * @brief Set Tmr0 Function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] u32Func Select TMR0 function + * This parameter can be a value of the following: + * @arg TMR0_FUNC_CMP: Select the Compare function for TMR0 + * @arg TMR0_FUNC_CAPT: Select the Capture function for TMR0 + * @retval None + */ +void TMR0_SetFunc(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, uint32_t u32Func) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_TMR0_FUNC(u32Func)); + + MODIFY_REG32(TMR0x->BCONR, ((TMR0_BCONR_CAPMDA | TMR0_BCONR_HICPA) << TMR0_CH_OFFSET(u32Ch)), + (u32Func << TMR0_CH_OFFSET(u32Ch))); +} + +/** + * @brief Enable or disable HardWare trigger capture function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR0_HWCaptureCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HICPA << TMR0_CH_OFFSET(u32Ch))); + } else { + CLR_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HICPA << TMR0_CH_OFFSET(u32Ch))); + } +} + +/** + * @brief Enable or disable HardWare trigger start function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR0_HWStartCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HSTAA << TMR0_CH_OFFSET(u32Ch))); + } else { + CLR_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HSTAA << TMR0_CH_OFFSET(u32Ch))); + } +} + +/** + * @brief Enable or disable HardWare trigger stop function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR0_HWStopCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HSTPA << TMR0_CH_OFFSET(u32Ch))); + } else { + CLR_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HSTPA << TMR0_CH_OFFSET(u32Ch))); + } +} + +/** + * @brief Enable or disable HardWare trigger clear function. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Ch TMR0 channel + * This parameter can be one of the following values: + * @arg @ref TMR0_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR0_HWClearCondCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HCLEA << TMR0_CH_OFFSET(u32Ch))); + } else { + CLR_REG32_BIT(TMR0x->BCONR, (TMR0_BCONR_HCLEA << TMR0_CH_OFFSET(u32Ch))); + } +} + +/** + * @brief Enable or disable specified Tmr0 interrupt. + * @note The comparison matching interrupt of channel 'TMR0_INT_CMP_A' in unit 'CM_TMR0_1' of 'HC32F460,HC32F451,HC32F452'. + * is only available in asynchronous counting mode. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32IntType TMR0 interrupt type + * This parameter can be any combination value of the following values: + * @arg @ref TMR0_Interrupt. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR0_IntCmd(CM_TMR0_TypeDef *TMR0x, uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (DISABLE != enNewState) { + SET_REG32_BIT(TMR0x->BCONR, u32IntType); + } else { + CLR_REG32_BIT(TMR0x->BCONR, u32IntType); + } +} + +/** + * @brief Get Tmr0 status. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Flag TMR0 flag type + * This parameter can be any combination value of the following values: + * @arg @ref TMR0_FLAG + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t TMR0_GetStatus(const CM_TMR0_TypeDef *TMR0x, uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(TMR0x->STFLR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear Tmr0 status. + * @param [in] TMR0x Pointer to TMR0 unit instance + * This parameter can be one of the following values: + * @arg CM_TMR0 or CM_TMR0_x: TMR0 unit instance + * @param [in] u32Flag TMR0 flag type + * This parameter can be any combination value of the following values: + * @arg @ref TMR0_FLAG + * @retval None + */ +void TMR0_ClearStatus(CM_TMR0_TypeDef *TMR0x, uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_TMR0_UNIT(TMR0x)); + DDL_ASSERT(IS_TMR0_FLAG(u32Flag)); + + CLR_REG32_BIT(TMR0x->STFLR, u32Flag); +} + +/** + * @} + */ + +#endif /* LL_TMR0_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr2.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr2.c new file mode 100644 index 00000000..62f35cce --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr2.c @@ -0,0 +1,810 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr2.c + * @brief This file provides firmware functions to manage the TMR2(Timer2). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_tmr2.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TMR2 TMR2 + * @brief TMR2 Driver Library + * @{ + */ +#if (LL_TMR2_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR2_Local_Macros TMR2 Local Macros + * @{ + */ + +/** + * @defgroup TMR2_Configuration_Bit_Mask TMR2 Configuration Bit Mask + * @{ + */ +#define TMR2_BCONR_INIT_MASK (TMR2_BCONR_CAPMDA | TMR2_BCONR_SYNSA | TMR2_BCONR_SYNCLKA | \ + TMR2_BCONR_ASYNCLKA | TMR2_BCONR_CKDIVA | TMR2_BCONR_SYNCLKAT) +#define TMR2_BCONR_CLK_CFG_MASK (TMR2_BCONR_SYNSA | TMR2_BCONR_SYNCLKA | \ + TMR2_BCONR_ASYNCLKA | TMR2_BCONR_SYNCLKAT) + +#define TMR2_PWM_POLARITY_MASK (TMR2_PCONR_STACA | TMR2_PCONR_STPCA | TMR2_PCONR_CMPCA) +#define TMR2_FILTER_CLK_DIV_MASK (TMR2_PCONR_NOFICKA) +/** + * @} + */ + +/** + * @defgroup TMR2_Channel_Cfg_Bit_Field_Offset TMR2 Channel Configuration Bit Field Offset + * @{ + */ +#define TMR2_CH_OFFSET (16U) + +#define TMR2_PWM_POLARITY_OFFSET (2U) + +/** + * @} + */ + +/** + * @defgroup TMR2_Check_Parameters_Validity TMR2 check parameters validity + * @{ + */ +#define IS_TMR2_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +/* Unit and channel */ +#define IS_TMR2_UNIT(x) \ +( ((x) == CM_TMR2_1) || \ + ((x) == CM_TMR2_2) || \ + ((x) == CM_TMR2_3) || \ + ((x) == CM_TMR2_4)) + +#define IS_TMR2_CH(x) ((x) <= TMR2_CH_B) + +#define IS_TMR2_FUNC(x) (((x) == TMR2_FUNC_CMP) || ((x) == TMR2_FUNC_CAPT)) + +/* Clock source */ +#define IS_TMR2_CLK_SRC(x) \ +( ((x) == TMR2_CLK_PCLK1) || \ + ((x) == TMR2_CLK_TRIG_RISING) || \ + ((x) == TMR2_CLK_TRIG_FALLING) || \ + ((x) == TMR2_CLK_EVT) || \ + ((x) == TMR2_CLK_TMR6_OVF) || \ + ((x) == TMR2_CLK_TMR6_UDF) || \ + ((x) == TMR2_CLK_TMR6_OVF_UDF) || \ + ((x) == TMR2_CLK_LRC) || \ + ((x) == TMR2_CLK_XTAL32) || \ + ((x) == TMR2_CLK_PIN_CLK)) + +#define IS_TMR2_CLK_DIV(x) \ +( ((x) == TMR2_CLK_DIV1) || \ + ((x) == TMR2_CLK_DIV2) || \ + ((x) == TMR2_CLK_DIV4) || \ + ((x) == TMR2_CLK_DIV8) || \ + ((x) == TMR2_CLK_DIV16) || \ + ((x) == TMR2_CLK_DIV32) || \ + ((x) == TMR2_CLK_DIV64) || \ + ((x) == TMR2_CLK_DIV128) || \ + ((x) == TMR2_CLK_DIV256) || \ + ((x) == TMR2_CLK_DIV512) || \ + ((x) == TMR2_CLK_DIV1024)) + +#define IS_TMR2_INT(x) IS_TMR2_BIT_MASK((x), TMR2_INT_ALL) + +#define IS_TMR2_FLAG(x) IS_TMR2_BIT_MASK((x), TMR2_FLAG_ALL) + +#define IS_TMR2_PWM_START_POLARITY(x) \ +( ((x) == TMR2_PWM_LOW) || \ + ((x) == TMR2_PWM_HIGH) || \ + ((x) == TMR2_PWM_HOLD)) + +#define IS_TMR2_PWM_STOP_POLARITY(x) \ +( ((x) == TMR2_PWM_LOW) || \ + ((x) == TMR2_PWM_HIGH) || \ + ((x) == TMR2_PWM_HOLD)) + +#define IS_TMR2_PWM_MATCH_CMP_POLARITY(x) \ +( ((x) == TMR2_PWM_LOW) || \ + ((x) == TMR2_PWM_HIGH) || \ + ((x) == TMR2_PWM_HOLD) || \ + ((x) == TMR2_PWM_INVT)) + +#define IS_TMR2_PWM_POLARITY(st, pol) \ +( (((st) == TMR2_CNT_STAT_START) && IS_TMR2_PWM_START_POLARITY(pol)) || \ + (((st) == TMR2_CNT_STAT_STOP) && IS_TMR2_PWM_STOP_POLARITY(pol)) || \ + (((st) == TMR2_CNT_STAT_MATCH_CMP) && IS_TMR2_PWM_MATCH_CMP_POLARITY(pol))) + +#define IS_TMR2_START_COND(x) IS_TMR2_BIT_MASK((x), TMR2_START_COND_ALL) + +#define IS_TMR2_STOP_COND(x) IS_TMR2_BIT_MASK((x), TMR2_STOP_COND_ALL) + +#define IS_TMR2_CLR_COND(x) IS_TMR2_BIT_MASK((x), TMR2_CLR_COND_ALL) + +#define IS_TMR2_CAPT_COND(x) IS_TMR2_BIT_MASK((x), TMR2_CAPT_COND_ALL) + +#define IS_TMR2_FILTER_CLK_DIV(x) \ +( ((x) == TMR2_FILTER_CLK_DIV1) || \ + ((x) == TMR2_FILTER_CLK_DIV4) || \ + ((x) == TMR2_FILTER_CLK_DIV16) || \ + ((x) == TMR2_FILTER_CLK_DIV64)) + +#define IS_TMR2_VALID_VAL(x) ((x) <= 0xFFFFUL) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup TMR2_Global_Functions TMR2 Global Functions + * @{ + */ + +/** + * @brief Initializes the specified TMR2 channel according to the specified parameters + * in the structure stc_tmr2_init_t + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] pstcTmr2Init Pointer to a stc_tmr2_init_t structure value that + * contains the configuration information for the TMR2 channel. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTmr2Init == NULL. + */ +int32_t TMR2_Init(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, const stc_tmr2_init_t *pstcTmr2Init) +{ + uint32_t u32Tmp; + int32_t i32Ret = LL_ERR_INVD_PARAM; + __IO uint32_t *reg32CMPR; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + if (pstcTmr2Init != NULL) { + DDL_ASSERT(IS_TMR2_CLK_SRC(pstcTmr2Init->u32ClockSrc)); + DDL_ASSERT(IS_TMR2_CLK_DIV(pstcTmr2Init->u32ClockDiv)); + DDL_ASSERT(IS_TMR2_FUNC(pstcTmr2Init->u32Func)); + DDL_ASSERT(IS_TMR2_VALID_VAL(pstcTmr2Init->u32CompareValue)); + + u32Tmp = pstcTmr2Init->u32Func | pstcTmr2Init->u32ClockSrc | + pstcTmr2Init->u32ClockDiv; + reg32CMPR = (__IO uint32_t *)((uint32_t)&TMR2x->CMPAR); + WRITE_REG32(reg32CMPR[u32Ch], pstcTmr2Init->u32CompareValue); + /* Channel bit filed offset. */ + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->BCONR, (TMR2_BCONR_INIT_MASK << u32Ch), (u32Tmp << u32Ch)); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set a default value for TMR2 initialization structure. + * @param [in] pstcTmr2Init Pointer to a stc_tmr2_init_t structure that + * contains configuration information. + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_INVD_PARAM: pstcTmr2Init == NULL. + */ +int32_t TMR2_StructInit(stc_tmr2_init_t *pstcTmr2Init) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcTmr2Init != NULL) { + pstcTmr2Init->u32ClockSrc = TMR2_CLK_PCLK1; + pstcTmr2Init->u32ClockDiv = TMR2_CLK_DIV1; + pstcTmr2Init->u32Func = TMR2_FUNC_CMP; + pstcTmr2Init->u32CompareValue = 0xFFFFUL; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-initializes the specified TMR2 unit. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @retval None + */ +void TMR2_DeInit(CM_TMR2_TypeDef *TMR2x) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + + TMR2_Stop(TMR2x, TMR2_CH_A); + TMR2_Stop(TMR2x, TMR2_CH_B); + WRITE_REG32(TMR2x->CMPBR, 0xFFFFU); + CLR_REG32(TMR2x->CNTBR); + CLR_REG32(TMR2x->CNTAR); + CLR_REG32(TMR2x->BCONR); + CLR_REG32(TMR2x->ICONR); + CLR_REG32(TMR2x->PCONR); + CLR_REG32(TMR2x->HCONR); + CLR_REG32(TMR2x->STFLR); + WRITE_REG32(TMR2x->CMPAR, 0xFFFFU); +} + +/** + * @brief Specifies the function mode for the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Func Function mode. + * This parameter can be a value of @ref TMR2_Function + * @arg TMR2_FUNC_CMP: The function of TMR2 channel is ouput compare. + * @arg TMR2_FUNC_CAPT: The function of TMR2 channel is input capture. + * @retval None + */ +void TMR2_SetFunc(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Func) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_FUNC(u32Func)); + + /* Channel bit filed offset. */ + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->BCONR, (TMR2_BCONR_CAPMDA << u32Ch), (u32Func << u32Ch)); +} + +/** + * @brief Specifies the clock source for the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Src Clock source. + * This parameter can be a value of @ref TMR2_Clock_Source + * @retval None + */ +void TMR2_SetClockSrc(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Src) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_CLK_SRC(u32Src)); + + /* Channel bit filed offset. */ + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->BCONR, (TMR2_BCONR_CLK_CFG_MASK << u32Ch), (u32Src << u32Ch)); +} + +/** + * @brief Specifies the clock divider for the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Div Clock divider. + * This parameter can be a value of @ref TMR2_Clock_Divider + * @retval None + */ +void TMR2_SetClockDiv(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Div) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_CLK_DIV(u32Div)); + + /* Channel bit filed offset. */ + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->BCONR, (TMR2_BCONR_CKDIVA << u32Ch), (u32Div << u32Ch)); +} + +/** + * @brief Set a default value for the TMR2 output compare configuration structure. + * @param [in] pstPwmInit Pointer to a stc_tmr2_pwm_init_t structure value that + * contains the configuration information for the TMR2 PWM. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTmr2Init == NULL. + */ +int32_t TMR2_PWM_StructInit(stc_tmr2_pwm_init_t *pstPwmInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstPwmInit != NULL) { + pstPwmInit->u32StartPolarity = TMR2_PWM_HIGH; + pstPwmInit->u32StopPolarity = TMR2_PWM_LOW; + pstPwmInit->u32CompareMatchPolarity = TMR2_PWM_INVT; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Configures the PWM of the specified TMR2 channel + * according to the specified parameters in the structure @ref stc_tmr2_pwm_init_t + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] pstPwmInit Pointer to a @ref stc_tmr2_pwm_init_t structure value that + * contains the configuration information for the TMR2 PWM. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTmr2Init == NULL. + */ +int32_t TMR2_PWM_Init(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, const stc_tmr2_pwm_init_t *pstPwmInit) +{ + uint32_t u32Tmp; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + if (pstPwmInit != NULL) { + DDL_ASSERT(IS_TMR2_PWM_START_POLARITY(pstPwmInit->u32StartPolarity)); + DDL_ASSERT(IS_TMR2_PWM_STOP_POLARITY(pstPwmInit->u32StopPolarity)); + DDL_ASSERT(IS_TMR2_PWM_MATCH_CMP_POLARITY(pstPwmInit->u32CompareMatchPolarity)); + /* Configures PWM polarity. */ + u32Tmp = (pstPwmInit->u32StartPolarity << TMR2_PCONR_STACA_POS) | \ + (pstPwmInit->u32StopPolarity << TMR2_PCONR_STPCA_POS) | \ + (pstPwmInit->u32CompareMatchPolarity << TMR2_PCONR_CMPCA_POS); + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->PCONR, (TMR2_PWM_POLARITY_MASK << u32Ch), (u32Tmp << u32Ch)); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Enable or disable PWM output of the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_PWM_OutputCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + uint32_t u32PCONRAddr; + uint8_t au8EnPos[] = {TMR2_PCONR_OUTENA_POS, TMR2_PCONR_OUTENB_POS}; + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32PCONRAddr = (uint32_t)&TMR2x->PCONR; + WRITE_REG32(PERIPH_BIT_BAND(u32PCONRAddr, au8EnPos[u32Ch]), enNewState); +} + +/** + * @brief Enable or disable the specified hardware capture condition. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Cond Hardware capture condition. + * This parameter can be a value of @ref TMR2_Capture_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_HWCaptureCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_CAPT_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Cond <<= (u32Ch * TMR2_CH_OFFSET); + + if (enNewState == ENABLE) { + SET_REG32_BIT(TMR2x->HCONR, u32Cond); + } else { + CLR_REG32_BIT(TMR2x->HCONR, u32Cond); + } +} + +/** + * @brief Enable or disable the specified hardware start condition. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Cond Hardware start condition. + * This parameter can be a value of @ref TMR2_Start_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_HWStartCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_START_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Cond <<= (u32Ch * TMR2_CH_OFFSET); + + if (enNewState == ENABLE) { + SET_REG32_BIT(TMR2x->HCONR, u32Cond); + } else { + CLR_REG32_BIT(TMR2x->HCONR, u32Cond); + } +} + +/** + * @brief Enable or disable the specified hardware stop condition. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Cond Hardware stop condition. + * This parameter can be a value of @ref TMR2_Stop_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_HWStopCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_STOP_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Cond <<= (u32Ch * TMR2_CH_OFFSET); + + if (enNewState == ENABLE) { + SET_REG32_BIT(TMR2x->HCONR, u32Cond); + } else { + CLR_REG32_BIT(TMR2x->HCONR, u32Cond); + } +} + +/** + * @brief Enable or disable the specified hardware clear condition. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Cond Hardware clear condition. + * This parameter can be a value of @ref TMR2_Clear_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_HWClearCondCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_CLR_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Cond <<= (u32Ch * TMR2_CH_OFFSET); + + if (enNewState == ENABLE) { + SET_REG32_BIT(TMR2x->HCONR, u32Cond); + } else { + CLR_REG32_BIT(TMR2x->HCONR, u32Cond); + } +} + +/** + * @brief Specifies the clock divider of filter. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Div The clock source divider of the filter. + * This parameter can be a value of @ref TMR2_Filter_Clock_Divider + * @arg TMR2_FILTER_CLK_DIV1: The filter clock is the clock of timer2 / 1. + * @arg TMR2_FILTER_CLK_DIV4: The filter clock is the clock of timer2 / 4. + * @arg TMR2_FILTER_CLK_DIV16: The filter clock is the clock of timer2 / 16. + * @arg TMR2_FILTER_CLK_DIV64: The filter clock is the clock of timer2 / 64. + * @retval None + */ +void TMR2_SetFilterClockDiv(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Div) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_FILTER_CLK_DIV(u32Div)); + + u32Ch *= TMR2_CH_OFFSET; + MODIFY_REG32(TMR2x->PCONR, TMR2_FILTER_CLK_DIV_MASK << u32Ch, u32Div << u32Ch); +} + +/** + * @brief Enable or disable the filter of the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_FilterCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + uint32_t u32PCONRAddr; + uint8_t au8EnPos[] = {TMR2_PCONR_NOFIENA_POS, TMR2_PCONR_NOFIENB_POS}; + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32PCONRAddr = (uint32_t)&TMR2x->PCONR; + WRITE_REG32(PERIPH_BIT_BAND(u32PCONRAddr, au8EnPos[u32Ch]), enNewState); +} + +/** + * @brief Enable or disable the interrupt of the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32IntType The interrupt type. + * This parameter can be values of @ref TMR2_Interrupt_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR2_IntCmd(CM_TMR2_TypeDef *TMR2x, uint32_t u32IntType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG32_BIT(TMR2x->ICONR, u32IntType); + } else { + CLR_REG32_BIT(TMR2x->ICONR, u32IntType); + } +} + +/** + * @brief Start the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @retval None + */ +void TMR2_Start(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + SET_REG32_BIT(TMR2x->BCONR, TMR2_BCONR_CSTA << (u32Ch * TMR2_CH_OFFSET)); +} + +/** + * @brief Stop the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @retval None + */ +void TMR2_Stop(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + CLR_REG32_BIT(TMR2x->BCONR, TMR2_BCONR_CSTA << (u32Ch * TMR2_CH_OFFSET)); +} + +/** + * @brief Get the status of the specified TMR2 flag. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Flag TMR2 status flag. + * This parameter can be values of @ref TMR2_Status_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t TMR2_GetStatus(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Flag) +{ + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_FLAG(u32Flag)); + + if (READ_REG32_BIT(TMR2x->STFLR, u32Flag) != 0U) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified TMR2 flag. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Flag TMR2 status flag. + * This parameter can be values of @ref TMR2_Status_Flag + * @retval None + */ +void TMR2_ClearStatus(CM_TMR2_TypeDef *TMR2x, uint32_t u32Flag) +{ + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_FLAG(u32Flag)); + CLR_REG32_BIT(TMR2x->STFLR, u32Flag); +} + +/** + * @brief Set compare value for the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch The TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Value The compare reference value of the specified TMR2 channel. + * This parameter can be a number between 0U and 0xFFFFU, inclusive. + * @retval None + */ +void TMR2_SetCompareValue(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Value) +{ + __IO uint32_t *reg32CMPR; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_VALID_VAL(u32Value)); + + reg32CMPR = (__IO uint32_t *)((uint32_t)&TMR2x->CMPAR); + WRITE_REG32(reg32CMPR[u32Ch], u32Value); +} + +/** + * @brief Get compare value of the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch The TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @retval The compare value of the specified TMR2 channel. A number between 0U and 0xFFFFU, inclusive. + */ +uint32_t TMR2_GetCompareValue(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch) +{ + __IO uint32_t *reg32CMPR; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + reg32CMPR = (__IO uint32_t *)((uint32_t)&TMR2x->CMPAR); + return reg32CMPR[u32Ch]; +} + +/** + * @brief Set counter value for the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch The TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @param [in] u32Value The counter value for the specified TMR2 channel. + * This parameter can be a number between 0U and 0xFFFFU, inclusive. + * @retval None + */ +void TMR2_SetCountValue(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint32_t u32Value) +{ + __IO uint32_t *reg32CNTR; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_VALID_VAL(u32Value)); + + reg32CNTR = (__IO uint32_t *)((uint32_t)&TMR2x->CNTAR); + WRITE_REG32(reg32CNTR[u32Ch], u32Value); +} + +/** + * @brief Get counter value of the specified TMR2 channel. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch The TMR2 channel. + * This parameter can be a value of @ref TMR2_Channel + * @retval The counter value of the specified TMR2 channel. A number between 0U and 0xFFFFU, inclusive. + */ +uint32_t TMR2_GetCountValue(const CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch) +{ + __IO uint32_t *reg32CNTR; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + + reg32CNTR = (__IO uint32_t *)((uint32_t)&TMR2x->CNTAR); + return reg32CNTR[u32Ch]; +} + +/** + * @brief Specifies the ouput polarity of the PWM at the specified state of counter. + * @param [in] TMR2x Pointer to TMR2 instance register base. + * This parameter can be a value of the following: + * @arg CM_TMR2_x or CM_TMR2 + * @param [in] u32Ch TMR2 channel. + * This parameter can be a value @ref TMR2_Channel + * @param [in] u8CountState TMR2 counter state. + * This parameter can be a value @ref TMR2_Counter_State + * @param [in] u32Polarity The polarity of PWM. + * This parameter can be a value @ref TMR2_PWM_Polarity + * @retval None + */ +void TMR2_PWM_SetPolarity(CM_TMR2_TypeDef *TMR2x, uint32_t u32Ch, uint8_t u8CountState, uint32_t u32Polarity) +{ + uint32_t u32PolarityPos; + + DDL_ASSERT(IS_TMR2_UNIT(TMR2x)); + DDL_ASSERT(IS_TMR2_CH(u32Ch)); + DDL_ASSERT(IS_TMR2_PWM_POLARITY(u8CountState, u32Polarity)); + + u32PolarityPos = ((uint32_t)u8CountState * TMR2_PWM_POLARITY_OFFSET) + (u32Ch * TMR2_CH_OFFSET); + MODIFY_REG32(TMR2x->PCONR, TMR2_PCONR_STACA << u32PolarityPos, u32Polarity << u32PolarityPos); +} + +/** + * @} + */ + +#endif /* LL_TMR2_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr4.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr4.c new file mode 100644 index 00000000..1da47994 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr4.c @@ -0,0 +1,2306 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr4.c + * @brief This file provides firmware functions to manage the TMR4(Timer4) + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_tmr4.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TMR4 TMR4 + * @brief TMR4 Driver Library + * @{ + */ + +#if (LL_TMR4_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR4_Local_Macros TMR4 Local Macros + * @{ + */ + +/** + * @defgroup TMR4_Check_Parameters_Validity TMR4 Check Parameters Validity + * @{ + */ +#define IS_TMR4_UNIT(x) \ +( ((x) == CM_TMR4_1) || \ + ((x) == CM_TMR4_2) || \ + ((x) == CM_TMR4_3)) + +#define IS_TMR4_CLK_DIV(x) \ +( ((x) == TMR4_CLK_DIV1) || \ + ((x) == TMR4_CLK_DIV2) || \ + ((x) == TMR4_CLK_DIV4) || \ + ((x) == TMR4_CLK_DIV8) || \ + ((x) == TMR4_CLK_DIV16) || \ + ((x) == TMR4_CLK_DIV32) || \ + ((x) == TMR4_CLK_DIV64) || \ + ((x) == TMR4_CLK_DIV128) || \ + ((x) == TMR4_CLK_DIV256) || \ + ((x) == TMR4_CLK_DIV512) || \ + ((x) == TMR4_CLK_DIV1024)) + +#define IS_TMR4_MD(x) \ +( ((x) == TMR4_MD_SAWTOOTH) || \ + ((x) == TMR4_MD_TRIANGLE)) + +#define IS_TMR4_CLK_SRC(x) \ +( ((x) == TMR4_CLK_SRC_INTERNCLK) || \ + ((x) == TMR4_CLK_SRC_EXTCLK)) + +#define IS_TMR4_INT_CNT_MASKTIME(x) ((x) <= TMR4_INT_CNT_MASK15) + +#define IS_TMR4_INT_CNT(x) \ +( ((x) != 0UL) && \ + (((x) | TMR4_INT_CNT_MASK) == TMR4_INT_CNT_MASK)) + +#define IS_TMR4_INT(x) \ +( ((x) != 0UL) && \ + (((x) | TMR4_INT_ALL) == TMR4_INT_ALL)) + +#define IS_TMR4_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | TMR4_FLAG_ALL) == TMR4_FLAG_ALL)) + +#define IS_TMR4_OC_HIGH_CH(x) (((x) & 0x1UL) == 0UL) +#define IS_TMR4_OC_LOW_CH(x) (((x) & 0x1UL) == 1UL) + +#define IS_TMR4_OC_BUF_OBJECT(x) \ +( ((x) != 0U) || \ + (((x) | TMR4_OC_BUF_OBJECT_MASK) == TMR4_OC_BUF_OBJECT_MASK)) + +#define IS_TMR4_OC_BUF_COND(x) \ +( ((x) == TMR4_OC_BUF_COND_IMMED) || \ + ((x) == TMR4_OC_BUF_COND_PEAK) || \ + ((x) == TMR4_OC_BUF_COND_VALLEY) || \ + ((x) == TMR4_OC_BUF_COND_PEAK_VALLEY)) + +#define IS_TMR4_OC_INVD_POLARITY(x) \ +( ((x) == TMR4_OC_INVD_LOW) || \ + ((x) == TMR4_OC_INVD_HIGH)) + +#define IS_TMR4_PWM_MD(x) \ +( ((x) == TMR4_PWM_MD_THROUGH) || \ + ((x) == TMR4_PWM_MD_DEAD_TMR) || \ + ((x) == TMR4_PWM_MD_DEAD_TMR_FILTER)) + +#define IS_TMR4_PWM_POLARITY(x) \ +( ((x) == TMR4_PWM_OXH_HOLD_OXL_HOLD) || \ + ((x) == TMR4_PWM_OXH_INVT_OXL_HOLD) || \ + ((x) == TMR4_PWM_OXH_HOLD_OXL_INVT) || \ + ((x) == TMR4_PWM_OXH_INVT_OXL_INVT)) + +#define IS_TMR4_PWM_CLK_DIV(x) (((x) | TMR4_PWM_CLK_DIV128) == TMR4_PWM_CLK_DIV128) + +#define IS_TMR4_PWM_DEADTIME_REG_IDX(x) \ +( ((x) == TMR4_PWM_PDAR_IDX) || \ + ((x) == TMR4_PWM_PDBR_IDX)) + +#define IS_TMR4_PWM_OE_EFFECT(x) \ +( ((x) == TMR4_PWM_OE_EFFECT_IMMED) || \ + ((x) == TMR4_PWM_OE_EFFECT_COUNT_PEAK) || \ + ((x) == TMR4_PWM_OE_EFFECT_COUNT_VALLEY)) + +#define IS_TMR4_PWM_PIN_MD(x) \ +( ((x) == TMR4_PWM_PIN_OUTPUT_OS) || \ + ((x) == TMR4_PWM_PIN_OUTPUT_NORMAL)) + +#define IS_TMR4_EVT_CH(x) ((x) <= TMR4_EVT_CH_WL) + +#define IS_TMR4_EVT_MATCH_COND(x) (((x) | TMR4_EVT_MATCH_CNT_ALL) == TMR4_EVT_MATCH_CNT_ALL) + +#define IS_TMR4_EVT_MASK_TYPE(x) \ +( ((x) != 0U) || \ + (((x) | TMR4_EVT_MASK_TYPE_ALL) == TMR4_EVT_MASK_TYPE_ALL)) + +#define IS_TMR4_EVT_DELAY_OBJECT(x) \ +( ((x) == TMR4_EVT_DELAY_OCCRXH) || \ + ((x) == TMR4_EVT_DELAY_OCCRXL)) + +#define IS_TMR4_EVT_MD(x) \ +( ((x) == TMR4_EVT_MD_DELAY) || \ + ((x) == TMR4_EVT_MD_CMP)) + +#define IS_TMR4_EVT_MASK(x) (((x) | TMR4_EVT_MASK15) == TMR4_EVT_MASK15) + +#define IS_TMR4_EVT_BUF_COND(x) \ +( ((x) == TMR4_EVT_BUF_COND_IMMED) || \ + ((x) == TMR4_EVT_BUF_COND_PEAK) || \ + ((x) == TMR4_EVT_BUF_COND_VALLEY) || \ + ((x) == TMR4_EVT_BUF_COND_PEAK_VALLEY)) + +#define IS_TMR4_OC_CH(x) ((x) <= TMR4_OC_CH_WL) +#define IS_TMR4_PWM_CH(x) ((x) <= TMR4_PWM_CH_W) +#define IS_TMR4_PWM_PIN(x) ((x) <= TMR4_PWM_PIN_OWL) +#define IS_TMR4_EVT_OUTPUT_EVT(x) \ +( ((x) >> TMR4_SCSR_EVTOS_POS) <= (TMR4_EVT_OUTPUT_EVT5 >> TMR4_SCSR_EVTOS_POS)) +#define IS_TMR4_EVT_OUTPUT_SIGNAL(x) ((x) <= TMR4_EVT_OUTPUT_EVT5_SIGNAL) + +#define IS_TMR4_PWM_ABNORMAL_PIN_STAT(x) ((x) <= TMR4_PWM_ABNORMAL_PIN_HIGH) +/** + * @} + */ + +/** + * @defgroup TMR4_Flag_Interrupt_Mask TMR4 Flag and Interrupt Mask + * @{ + */ +#define TMR4_FLAG_CNT_MASK (TMR4_FLAG_CNT_PEAK | TMR4_FLAG_CNT_VALLEY) +#define TMR4_INT_CNT_MASK (TMR4_INT_CNT_PEAK | TMR4_INT_CNT_VALLEY) + +#define TMR4_FLAG_OC_MASK (TMR4_FLAG_OC_CMP_UH | TMR4_FLAG_OC_CMP_UL | TMR4_FLAG_OC_CMP_VH | \ + TMR4_FLAG_OC_CMP_VL | TMR4_FLAG_OC_CMP_WH | TMR4_FLAG_OC_CMP_WL) +#define TMR4_INT_OC_MASK (TMR4_INT_OC_CMP_UH | TMR4_INT_OC_CMP_UL | TMR4_INT_OC_CMP_VH | \ + TMR4_INT_OC_CMP_VL | TMR4_INT_OC_CMP_WH | TMR4_INT_OC_CMP_WL) + +#define TMR4_FLAG_RELOAD_TMR_MASK (TMR4_FLAG_RELOAD_TMR_U | TMR4_FLAG_RELOAD_TMR_V | TMR4_FLAG_RELOAD_TMR_W) +#define TMR4_INT_RELOAD_TMR_MASK (TMR4_INT_RELOAD_TMR_U | TMR4_INT_RELOAD_TMR_V | TMR4_INT_RELOAD_TMR_W) + +/** + * @} + */ + +/** + * @defgroup TMR4_Registers_Reset_Value TMR4 Registers Reset Value + * @{ + */ +#define TMR4_CCSR_RST_VALUE (0x0040U) +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Buffer_Object_Mask TMR4 OC Buffer Object Mask + * @{ + */ +#define TMR4_OC_BUF_OBJECT_MASK (TMR4_OC_BUF_CMP_VALUE | TMR4_OC_BUF_CMP_MD) +/** + * @} + */ + +/** + * @defgroup TMR4_OCSR_Bit_Mask TMR4_OCSR Bit Mask + * @brief Get the specified TMR4_OCSR register bis value of the specified TMR4 OC channel + * @note The parameter CH value is TMR4_OC_CH_xy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_OCSR_OCEx_MASK(CH) (((uint16_t)TMR4_OCSR_OCEH) << ((CH) % 2UL)) +#define TMR4_OCSR_OCPx_MASK(CH) (((uint16_t)TMR4_OCSR_OCPH) << ((CH) % 2UL)) +#define TMR4_OCSR_OCIE_MASK (TMR4_OCSR_OCIEH | TMR4_OCSR_OCIEL) +#define TMR4_OCSR_OCF_MASK (TMR4_OCSR_OCFH | TMR4_OCSR_OCFL) +#define TMR4_OCSR_MASK(CH) \ +( ((uint16_t)(TMR4_OCSR_OCEH | TMR4_OCSR_OCPH | TMR4_OCSR_OCIEH | TMR4_OCSR_OCFH)) << (((CH) % 2UL))) +/** + * @} + */ + +/** + * @defgroup TMR4_OCSR_Bit TMR4_OCSR Bit + * @brief Get the specified TMR4_OCSR register bis value of the specified TMR4 OC channel + * @note The parameter CH value is TMR4_OC_CH_xy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_OCSR_OCEx(CH, OCEx) (((uint16_t)OCEx) << (((uint16_t)((CH) % 2UL)) + TMR4_OCSR_OCEH_POS)) +#define TMR4_OCSR_OCPx(CH, OCPx) (((uint16_t)OCPx) << ((CH) % 2UL)) +#define TMR4_OCSR_OCIEx(CH, OCIEx) (((uint16_t)OCIEx) << ((CH) % 2UL)) +#define TMR4_OCSR_OCFx(CH, OCFx) (((uint16_t)OCFx) << ((CH) % 2UL)) +/** + * @} + */ + +/** + * @defgroup TMR4_OCER_Bit_Mask TMR4_OCER Bit Mask + * @brief Get the specified TMR4_OCER register bis value of the specified TMR4 OC channel + * @note The parameter CH value is TMR4_OC_CH_xy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_OCER_CxBUFEN_MASK(CH) (((uint16_t)TMR4_OCER_CHBUFEN) << (((CH) % 2UL) << 1U)) +#define TMR4_OCER_MxBUFEN_MASK(CH) (((uint16_t)TMR4_OCER_MHBUFEN) << (((CH) % 2UL) << 1U)) +#define TMR4_OCER_LMCx_MASK(CH) (((uint16_t)TMR4_OCER_LMCH) << ((CH) % 2UL)) +#define TMR4_OCER_LMMx_MASK(CH) (((uint16_t)TMR4_OCER_LMMH) << ((CH) % 2UL)) +#define TMR4_OCER_MCECx_MASK(CH) (((uint16_t)TMR4_OCER_MCECH) << ((CH) % 2UL)) +#define TMR4_OCER_MASK(CH) \ +( (((uint16_t)(TMR4_OCER_CHBUFEN | TMR4_OCER_MHBUFEN)) << (((CH) % 2UL) << 1U)) | \ + (((uint16_t)(TMR4_OCER_LMCH | TMR4_OCER_LMMH | TMR4_OCER_MCECH)) << (((CH) % 2UL) << 1U))) +/** + * @} + */ + +/** + * @defgroup TMR4_OCER_Bit TMR4_OCER Bit + * @brief Get the specified TMR4_OCER register bis value of the specified TMR4 OC channel + * @note The parameter CH value is TMR4_OC_CH_xy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_OCER_CxBUFEN(CH, CxBUFEN) ((uint16_t)((uint16_t)(CxBUFEN) << ((((CH) % 2UL) << 1U) + TMR4_OCER_CHBUFEN_POS))) +#define TMR4_OCER_MxBUFEN(CH, MxBUFEN) ((uint16_t)((uint16_t)(MxBUFEN) << ((((CH) % 2UL) << 1U) + TMR4_OCER_MHBUFEN_POS))) +#define TMR4_OCER_LMCx(CH, LMCx) ((uint16_t)(LMCx) << ((((CH) % 2UL)) + TMR4_OCER_LMCH_POS)) +#define TMR4_OCER_LMMx(CH, LMMx) ((uint16_t)(LMMx) << ((((CH) % 2UL)) + TMR4_OCER_LMMH_POS)) +#define TMR4_OCER_MCECx(CH, MCECx) ((uint16_t)(MCECx) << ((((CH) % 2UL)) + TMR4_OCER_MCECH_POS)) +/** + * @} + */ + +/** + * @defgroup TMR4_RCSR_Bit_Mask TMR4_RCSR Bit Mask + * @brief Get the specified TMR4_RCSR register bis value of the specified TMR4 PWM channel + * @note The parameter CH value is TMR4_PWM_CH_x (x=U/V/W) + * @{ + */ +#define TMR4_RCSR_RTIDx_MASK(CH) ((uint16_t)(((uint16_t)TMR4_RCSR_RTIDU) << (CH))) +#define TMR4_RCSR_RTIFx_MASK(CH) ((uint16_t)(((uint16_t)TMR4_RCSR_RTIFU) << ((CH) << 2U))) +#define TMR4_RCSR_RTICx_MASK(CH) ((uint16_t)(((uint16_t)TMR4_RCSR_RTICU) << ((CH) << 2U))) +#define TMR4_RCSR_RTEx_MASK(CH) ((uint16_t)(((uint16_t)TMR4_RCSR_RTEU) << ((CH) << 2U))) +#define TMR4_RCSR_RTSx_MASK(CH) ((uint16_t)(((uint16_t)TMR4_RCSR_RTSU) << ((CH) << 2U))) +/** + * @} + */ + +/** + * @defgroup TMR4_PSCR_Bit_Mask TMR4_PSCR Bit Mask + * @brief Get the specified TMR4_PSCR register bis value of the specified TMR4 PWM port channel + * @note The parameter PORT value is TMR4_PWM_PIN_Oxy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_PSCR_OExy_MASK(PORT) (TMR4_PSCR_OEUH << (PORT)) +#define TMR4_PSCR_OSxy_MASK(PORT) (TMR4_PSCR_OSUH << ((PORT) << 1U)) +/** + * @} + */ + +/** + * @defgroup TMR4_PSCR_Bit TMR4_PSCR Bit + * @brief Get the specified TMR4_PSCR register bis value of the specified TMR4 PWM port channel + * @note The parameter PORT value is TMR4_PWM_PIN_Oxy (x=U/V/W, y=H/L) + * @{ + */ +#define TMR4_PSCR_OExy(PORT, OExy) ((OExy) << (PORT)) +#define TMR4_PSCR_OSxy(PORT, OSxy) ((OSxy) << (((PORT) << 1U) + TMR4_PSCR_OSUH_POS)) +/** + * @} + */ + +/** + * @defgroup TMR4_Register TMR4 Register + * @{ + */ +#define TMR4_REG_ADDR(_REG_) ((uint32_t)(&(_REG_))) +#define TMR4_REG16(_ADDR_) ((__IO uint16_t *)(_ADDR_)) +#define TMR4_REG32(_ADDR_) ((__IO uint32_t *)(_ADDR_)) + +/** + * @defgroup TMR4_OC_Register_UVW TMR4 OC Register + * @brief Get the specified OC register address of the specified TMR4 unit + * @note The parameter CH value is TMR4_OC_xy (x=U/V/W, y=H/L) + * @{ + */ +#define _TMR4_OCCR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->OCCRUH) + ((CH) << 2U)) +#define _TMR4_OCMR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->OCMRHUH) + ((CH) << 2U)) +#define _TMR4_OCER(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->OCERU) + (((CH) & 0x06UL) << 1U)) +#define _TMR4_OCSR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->OCSRU) + (((CH) & 0x06UL) << 1U)) +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Register_UVW TMR4 PWM Register + * @brief Get the specified PWM register address of the specified TMR4 unit + * @note The parameter CH value is TMR4_PWM_CH_x (x=U/V/W) + * @{ + */ +#define _TMR4_RCSR(UNIT) TMR4_REG16(TMR4_REG_ADDR((UNIT)->RCSR)) +#define _TMR4_POCR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->POCRU) + ((CH) << 2U)) +#define _TMR4_PFSR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->PFSRU) + ((CH) << 3U)) +#define _TMR4_PDR(UNIT, CH, IDX) TMR4_REG16(TMR4_REG_ADDR((UNIT)->PDARU) + ((CH) << 3U) + ((IDX) << 1U)) +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Register_UVW TMR4 Event Register + * @brief Get the specified event register address of the specified TMR4 unit + * @note The parameter CH value is TMR4_EVT_CH_xy (x=U/V/W, y=H/L) + * @{ + */ +#define _TMR4_SCCR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->SCCRUH) + ((CH) << 2U)) +#define _TMR4_SCSR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->SCSRUH) + ((CH) << 2U)) +#define _TMR4_SCMR(UNIT, CH) TMR4_REG16(TMR4_REG_ADDR((UNIT)->SCMRUH) + ((CH) << 2U)) +/** + * @} + */ + +/** + * @defgroup TMR4_OC_Register TMR4 OC Register + * @{ + */ +#define TMR4_OCCR(UNIT, CH) _TMR4_OCCR(UNIT, CH) +#define TMR4_OCMR(UNIT, CH) _TMR4_OCMR(UNIT, CH) +#define TMR4_OCER(UNIT, CH) _TMR4_OCER(UNIT, CH) +#define TMR4_OCSR(UNIT, CH) _TMR4_OCSR(UNIT, CH) +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Register TMR4 PWM Register + * @{ + */ +#define TMR4_RCSR(UNIT) _TMR4_RCSR(UNIT) +#define TMR4_POCR(UNIT, CH) _TMR4_POCR(UNIT, CH) +#define TMR4_PFSR(UNIT, CH) _TMR4_PFSR(UNIT, CH) +#define TMR4_PDR(UNIT, CH, IDX) _TMR4_PDR(UNIT, CH, IDX) +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Register TMR4 Event Register + * @{ + */ +#define TMR4_SCCR(UNIT, CH) _TMR4_SCCR(UNIT, CH) +#define TMR4_SCSR(UNIT, CH) _TMR4_SCSR(UNIT, CH) +#define TMR4_SCMR(UNIT, CH) _TMR4_SCMR(UNIT, CH) +/** + * @} + */ + +/** + * @defgroup TMR4_ECER_Register EMB Expand Control Register + * @brief Get the specified EVT register address of the specified TMR4 unit + * @{ + */ +/** + * @} + */ +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup TMR4_Global_Functions TMR4 Global Functions + * @{ + */ + +/** + * @defgroup TMR4_Counter_Global_Functions TMR4 Counter Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_tmr4_init_t to default values + * @param [out] pstcTmr4Init Pointer to a @ref stc_tmr4_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcCntInit value is NULL. + */ +int32_t TMR4_StructInit(stc_tmr4_init_t *pstcTmr4Init) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4Init) { + pstcTmr4Init->u16PeriodValue = 0xFFFFU; + pstcTmr4Init->u16CountMode = TMR4_MD_SAWTOOTH; + pstcTmr4Init->u16ClockSrc = TMR4_CLK_SRC_INTERNCLK; + pstcTmr4Init->u16ClockDiv = TMR4_CLK_DIV1; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize TMR4 counter. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] pstcTmr4Init Pointer to a @ref stc_tmr4_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcCntInit value is NULL. + */ +int32_t TMR4_Init(CM_TMR4_TypeDef *TMR4x, const stc_tmr4_init_t *pstcTmr4Init) +{ + uint16_t u16Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4Init) { + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_CLK_SRC(pstcTmr4Init->u16ClockSrc)); + DDL_ASSERT(IS_TMR4_CLK_DIV(pstcTmr4Init->u16ClockDiv)); + DDL_ASSERT(IS_TMR4_MD(pstcTmr4Init->u16CountMode)); + + /* Set TMR4_CCSR */ + u16Value = (pstcTmr4Init->u16ClockDiv | pstcTmr4Init->u16ClockSrc | \ + pstcTmr4Init->u16CountMode | TMR4_CCSR_CLEAR | TMR4_CCSR_STOP); + WRITE_REG16(TMR4x->CCSR, u16Value); + + /* Set TMR4_CVPR: default value */ + WRITE_REG16(TMR4x->CVPR, 0x0000U); + + /* Set TMR4 period */ + WRITE_REG16(TMR4x->CPSR, pstcTmr4Init->u16PeriodValue); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-Initialize TMR4 counter function + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval None + */ +void TMR4_DeInit(CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + /* Configures the registers to reset value. */ + WRITE_REG16(TMR4x->CCSR, TMR4_CCSR_RST_VALUE); + WRITE_REG16(TMR4x->CPSR, 0xFFFFU); + WRITE_REG16(TMR4x->CVPR, 0x0000U); +} + +/** + * @brief Set TMR4 counter clock source + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Src TMR4 counter clock source + * This parameter can be one of the macros group @ref TMR4_Count_Clock_Source + * @arg TMR4_CLK_SRC_INTERNCLK: Uses the internal clock as counter's count clock + * @arg TMR4_CLK_SRC_EXTCLK: Uses an external input clock as counter's count clock + * @retval None + * @note The clock division function is valid when clock source is internale clock. + */ +void TMR4_SetClockSrc(CM_TMR4_TypeDef *TMR4x, uint16_t u16Src) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_CLK_SRC(u16Src)); + + MODIFY_REG16(TMR4x->CCSR, TMR4_CCSR_ECKEN, u16Src); +} + +/** + * @brief Set TMR4 counter clock division + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Div TMR4 clock division + * This parameter can be one of the macros group @ref TMR4_Count_Clock_Division + * @arg TMR4_CLK_DIV1: CLK + * @arg TMR4_CLK_DIV2: CLK/2 + * @arg TMR4_CLK_DIV4: CLK/4 + * @arg TMR4_CLK_DIV8: CLK/8 + * @arg TMR4_CLK_DIV16: CLK/16 + * @arg TMR4_CLK_DIV32: CLK/32 + * @arg TMR4_CLK_DIV64: CLK/64 + * @arg TMR4_CLK_DIV128: CLK/128 + * @arg TMR4_CLK_DIV256: CLK/256 + * @arg TMR4_CLK_DIV512: CLK/512 + * @arg TMR4_CLK_DIV1024: CLK/1024 + * @retval None + * @note The clock division function is valid when clock source is the internal clock. + */ +void TMR4_SetClockDiv(CM_TMR4_TypeDef *TMR4x, uint16_t u16Div) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_CLK_DIV(u16Div)); + + MODIFY_REG16(TMR4x->CCSR, TMR4_CCSR_CKDIV, u16Div); +} + +/** + * @brief Set TMR4 counter count mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Mode TMR4 counter count mode + * This parameter can be one of the macros group @ref TMR4_Count_Mode + * @arg TMR4_MD_SAWTOOTH: TMR4 count mode sawtooth wave + * @arg TMR4_MD_TRIANGLE: TMR4 count mode triangular + * @retval None + */ +void TMR4_SetCountMode(CM_TMR4_TypeDef *TMR4x, uint16_t u16Mode) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_MD(u16Mode)); + + MODIFY_REG16(TMR4x->CCSR, TMR4_CCSR_MODE, u16Mode); +} + +/** + * @brief Get the period value of the TMR4 counter. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval The period value of the TMR4 counter + */ +uint16_t TMR4_GetPeriodValue(const CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + return READ_REG16(TMR4x->CPSR); +} + +/** + * @brief Set the period value of the TMR4 counter. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Value The period value of the TMR4 counter + * @arg number of 16bit + * @retval None + */ +void TMR4_SetPeriodValue(CM_TMR4_TypeDef *TMR4x, uint16_t u16Value) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + WRITE_REG16(TMR4x->CPSR, u16Value); +} + +/** + * @brief Get the count value of the TMR4 counter. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval The count value of the TMR4 counter + */ +uint16_t TMR4_GetCountValue(const CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + return READ_REG16(TMR4x->CNTR); +} + +/** + * @brief Set the count value of the TMR4 counter. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Value The count value of the TMR4 counter + * @arg number of 16bit + * @retval None + */ +void TMR4_SetCountValue(CM_TMR4_TypeDef *TMR4x, uint16_t u16Value) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + WRITE_REG16(TMR4x->CNTR, u16Value); +} + +/** + * @brief Clear TMR4 counter count value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval None + */ +void TMR4_ClearCountValue(CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + SET_REG16_BIT(TMR4x->CCSR, TMR4_CCSR_CLEAR); +} + +/** + * @brief Start TMR4 counter + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval None + */ +void TMR4_Start(CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + CLR_REG16_BIT(TMR4x->CCSR, TMR4_CCSR_STOP); +} + +/** + * @brief Stop TMR4 counter + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @retval None + */ +void TMR4_Stop(CM_TMR4_TypeDef *TMR4x) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + + SET_REG16_BIT(TMR4x->CCSR, TMR4_CCSR_STOP); +} + +/** + * @brief Clear TMR4 flag + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Flag TMR4 flag + * This parameter can be any composed value of the macros group @ref TMR4_Flag + * @retval None + */ +void TMR4_ClearStatus(CM_TMR4_TypeDef *TMR4x, uint32_t u32Flag) +{ + uint32_t u32ClearFlag; + __IO uint16_t *OCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_FLAG(u32Flag)); + + /* Counter flag */ + if ((u32Flag & TMR4_FLAG_CNT_MASK) > 0UL) { + CLR_REG16_BIT(TMR4x->CCSR, (u32Flag & TMR4_FLAG_CNT_MASK)); + } + + /* Output-compare flag */ + u32ClearFlag = (u32Flag & TMR4_FLAG_OC_MASK); + if (u32ClearFlag > 0UL) { + /* TMR4_OCSRU */ + u32ClearFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_UH | TMR4_FLAG_OC_CMP_UL)) >> 10U); + if (u32ClearFlag > 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_UH); + CLR_REG16_BIT(*OCSR, u32ClearFlag); + } + + /* TMR4_OCSRV */ + u32ClearFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_VH | TMR4_FLAG_OC_CMP_VL)) >> 12U); + if (u32ClearFlag > 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_VH); + CLR_REG16_BIT(*OCSR, u32ClearFlag); + } + + /* TMR4_OCSRW */ + u32ClearFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_WH | TMR4_FLAG_OC_CMP_WL)) >> 14U); + if (u32ClearFlag > 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_WH); + CLR_REG16_BIT(*OCSR, u32ClearFlag); + } + } + + /* PWM reload timer flag */ + u32ClearFlag = ((u32Flag & TMR4_FLAG_RELOAD_TMR_MASK) << 5U); + if (u32ClearFlag > 0UL) { + SET_REG16_BIT(TMR4x->RCSR, u32ClearFlag); + } + +} + +/** + * @brief Get TMR4 flag + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Flag TMR4 flag + * This parameter can be any composed value of the macros group @ref TMR4_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t TMR4_GetStatus(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Flag) +{ + uint32_t u32ReadFlag; + uint8_t u8FlagSetCount = 0; + __IO uint16_t *OCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_FLAG(u32Flag)); + + /* Counter flag status */ + if (READ_REG16_BIT(TMR4x->CCSR, (u32Flag & TMR4_FLAG_CNT_MASK)) > 0U) { + u8FlagSetCount++; + } + + /* Output-compare interrupt */ + u32ReadFlag = (u32Flag & TMR4_FLAG_OC_MASK); + if (u32ReadFlag > 0UL) { + /* TMR4_OCSRU */ + u32ReadFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_UH | TMR4_FLAG_OC_CMP_UL)) >> 10U); + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_UH); + if (READ_REG16_BIT(*OCSR, u32ReadFlag) > 0U) { + u8FlagSetCount++; + } + + /* TMR4_OCSRV */ + u32ReadFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_VH | TMR4_FLAG_OC_CMP_VL)) >> 12U); + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_VH); + if (READ_REG16_BIT(*OCSR, u32ReadFlag) > 0U) { + u8FlagSetCount++; + } + + /* TMR4_OCSRW */ + u32ReadFlag = ((u32Flag & (TMR4_FLAG_OC_CMP_WH | TMR4_FLAG_OC_CMP_WL)) >> 14U); + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_WH); + if (READ_REG16_BIT(*OCSR, u32ReadFlag) > 0U) { + u8FlagSetCount++; + } + } + + /* PWM reload timer flag status */ + u32ReadFlag = ((u32Flag & (TMR4_FLAG_RELOAD_TMR_MASK)) << 4U); + if (READ_REG16_BIT(TMR4x->RCSR, u32ReadFlag) > 0U) { + u8FlagSetCount++; + } + + return (u8FlagSetCount == 0U) ? RESET : SET; +} + +/** + * @brief Enable or disable the specified TMR4 interrupt + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32IntType TMR4 interrupt source + * This parameter can be any composed value of the macros group @ref TMR4_Interrupt + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_IntCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint32_t u32Type; + __IO uint16_t *OCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_INT(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Counter interrupt */ + u32Type = (u32IntType & TMR4_INT_CNT_MASK); + if (u32Type > 0UL) { + (ENABLE == enNewState) ? SET_REG16_BIT(TMR4x->CCSR, u32Type) : CLR_REG16_BIT(TMR4x->CCSR, u32Type); + } + + /* Output-compare interrupt */ + u32Type = (u32IntType & TMR4_INT_OC_MASK); + if (u32Type > 0UL) { + /* TMR4_OCSRU */ + u32Type = ((u32IntType & (TMR4_INT_OC_CMP_UH | TMR4_INT_OC_CMP_UL)) >> 12U); + if (u32Type != 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_UH); + (ENABLE == enNewState) ? SET_REG16_BIT(*OCSR, u32Type) : CLR_REG16_BIT(*OCSR, u32Type); + } + + /* TMR4_OCSRV */ + u32Type = ((u32IntType & (TMR4_INT_OC_CMP_VH | TMR4_INT_OC_CMP_VL)) >> 14U); + if (u32Type != 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_VH); + (ENABLE == enNewState) ? SET_REG16_BIT(*OCSR, u32Type) : CLR_REG16_BIT(*OCSR, u32Type); + } + + /* TMR4_OCSRW */ + u32Type = ((u32IntType & (TMR4_INT_OC_CMP_WH | TMR4_INT_OC_CMP_WL)) >> 16U); + if (u32Type != 0UL) { + OCSR = TMR4_OCSR(TMR4x, TMR4_OC_CH_WH); + (ENABLE == enNewState) ? SET_REG16_BIT(*OCSR, u32Type) : CLR_REG16_BIT(*OCSR, u32Type); + } + } + + /* PWM reload timer interrupt */ + u32Type = (u32IntType & TMR4_INT_RELOAD_TMR_MASK); + if (u32Type > 0UL) { + (ENABLE == enNewState) ? CLR_REG16_BIT(TMR4x->RCSR, u32Type) : SET_REG16_BIT(TMR4x->RCSR, u32Type); + } + +} + +/** + * @brief Enable or disable the TMR4 counter period buffer function. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_PeriodBufCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(TMR4x->CCSR, TMR4_CCSR_BUFEN); + } else { + CLR_REG16_BIT(TMR4x->CCSR, TMR4_CCSR_BUFEN); + } +} + +/** + * @brief Get TMR4 count interrupt mask times + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16IntType TMR4 interrupt source + * This parameter can be one of the following values: + * @arg TMR4_INT_CNT_PEAK: Count peak interrupt + * @arg TMR4_INT_CNT_VALLEY : Count valley interrupt + * @retval Returned value can be one of the macros group @ref TMR4_Count_Interrupt_Mask_Time + * - TMR4_INT_CNT_MASK0: Counter interrupt flag is always set(not masked) for counter count every time at "0x0000" or peak + * - TMR4_INT_CNT_MASK1: Counter interrupt flag is set once when counter counts 2 times at "0x0000" or peak (skiping 1 count) + * - TMR4_INT_CNT_MASK2: Counter interrupt flag is set once when counter counts 3 times at "0x0000" or peak (skiping 2 count) + * - TMR4_INT_CNT_MASK3: Counter interrupt flag is set once when counter counts 4 times at "0x0000" or peak (skiping 3 count) + * - TMR4_INT_CNT_MASK4: Counter interrupt flag is set once when counter counts 5 times at "0x0000" or peak (skiping 4 count) + * - TMR4_INT_CNT_MASK5: Counter interrupt flag is set once when counter counts 6 times at "0x0000" or peak (skiping 5 count) + * - TMR4_INT_CNT_MASK6: Counter interrupt flag is set once when counter counts 7 times at "0x0000" or peak (skiping 6 count) + * - TMR4_INT_CNT_MASK7: Counter interrupt flag is set once when counter counts 8 times at "0x0000" or peak (skiping 7 count) + * - TMR4_INT_CNT_MASK8: Counter interrupt flag is set once when counter counts 9 times at "0x0000" or peak (skiping 8 count) + * - TMR4_INT_CNT_MASK9: Counter interrupt flag is set once when counter counts 10 times at "0x0000" or peak (skiping 9 count) + * - TMR4_INT_CNT_MASK10: Counter interrupt flag is set once when counter counts 11 times at "0x0000" or peak (skiping 10 count) + * - TMR4_INT_CNT_MASK11: Counter interrupt flag is set once when counter counts 12 times at "0x0000" or peak (skiping 11 count) + * - TMR4_INT_CNT_MASK12: Counter interrupt flag is set once when counter counts 13 times at "0x0000" or peak (skiping 12 count) + * - TMR4_INT_CNT_MASK13: Counter interrupt flag is set once when counter counts 14 times at "0x0000" or peak (skiping 13 count) + * - TMR4_INT_CNT_MASK14: Counter interrupt flag is set once when counter counts 15 times at "0x0000" or peak (skiping 14 count) + * - TMR4_INT_CNT_MASK15: Counter interrupt flag is set once when counter counts 16 times at "0x0000" or peak (skiping 15 count) + */ +uint16_t TMR4_GetCountIntMaskTime(const CM_TMR4_TypeDef *TMR4x, uint16_t u16IntType) +{ + uint16_t u16MaskTimes; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_INT_CNT(u16IntType)); + + if (TMR4_INT_CNT_VALLEY == u16IntType) { + u16MaskTimes = (READ_REG16_BIT(TMR4x->CVPR, TMR4_CVPR_ZIM) >> TMR4_CVPR_ZIM_POS); + } else { + u16MaskTimes = (READ_REG16_BIT(TMR4x->CVPR, TMR4_CVPR_PIM) >> TMR4_CVPR_PIM_POS); + } + + return u16MaskTimes; +} + +/** + * @brief Set TMR4 counter interrupt mask times + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32IntType TMR4 interrupt source + * This parameter can be one of the following values: + * @arg TMR4_INT_CNT_PEAK: Count peak interrupt + * @arg TMR4_INT_CNT_VALLEY : Count valley interrupt + * @param [in] u16MaskTime TMR4 counter interrupt mask times + * This parameter can be one of the macros group @ref TMR4_Count_Interrupt_Mask_Time + * @arg TMR4_INT_CNT_MASK0: Counter interrupt flag is always set(not masked) for counter count every time at "0x0000" or peak + * @arg TMR4_INT_CNT_MASK1: Counter interrupt flag is set once when counter counts 2 times at "0x0000" or peak (skiping 1 count) + * @arg TMR4_INT_CNT_MASK2: Counter interrupt flag is set once when counter counts 3 times at "0x0000" or peak (skiping 2 count) + * @arg TMR4_INT_CNT_MASK3: Counter interrupt flag is set once when counter counts 4 times at "0x0000" or peak (skiping 3 count) + * @arg TMR4_INT_CNT_MASK4: Counter interrupt flag is set once when counter counts 5 times at "0x0000" or peak (skiping 4 count) + * @arg TMR4_INT_CNT_MASK5: Counter interrupt flag is set once when counter counts 6 times at "0x0000" or peak (skiping 5 count) + * @arg TMR4_INT_CNT_MASK6: Counter interrupt flag is set once when counter counts 7 times at "0x0000" or peak (skiping 6 count) + * @arg TMR4_INT_CNT_MASK7: Counter interrupt flag is set once when counter counts 8 times at "0x0000" or peak (skiping 7 count) + * @arg TMR4_INT_CNT_MASK8: Counter interrupt flag is set once when counter counts 9 times at "0x0000" or peak (skiping 8 count) + * @arg TMR4_INT_CNT_MASK9: Counter interrupt flag is set once when counter counts 10 times at "0x0000" or peak (skiping 9 count) + * @arg TMR4_INT_CNT_MASK10: Counter interrupt flag is set once when counter counts 11 times at "0x0000" or peak (skiping 10 count) + * @arg TMR4_INT_CNT_MASK11: Counter interrupt flag is set once when counter counts 12 times at "0x0000" or peak (skiping 11 count) + * @arg TMR4_INT_CNT_MASK12: Counter interrupt flag is set once when counter counts 13 times at "0x0000" or peak (skiping 12 count) + * @arg TMR4_INT_CNT_MASK13: Counter interrupt flag is set once when counter counts 14 times at "0x0000" or peak (skiping 13 count) + * @arg TMR4_INT_CNT_MASK14: Counter interrupt flag is set once when counter counts 15 times at "0x0000" or peak (skiping 14 count) + * @arg TMR4_INT_CNT_MASK15: Counter interrupt flag is set once when counter counts 16 times at "0x0000" or peak (skiping 15 count) + * @retval None + */ +void TMR4_SetCountIntMaskTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32IntType, uint16_t u16MaskTime) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_INT_CNT(u32IntType)); + DDL_ASSERT(IS_TMR4_INT_CNT_MASKTIME(u16MaskTime)); + + if (TMR4_INT_CNT_VALLEY == (u32IntType & TMR4_INT_CNT_VALLEY)) { + MODIFY_REG16(TMR4x->CVPR, TMR4_CVPR_ZIM, (u16MaskTime << TMR4_CVPR_ZIM_POS)); + } + + if (TMR4_INT_CNT_PEAK == (u32IntType & TMR4_INT_CNT_PEAK)) { + MODIFY_REG16(TMR4x->CVPR, TMR4_CVPR_PIM, (u16MaskTime << TMR4_CVPR_PIM_POS)); + } +} + +/** + * @brief Get TMR4 counter current interrupt mask times + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16IntType TMR4 interrupt source + * This parameter can be one of the macros group @ref TMR4_Interrupt + * @arg TMR4_INT_CNT_PEAK: Count peak interrupt + * @arg TMR4_INT_CNT_VALLEY : Count valley interrupt + * @retval Returned value can be one of the macros group @ref TMR4_Count_Interrupt_Mask_Time + * - TMR4_INT_CNT_MASK0: Counter interrupt flag is always set(not masked) for every counter count at "0x0000" or peak + * - TMR4_INT_CNT_MASK1: Counter interrupt flag is set once for 2 every counter counts at "0x0000" or peak (skiping 1 count) + * - TMR4_INT_CNT_MASK2: Counter interrupt flag is set once for 3 every counter counts at "0x0000" or peak (skiping 2 count) + * - TMR4_INT_CNT_MASK3: Counter interrupt flag is set once for 4 every counter counts at "0x0000" or peak (skiping 3 count) + * - TMR4_INT_CNT_MASK4: Counter interrupt flag is set once for 5 every counter counts at "0x0000" or peak (skiping 4 count) + * - TMR4_INT_CNT_MASK5: Counter interrupt flag is set once for 6 every counter counts at "0x0000" or peak (skiping 5 count) + * - TMR4_INT_CNT_MASK6: Counter interrupt flag is set once for 7 every counter counts at "0x0000" or peak (skiping 6 count) + * - TMR4_INT_CNT_MASK7: Counter interrupt flag is set once for 8 every counter counts at "0x0000" or peak (skiping 7 count) + * - TMR4_INT_CNT_MASK8: Counter interrupt flag is set once for 9 every counter counts at "0x0000" or peak (skiping 8 count) + * - TMR4_INT_CNT_MASK9: Counter interrupt flag is set once for 10 every counter counts at "0x0000" or peak (skiping 9 count) + * - TMR4_INT_CNT_MASK10: Counter interrupt flag is set once for 11 every counter counts at "0x0000" or peak (skiping 10 count) + * - TMR4_INT_CNT_MASK11: Counter interrupt flag is set once for 12 every counter counts at "0x0000" or peak (skiping 11 count) + * - TMR4_INT_CNT_MASK12: Counter interrupt flag is set once for 13 every counter counts at "0x0000" or peak (skiping 12 count) + * - TMR4_INT_CNT_MASK13: Counter interrupt flag is set once for 14 every counter counts at "0x0000" or peak (skiping 13 count) + * - TMR4_INT_CNT_MASK14: Counter interrupt flag is set once for 15 every counter counts at "0x0000" or peak (skiping 14 count) + * - TMR4_INT_CNT_MASK15: Counter interrupt flag is set once for 16 every counter counts at "0x0000" or peak (skiping 15 count) + */ +uint16_t TMR4_GetCurrentCountIntMaskTime(const CM_TMR4_TypeDef *TMR4x, uint16_t u16IntType) +{ + uint16_t u16MaskTimes; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_INT_CNT(u16IntType)); + + if (TMR4_INT_CNT_VALLEY == u16IntType) { + u16MaskTimes = (READ_REG16_BIT(TMR4x->CVPR, TMR4_CVPR_ZIC) >> TMR4_CVPR_ZIC_POS); + } else { + u16MaskTimes = (READ_REG16_BIT(TMR4x->CVPR, TMR4_CVPR_PIC) >> TMR4_CVPR_PIC_POS); + } + + return u16MaskTimes; +} + +/** + * @brief Enable or disable port output TMR4 counter direction signal + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_PortOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG16_BIT(TMR4x->SCER, TMR4_SCER_PCTS); + } else { + CLR_REG16_BIT(TMR4x->SCER, TMR4_SCER_PCTS); + } +} + +/** + * @} + */ + +/** + * @defgroup TMR4_Output_Compare_Global_Functions TMR4 Output-Compare Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_tmr4_oc_init_t to default values + * @param [out] pstcTmr4OcInit Pointer to a @ref stc_tmr4_oc_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4OcInit value is NULL. + */ +int32_t TMR4_OC_StructInit(stc_tmr4_oc_init_t *pstcTmr4OcInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4OcInit) { + pstcTmr4OcInit->u16CompareValue = 0U; + pstcTmr4OcInit->u16OcInvalidPolarity = TMR4_OC_INVD_LOW; + pstcTmr4OcInit->u16CompareModeBufCond = TMR4_OC_BUF_COND_IMMED; + pstcTmr4OcInit->u16CompareValueBufCond = TMR4_OC_BUF_COND_IMMED; + pstcTmr4OcInit->u16BufLinkTransObject = 0U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize TMR4 OC + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] pstcTmr4OcInit Pointer to a @ref stc_tmr4_oc_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4OcInit value is NULL. + */ +int32_t TMR4_OC_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_oc_init_t *pstcTmr4OcInit) +{ + uint16_t u16Value; + __IO uint16_t *OCER; + __IO uint16_t *OCSR; + __IO uint16_t *OCCR; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4OcInit) { + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_OC_INVD_POLARITY(pstcTmr4OcInit->u16OcInvalidPolarity)); + DDL_ASSERT(IS_TMR4_OC_BUF_COND(pstcTmr4OcInit->u16CompareModeBufCond)); + DDL_ASSERT(IS_TMR4_OC_BUF_COND(pstcTmr4OcInit->u16CompareValueBufCond)); + DDL_ASSERT(IS_TMR4_OC_BUF_OBJECT(pstcTmr4OcInit->u16BufLinkTransObject)); + + /* Get pointer of current channel OC register address */ + OCSR = TMR4_OCSR(TMR4x, u32Ch); + OCER = TMR4_OCER(TMR4x, u32Ch); + OCCR = TMR4_OCCR(TMR4x, u32Ch); + + /* Set output polarity when OC is disabled. */ + MODIFY_REG16(*OCSR, TMR4_OCSR_MASK(u32Ch), TMR4_OCSR_OCPx(u32Ch, pstcTmr4OcInit->u16OcInvalidPolarity)); + + /* Set OCMR&&OCCR buffer function */ + u16Value = (TMR4_OCER_MxBUFEN(u32Ch, pstcTmr4OcInit->u16CompareModeBufCond) | \ + TMR4_OCER_CxBUFEN(u32Ch, pstcTmr4OcInit->u16CompareValueBufCond)); + if (TMR4_OC_BUF_CMP_VALUE == (pstcTmr4OcInit->u16BufLinkTransObject & TMR4_OC_BUF_CMP_VALUE)) { + u16Value |= TMR4_OCER_LMCx_MASK(u32Ch); + } + + if (TMR4_OC_BUF_CMP_MD == (pstcTmr4OcInit->u16BufLinkTransObject & TMR4_OC_BUF_CMP_MD)) { + u16Value |= TMR4_OCER_LMMx_MASK(u32Ch); + } + + MODIFY_REG16(*OCER, TMR4_OCER_MASK(u32Ch), u16Value); + + /* Set OC compare value */ + WRITE_REG16(*OCCR, pstcTmr4OcInit->u16CompareValue); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-initialize TMR4 OC + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @retval None + */ +void TMR4_OC_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __IO uint16_t *OCER; + __IO uint16_t *OCSR; + __IO uint16_t *OCCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCSR = TMR4_OCSR(TMR4x, u32Ch); + OCER = TMR4_OCER(TMR4x, u32Ch); + OCCR = TMR4_OCCR(TMR4x, u32Ch); + + /* Clear bits: port output valid && OP level && interrupt */ + CLR_REG16_BIT(*OCSR, TMR4_OCSR_MASK(u32Ch)); + + /* Clear bits: OCMR&&OCCR buffer */ + CLR_REG16_BIT(*OCER, TMR4_OCER_MASK(u32Ch)); + + /* Set OC compare match value */ + WRITE_REG16(*OCCR, 0x0000U); +} + +/** + * @brief Get TMR4 OC OCCR compare value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @retval The compare value of the TMR4 OC OCCR register + */ +uint16_t TMR4_OC_GetCompareValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint16_t *OCCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCCR = TMR4_OCCR(TMR4x, u32Ch); + + return READ_REG16(*OCCR); +} + +/** + * @brief Set TMR4 OC compare value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] u16Value The compare value of the TMR4 OC OCCR register + * @arg number of 16bit + * @retval None + */ +void TMR4_OC_SetCompareValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value) +{ + __IO uint16_t *OCCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCCR = TMR4_OCCR(TMR4x, u32Ch); + + WRITE_REG16(*OCCR, u16Value); +} + +/** + * @brief Enable or disable the TMR4 OC of the specified channel. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_OC_Cmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint16_t *OCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get pointer of current channel OC register address */ + OCSR = TMR4_OCSR(TMR4x, u32Ch); + + /* Set OCSR port output compare */ + MODIFY_REG16(*OCSR, TMR4_OCSR_OCEx_MASK(u32Ch), TMR4_OCSR_OCEx(u32Ch, enNewState)); +} + +/** + * @brief Extend the matching conditions of TMR4 OC channel + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_OC_ExtendControlCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint16_t *OCER; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get pointer of current channel OC register address */ + OCER = TMR4_OCER(TMR4x, u32Ch); + + /* Set OCER register: Extend match function */ + MODIFY_REG16(*OCER, TMR4_OCER_MCECx_MASK(u32Ch), TMR4_OCER_MCECx(u32Ch, enNewState)); +} + +/** + * @brief Set TMR4 OC OCCR/OCMR buffer interval response function + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] u16Object TMR4 OC register buffer: OCCR/OCMR + * This parameter can be one of the macros group @ref TMR4_OC_Buffer_Object + * @arg TMR4_OC_BUF_CMP_VALUE: The register OCCR buffer function + * @arg TMR4_OC_BUF_CMP_MD: The register OCMR buffer function + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @arg ENABLE: Enable the OCMR/OCMR register buffer function. + * @arg DISABLE: Disable the OCMR/OCMR register buffer function. + * @retval None + */ +void TMR4_OC_BufIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, + uint16_t u16Object, en_functional_state_t enNewState) +{ + __IO uint16_t *OCER; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_OC_BUF_OBJECT(u16Object)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get pointer of current channel OC register address */ + OCER = TMR4_OCER(TMR4x, u32Ch); + + if (TMR4_OC_BUF_CMP_VALUE == (u16Object & TMR4_OC_BUF_CMP_VALUE)) { + /* Set OCER register: OCCR link transfer function */ + MODIFY_REG16(*OCER, TMR4_OCER_LMCx_MASK(u32Ch), TMR4_OCER_LMCx(u32Ch, enNewState)); + } + + if (TMR4_OC_BUF_CMP_MD == (u16Object & TMR4_OC_BUF_CMP_MD)) { + /* Set OCER register: OCMR link transfer function */ + MODIFY_REG16(*OCER, TMR4_OCER_LMMx_MASK(u32Ch), TMR4_OCER_LMMx(u32Ch, enNewState)); + } +} + +/** + * @brief Get TMR4 OC output current polarity + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @retval Returned value can be one of the macros group @ref TMR4_OC_Invalid_Output_Polarity + * - TMR4_OC_INVD_LOW: TMR4 OC output low level when OC is invalid + * - TMR4_OC_INVD_HIGH: TMR4 OC output high level when OC is invalid + */ +uint16_t TMR4_OC_GetPolarity(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint16_t *OCSR; + uint16_t u16Polarity; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCSR = TMR4_OCSR(TMR4x, u32Ch); + + /* Get OCSR register: OC output polarity */ + u16Polarity = READ_REG16_BIT(*OCSR, TMR4_OCSR_OCPx_MASK(u32Ch)); + return (u16Polarity >> (u32Ch % 2UL)); +} + +/** + * @brief Set TMR4 OC invalid output polarity + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] u16Polarity TMR4 OC invalid output polarity. + * This parameter can be one of the macros group @ref TMR4_OC_Invalid_Output_Polarity + * @arg TMR4_OC_INVD_LOW: TMR4 OC output low level when OC is invalid + * @arg TMR4_OC_INVD_HIGH: TMR4 OC output high level when OC is invalid + * @retval None + */ +void TMR4_OC_SetOcInvalidPolarity(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Polarity) +{ + __IO uint16_t *OCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_OC_INVD_POLARITY(u16Polarity)); + + /* Get pointer of current channel OC register address */ + OCSR = TMR4_OCSR(TMR4x, u32Ch); + + /* Set OCSR register: OC invalid output polarity */ + MODIFY_REG16(*OCSR, TMR4_OCSR_OCPx_MASK(u32Ch), TMR4_OCSR_OCPx(u32Ch, u16Polarity)); +} + +/** + * @brief Set TMR4 OC OCCR/OCMR buffer transfer condition + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel + * This parameter can be one of the macros group @ref TMR4_OC_Channel + * @param [in] u16Object TMR4 OC register buffer type: OCCR/OCMR + * This parameter can be one of the macros group @ref TMR4_OC_Buffer_Object + * @arg TMR4_OC_BUF_CMP_VALUE: The register OCCR buffer function + * @arg TMR4_OC_BUF_CMP_MD: The register OCMR buffer function + * @param [in] u16BufCond TMR4 OC OCCR/OCMR buffer transfer condition + * This parameter can be one of the macros group @ref TMR4_OC_Buffer_Transfer_Condition + * @arg TMR4_OC_BUF_COND_IMMED: Buffer transfer is made when writing to the OCCR/OCMR register. + * @arg TMR4_OC_BUF_COND_VALLEY: Buffer transfer is made when counter count valley. + * @arg TMR4_OC_BUF_COND_PEAK: Buffer transfer is made when counter count peak. + * @arg TMR4_OC_BUF_COND_PEAK_VALLEY: Buffer transfer is made when counter count peak or valley. + * @retval None + */ +void TMR4_OC_SetCompareBufCond(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Object, uint16_t u16BufCond) +{ + __IO uint16_t *OCER; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_OC_BUF_OBJECT(u16Object)); + DDL_ASSERT(IS_TMR4_OC_BUF_COND(u16BufCond)); + + /* Get pointer of current channel OC register address */ + OCER = TMR4_OCER(TMR4x, u32Ch); + + if (TMR4_OC_BUF_CMP_VALUE == (u16Object & TMR4_OC_BUF_CMP_VALUE)) { + /* Set OCER register: OCCR buffer mode */ + MODIFY_REG16(*OCER, TMR4_OCER_CxBUFEN_MASK(u32Ch), TMR4_OCER_CxBUFEN(u32Ch, u16BufCond)); + } + + if (TMR4_OC_BUF_CMP_MD == (u16Object & TMR4_OC_BUF_CMP_MD)) { + /* Set OCER register: OCMR buffer mode */ + MODIFY_REG16(*OCER, TMR4_OCER_MxBUFEN_MASK(u32Ch), TMR4_OCER_MxBUFEN(u32Ch, u16BufCond)); + } +} + +/** + * @brief Get the TMR4 OC high channel mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel. + * This parameter can be one of the following values: + * @retval The TMR4 OC high channel mode + * @note The function only can get low channel mode:TMR4_OC_CH_xH(x = U/V/W) + */ +uint16_t TMR4_OC_GetHighChCompareMode(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint16_t *OCMRxH; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_HIGH_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCMRxH = TMR4_OCMR(TMR4x, u32Ch); + return READ_REG16(*OCMRxH); +} + +/** + * @brief Set the TMR4 OC high channel mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel. + * This parameter can be one of the following values: + * @param [in] unTmr4Ocmrh The TMR4 OC high channel mode @ref un_tmr4_oc_ocmrh_t + * @retval None + * @note The function only can set low channel mode:TMR4_OC_CH_xH(x = U/V/W) + */ +void TMR4_OC_SetHighChCompareMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, un_tmr4_oc_ocmrh_t unTmr4Ocmrh) +{ + __IO uint16_t *OCMRxH; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_HIGH_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCMRxH = TMR4_OCMR(TMR4x, u32Ch); + WRITE_REG16(*OCMRxH, unTmr4Ocmrh.OCMRx); +} + +/** + * @brief Get the TMR4 OC low channel mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel. + * This parameter can be one of the following values: + * @retval The TMR4 OC low channel mode + * @note The function only can get low channel mode:TMR4_OC_CH_xL(x = U/V/W) + */ +uint32_t TMR4_OC_GetLowChCompareMode(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint32_t *OCMRxL; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_LOW_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCMRxL = (__IO uint32_t *)((uint32_t)TMR4_OCMR(TMR4x, u32Ch)); + return READ_REG32(*OCMRxL); +} + +/** + * @brief Set the TMR4 OC low channel mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 OC channel. + * This parameter can be one of the following values: + * @param [in] unTmr4Ocmrl The TMR4 OC low channel mode @ref un_tmr4_oc_ocmrl_t + * @retval None + * @note The function only can set low channel mode:TMR4_OC_CH_xL(x = U/V/W) + */ +void TMR4_OC_SetLowChCompareMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, un_tmr4_oc_ocmrl_t unTmr4Ocmrl) +{ + __IO uint32_t *OCMRxL; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_OC_LOW_CH(u32Ch)); + + /* Get pointer of current channel OC register address */ + OCMRxL = (__IO uint32_t *)((uint32_t)TMR4_OCMR(TMR4x, u32Ch)); + WRITE_REG32(*OCMRxL, unTmr4Ocmrl.OCMRx); +} + +/** + * @} + */ + +/** + * @defgroup TMR4_PWM_Global_Functions TMR4 PWM Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_tmr4_pwm_init_t to default values + * @param [out] pstcTmr4PwmInit Pointer to a @ref stc_tmr4_pwm_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4PwmInit value is NULL. + */ +int32_t TMR4_PWM_StructInit(stc_tmr4_pwm_init_t *pstcTmr4PwmInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4PwmInit) { + pstcTmr4PwmInit->u16Mode = TMR4_PWM_MD_THROUGH; + pstcTmr4PwmInit->u16ClockDiv = TMR4_PWM_CLK_DIV1; + pstcTmr4PwmInit->u16Polarity = TMR4_PWM_OXH_HOLD_OXL_HOLD; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize TMR4 PWM + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] pstcTmr4PwmInit Pointer to a @ref stc_tmr4_pwm_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4PwmInit value is NULL. + */ +int32_t TMR4_PWM_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_pwm_init_t *pstcTmr4PwmInit) +{ + uint16_t u16Value; + __IO uint16_t *POCR; + __IO uint16_t *RCSR; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4PwmInit) { + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_PWM_MD(pstcTmr4PwmInit->u16Mode)); + DDL_ASSERT(IS_TMR4_PWM_CLK_DIV(pstcTmr4PwmInit->u16ClockDiv)); + DDL_ASSERT(IS_TMR4_PWM_POLARITY(pstcTmr4PwmInit->u16Polarity)); + + /* Get pointer of current channel PWM register address */ + POCR = TMR4_POCR(TMR4x, u32Ch); + RCSR = TMR4_RCSR(TMR4x); + + /* Set POCR register */ + u16Value = (pstcTmr4PwmInit->u16Mode | pstcTmr4PwmInit->u16ClockDiv | pstcTmr4PwmInit->u16Polarity); + WRITE_REG16(*POCR, u16Value); + + /* Set RCSR register */ + u16Value = (TMR4_RCSR_RTSx_MASK(u32Ch) | TMR4_RCSR_RTIDx_MASK(u32Ch) | TMR4_RCSR_RTICx_MASK(u32Ch)); + MODIFY_REG16(*RCSR, TMR4_RCSR_RTEx_MASK(u32Ch), u16Value); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-initialize TMR4 PWM + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @retval None + */ +void TMR4_PWM_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __IO uint16_t *POCR; + __IO uint16_t *RCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + + /* Get pointer of current channel PWM register address */ + POCR = TMR4_POCR(TMR4x, u32Ch); + RCSR = TMR4_RCSR(TMR4x); + + /* Set POCR register */ + WRITE_REG16(*POCR, (TMR4_PWM_CLK_DIV1 | TMR4_PWM_MD_THROUGH | TMR4_PWM_OXH_HOLD_OXL_HOLD)); + + /* Set RCSR register */ + MODIFY_REG16(*RCSR, TMR4_RCSR_RTEx_MASK(u32Ch), \ + (TMR4_RCSR_RTIDx_MASK(u32Ch) | TMR4_RCSR_RTSx_MASK(u32Ch) | TMR4_RCSR_RTICx_MASK(u32Ch))); +} + +/** + * @brief Set TMR4 PWM clock division + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] u16Div TMR4 PWM internal clock division + * This parameter can be one of the macros group @ref TMR4_PWM_Clock_Division + * @arg TMR4_PWM_CLK_DIV1: CLK + * @arg TMR4_PWM_CLK_DIV2: CLK/2 + * @arg TMR4_PWM_CLK_DIV4: CLK/4 + * @arg TMR4_PWM_CLK_DIV8: CLK/8 + * @arg TMR4_PWM_CLK_DIV16: CLK/16 + * @arg TMR4_PWM_CLK_DIV32: CLK/32 + * @arg TMR4_PWM_CLK_DIV64: CLK/64 + * @arg TMR4_PWM_CLK_DIV128: CLK/128 + * @retval None + */ +void TMR4_PWM_SetClockDiv(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Div) +{ + __IO uint16_t *POCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_PWM_CLK_DIV(u16Div)); + + /* Get pointer of current channel PWM register address */ + POCR = TMR4_POCR(TMR4x, u32Ch); + + MODIFY_REG16(*POCR, TMR4_POCR_DIVCK, u16Div); +} + +/** + * @brief Set TMR4 PWM output polarity. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] u16Polarity TMR4 PWM output polarity + * This parameter can be one of the macros group @ref TMR4_PWM_Polarity + * @arg TMR4_PWM_OXH_HOLD_OXL_HOLD: Output PWML and PWMH signals without changing the level + * @arg TMR4_PWM_OXH_INVERT_OXL_INVERT: Output both PWML and PWMH signals reversed + * @arg TMR4_PWM_OXH_INVERT_OXL_HOLD: Output the PWMH signal reversed, outputs the PWML signal without changing the level + * @arg TMR4_PWM_OXH_HOLD_OXL_INVERT: Output the PWMH signal without changing the level, Outputs the PWML signal reversed + * @retval None + */ +void TMR4_PWM_SetPolarity(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Polarity) +{ + __IO uint16_t *POCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_PWM_POLARITY(u16Polarity)); + + /* Get pointer of current channel PWM register address */ + POCR = TMR4_POCR(TMR4x, u32Ch); + + MODIFY_REG16(*POCR, TMR4_POCR_LVLS, u16Polarity); +} + +/** + * @brief Start TMR4 PWM reload-timer + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @retval None + */ +void TMR4_PWM_StartReloadTimer(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + + SET_REG16_BIT(TMR4x->RCSR, TMR4_RCSR_RTEx_MASK(u32Ch)); +} + +/** + * @brief Stop TMR4 PWM reload-timer + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @retval None + */ +void TMR4_PWM_StopReloadTimer(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + + SET_REG16_BIT(TMR4x->RCSR, TMR4_RCSR_RTSx_MASK(u32Ch)); +} + +/** + * @brief Set TMR4 PWM filter count value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] u16Value TMR4 PWM filter count value + * @arg number of 16bit + * @retval None + */ +void TMR4_PWM_SetFilterCountValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value) +{ + __IO uint16_t *PFSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + + /* Get pointer of current channel PWM register address */ + PFSR = TMR4_PFSR(TMR4x, u32Ch); + + WRITE_REG16(*PFSR, u16Value); +} + +/** + * @brief Set TMR4 PWM dead time count + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] u32DeadTimeIndex TMR4 PWM dead time register index + * This parameter can be one of the macros group @ref TMR4_PWM_Dead_Time_Register_Index + * @arg TMR4_PWM_PDAR_IDX: TMR4_PDARn + * @arg TMR4_PWM_PDBR_IDX: TMR4_PDBRn + * @param [in] u16Value TMR4 PWM dead time register value + * @arg number of 16bit + * @retval None + */ +void TMR4_PWM_SetDeadTimeValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint32_t u32DeadTimeIndex, uint16_t u16Value) +{ + __IO uint16_t *PDR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_PWM_DEADTIME_REG_IDX(u32DeadTimeIndex)); + + /* Get pointer of current channel PWM register address */ + PDR = TMR4_PDR(TMR4x, u32Ch, u32DeadTimeIndex); + + WRITE_REG16(*PDR, u16Value); +} + +/** + * @brief Get TMR4 PWM dead time count + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 PWM channel + * This parameter can be one of the macros group @ref TMR4_PWM_Channel + * @param [in] u32DeadTimeIndex TMR4 PWM dead time register index + * This parameter can be one of the macros group @ref TMR4_PWM_Dead_Time_Register_Index + * @arg TMR4_PWM_PDAR_IDX: TMR4_PDARn + * @arg TMR4_PWM_PDBR_IDX: TMR4_PDBRn + * @retval TMR4 PWM dead time register value + */ +uint16_t TMR4_PWM_GetDeadTimeValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint32_t u32DeadTimeIndex) +{ + __I uint16_t *PDR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_PWM_DEADTIME_REG_IDX(u32DeadTimeIndex)); + + /* Get pointer of current channel PWM register address */ + PDR = TMR4_PDR(TMR4x, u32Ch, u32DeadTimeIndex); + + return READ_REG16(*PDR); +} + +/** + * @brief Set TMR4 PWM reister TMR4_PSCR.OE bit effect time + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Time Effect time + * This parameter can be one of the macros group @ref TMR4_PWM_OE_Bit_Effect_Time + * @arg TMR4_PWM_OE_EFFECT_IMMED: TMR4 PWM reister TMR4_PSCR.OE bit immediate effect immediate + * @arg TMR4_PWM_OE_EFFECT_COUNT_PEAK: TMR4 PWM reister TMR4_PSCR.OE bit effect when TMR4 counter count peak + * @arg TMR4_PWM_OE_EFFECT_COUNT_VALLEY: TMR4 PWM reister TMR4_PSCR.OE bit effect when TMR4 counter count valley + * @retval None + */ +void TMR4_PWM_SetOEEffectTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32Time) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_OE_EFFECT(u32Time)); + + MODIFY_REG32(TMR4x->PSCR, TMR4_PSCR_ODT, u32Time); +} + +/** + * @brief Enable or disable the TMR4 PWM main output by hardware after clear EMB event. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @arg ENABLE: The TMR4_PSCR.MOE bit automatically set to 1 by hardware to restore the PWM normal output. + * @arg DISABLE: The TMR4_PSCR.MOE bit can only be set to 1 by software to restore the PWM normal output. + * @retval None + */ +void TMR4_PWM_EmbHWMainOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR4x->PSCR, TMR4_PSCR_AOE); + } else { + CLR_REG32_BIT(TMR4x->PSCR, TMR4_PSCR_AOE); + } +} + +/** + * @brief Enable or disable the TMR4 PWM main output function. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_PWM_MainOutputCmd(CM_TMR4_TypeDef *TMR4x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR4x->PSCR, TMR4_PSCR_MOE); + } else { + CLR_REG32_BIT(TMR4x->PSCR, TMR4_PSCR_MOE); + } +} + +/** + * @brief Set TMR4 PWM port output mode + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32PwmPin TMR4 PWM pin + * This parameter can be one of the macros group @ref TMR4_PWM_Pin + * @param [in] u32Mode The PWM port output mode + * This parameter can be one of the macros group @ref TMR4_PWM_Pin_Output_Mode + * @arg TMR4_PWM_PIN_OUTPUT_OS: TIM4__Oxy(x=U/V/W,y=H/L) output polarity by specified OSxy + * @arg TMR4_PWM_PIN_OUTPUT_NORMAL: TIM4__Oxy(x=U/V/W,y=H/L) output normal PWM + * @retval None + */ +void TMR4_PWM_SetPortOutputMode(CM_TMR4_TypeDef *TMR4x, uint32_t u32PwmPin, uint32_t u32Mode) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_PIN(u32PwmPin)); + DDL_ASSERT(IS_TMR4_PWM_PIN_MD(u32Mode)); + + MODIFY_REG32(TMR4x->PSCR, TMR4_PSCR_OExy_MASK(u32PwmPin), TMR4_PSCR_OExy(u32PwmPin, u32Mode)); +} + +/** + * @brief Set TMR4 PWM pin status when below conditions occur:1.EMB 2.MOE=0 3.MOE=1&OExy=0 + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32PwmPin TMR4 PWM pin + * This parameter can be one of the macros group @ref TMR4_PWM_Pin + * @param [in] u32PinStatus TMR4 PWM pin status + * This parameter can be one of the macros group @ref TMR4_PWM_Abnormal_Pin_Status. + * @retval None + */ +void TMR4_PWM_SetAbnormalPinStatus(CM_TMR4_TypeDef *TMR4x, uint32_t u32PwmPin, uint32_t u32PinStatus) +{ + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_PWM_ABNORMAL_PIN_STAT(u32PinStatus)); + + DDL_ASSERT(IS_TMR4_PWM_PIN(u32PwmPin)); + MODIFY_REG32(TMR4x->PSCR, TMR4_PSCR_OSxy_MASK(u32PwmPin), TMR4_PSCR_OSxy(u32PwmPin, u32PinStatus)); +} + +/** + * @} + */ + +/** + * @defgroup TMR4_Event_Global_Functions TMR4 Event Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_tmr4_evt_init_t to default values + * @param [in] pstcTmr4EventInit Pointer to a @ref stc_tmr4_evt_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4EventInit value is NULL. + */ +int32_t TMR4_EVT_StructInit(stc_tmr4_evt_init_t *pstcTmr4EventInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4EventInit) { + pstcTmr4EventInit->u16Mode = TMR4_EVT_MD_CMP; + pstcTmr4EventInit->u16CompareValue = 0U; + pstcTmr4EventInit->u16OutputEvent = TMR4_EVT_OUTPUT_EVT0; + pstcTmr4EventInit->u16MatchCond = 0U; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize TMR4 event + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] pstcTmr4EventInit Pointer to a @ref stc_tmr4_evt_init_t structure + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcTmr4EventInit value is NULL. + */ +int32_t TMR4_EVT_Init(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, const stc_tmr4_evt_init_t *pstcTmr4EventInit) +{ + uint16_t u16Value; + __IO uint16_t *SCCR; + __IO uint16_t *SCSR; + __IO uint16_t *SCMR; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcTmr4EventInit) { + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_MD(pstcTmr4EventInit->u16Mode)); + DDL_ASSERT(IS_TMR4_EVT_OUTPUT_EVT(pstcTmr4EventInit->u16OutputEvent)); + DDL_ASSERT(IS_TMR4_EVT_MATCH_COND(pstcTmr4EventInit->u16MatchCond)); + + /* Get actual address of register list of current channel */ + SCCR = TMR4_SCCR(TMR4x, u32Ch); + SCSR = TMR4_SCSR(TMR4x, u32Ch); + SCMR = TMR4_SCMR(TMR4x, u32Ch); + + /* Set SCSR register */ + u16Value = (pstcTmr4EventInit->u16Mode | pstcTmr4EventInit->u16OutputEvent | pstcTmr4EventInit->u16MatchCond); + WRITE_REG16(*SCSR, u16Value); + + /* Set SCMR register */ + WRITE_REG16(*SCMR, 0xFF00U); + + /* Set SCCR register: compare value */ + WRITE_REG16(*SCCR, pstcTmr4EventInit->u16CompareValue); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief De-initialize TMR4 PWM + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @retval None + */ +void TMR4_EVT_DeInit(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __IO uint16_t *SCCR; + __IO uint16_t *SCSR; + __IO uint16_t *SCMR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + + /* Get actual address of register list of current channel */ + SCCR = TMR4_SCCR(TMR4x, u32Ch); + SCSR = TMR4_SCSR(TMR4x, u32Ch); + SCMR = TMR4_SCMR(TMR4x, u32Ch); + + /* Configure default parameter */ + WRITE_REG16(*SCCR, 0x0U); + WRITE_REG16(*SCSR, 0x0000U); + WRITE_REG16(*SCMR, 0xFF00U); +} + +/** + * @brief Set TMR4 event delay object + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16Object TMR4 event delay object + * This parameter can be one of the macros group @ref TMR4_Event_Delay_Object + * @arg TMR4_EVT_DELAY_OCCRXH: TMR4 event delay object - OCCRxh + * @arg TMR4_EVT_DELAY_OCCRXL: TMR4 event delay object - OCCRxl + * @retval None + */ +void TMR4_EVT_SetDelayObject(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Object) +{ + __IO uint16_t *SCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_DELAY_OBJECT(u16Object)); + + /* Get actual address of register list of current channel */ + SCSR = TMR4_SCSR(TMR4x, u32Ch); + + /* Set SCSR register */ + MODIFY_REG16(*SCSR, TMR4_SCSR_EVTDS, u16Object); +} + +/** + * @brief Set TMR4 event trigger event. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16MaskTime Mask times + * This parameter can be one of the macros group @ref TMR4_Event_Mask_Times + * @arg TMR4_EVT_MASK0: Mask 0 times + * @arg TMR4_EVT_MASK1: Mask 1 times + * @arg TMR4_EVT_MASK2: Mask 2 times + * @arg TMR4_EVT_MASK3: Mask 3 times + * @arg TMR4_EVT_MASK4: Mask 4 times + * @arg TMR4_EVT_MASK5: Mask 5 times + * @arg TMR4_EVT_MASK6: Mask 6 times + * @arg TMR4_EVT_MASK7: Mask 7 times + * @arg TMR4_EVT_MASK8: Mask 8 times + * @arg TMR4_EVT_MASK9: Mask 9 times + * @arg TMR4_EVT_MASK10: Mask 10 times + * @arg TMR4_EVT_MASK11: Mask 11 times + * @arg TMR4_EVT_MASK12: Mask 12 times + * @arg TMR4_EVT_MASK13: Mask 13 times + * @arg TMR4_EVT_MASK14: Mask 14 times + * @arg TMR4_EVT_MASK15: Mask 15 times + * @retval None + */ +void TMR4_EVT_SetMaskTime(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16MaskTime) +{ + __IO uint16_t *SCMR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_MASK(u16MaskTime)); + + /* Get actual address of register list of current channel */ + SCMR = TMR4_SCMR(TMR4x, u32Ch); + + /* Set SCMR register */ + MODIFY_REG16(*SCMR, TMR4_SCMR_AMC, u16MaskTime); +} + +/** + * @brief Get TMR4 event SCCR register value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @retval Returned value can be one of the macros group @ref TMR4_Event_Mask_Times + * - TMR4_EVT_MASK0: Mask 0 times + * - TMR4_EVT_MASK1: Mask 1 times + * - TMR4_EVT_MASK2: Mask 2 times + * - TMR4_EVT_MASK3: Mask 3 times + * - TMR4_EVT_MASK4: Mask 4 times + * - TMR4_EVT_MASK5: Mask 5 times + * - TMR4_EVT_MASK6: Mask 6 times + * - TMR4_EVT_MASK7: Mask 7 times + * - TMR4_EVT_MASK8: Mask 8 times + * - TMR4_EVT_MASK9: Mask 9 times + * - TMR4_EVT_MASK10: Mask 10 times + * - TMR4_EVT_MASK11: Mask 11 times + * - TMR4_EVT_MASK12: Mask 12 times + * - TMR4_EVT_MASK13: Mask 13 times + * - TMR4_EVT_MASK14: Mask 14 times + * - TMR4_EVT_MASK15: Mask 15 times + */ +uint16_t TMR4_EVT_GetMaskTime(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint16_t *SCMR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + + /* Get actual address of register list of current channel */ + SCMR = TMR4_SCMR(TMR4x, u32Ch); + + return READ_REG16_BIT(*SCMR, TMR4_SCMR_AMC); +} + +/** + * @brief Set TMR4 event compare value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16Value SCCR register value + * @arg number of 16bit + * @retval None + */ +void TMR4_EVT_SetCompareValue(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Value) +{ + __IO uint16_t *SCCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + + /* Get actual address of register list of current channel */ + SCCR = TMR4_SCCR(TMR4x, u32Ch); + + /* Set SCCR register */ + WRITE_REG16(*SCCR, u16Value); +} + +/** + * @brief Get TMR4 event compare value + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @retval SCCR register value + */ +uint16_t TMR4_EVT_GetCompareValue(const CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch) +{ + __I uint16_t *SCCR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + + /* Get actual address of register list of current channel */ + SCCR = TMR4_SCCR(TMR4x, u32Ch); + + return READ_REG16(*SCCR); +} + +/** + * @brief Set TMR4 output event + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16Event TMR4 event output event + * This parameter can be one of the macros group @ref TMR4_Event_Output_Event + * @retval None + */ +void TMR4_EVT_SetOutputEvent(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Event) +{ + __IO uint16_t *SCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_OUTPUT_EVT(u16Event)); + + /* Get actual address of register list of current channel */ + SCSR = TMR4_SCSR(TMR4x, u32Ch); + + /* Set SCSR register */ + MODIFY_REG16(*SCSR, TMR4_SCSR_EVTOS, u16Event); +} + +/** + * @brief Set the SCCR&SCMR buffer transfer condition + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16BufCond The buffer transfer condition + * This parameter can be one of the macros group @ref TMR4_Event_Buffer_Transfer_Condition + * @arg TMR4_EVT_BUF_COND_IMMED: Register SCCR&SCMR buffer transfer when writing to the SCCR&SCMR register + * @arg TMR4_EVT_BUF_COND_VALLEY: Register SCCR&SCMR buffer transfer when counter count valley + * @arg TMR4_EVT_BUF_COND_PEAK: Register SCCR&SCMR buffer transfer when counter count peak + * @arg TMR4_EVT_BUF_COND_PEAK_VALLEY: Register SCCR&SCMR buffer transfer when counter count peak or valley + * @retval None + */ +void TMR4_EVT_SetCompareBufCond(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16BufCond) +{ + __IO uint16_t *SCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_BUF_COND(u16BufCond)); + + /* Get actual address of register list of current channel */ + SCSR = TMR4_SCSR(TMR4x, u32Ch); + + MODIFY_REG16(*SCSR, TMR4_SCSR_BUFEN, u16BufCond); +} + +/** + * @brief Enable or disable the buffer interval response function of TMR4 event. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_EVT_BufIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + __IO uint16_t *SCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get actual address of register list of current channel */ + SCSR = TMR4_SCSR(TMR4x, u32Ch); + + if (ENABLE == enNewState) { + SET_REG16_BIT(*SCSR, TMR4_SCSR_LMC); + } else { + CLR_REG16_BIT(*SCSR, TMR4_SCSR_LMC); + } +} + +/** + * @brief Enable or disable the specified interval response of TMR4 event. + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16MaskType The specified mask compare type of TMR4 event + * This parameter can be any composed value of the macros group @ref TMR4_Event_Mask + * @arg TMR4_EVT_MASK_VALLEY: Compare with the counter valley interrupt mask counter + * @arg TMR4_EVT_MASK_PEAK: Compare with the counter peak interrupt mask counter + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_EVT_EventIntervalReponseCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, + uint16_t u16MaskType, en_functional_state_t enNewState) +{ + __IO uint16_t *SCMR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_MASK_TYPE(u16MaskType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get actual address of register list of current channel */ + SCMR = TMR4_SCMR(TMR4x, u32Ch); + + if (ENABLE == enNewState) { + SET_REG16_BIT(*SCMR, u16MaskType); + } else { + CLR_REG16_BIT(*SCMR, u16MaskType); + } +} + +/** + * @brief Enable or disable the specified count compare type of TMR4 event + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u32Ch TMR4 event channel + * This parameter can be one of the macros group @ref TMR4_Event_Channel + * @param [in] u16Cond The specified count compare type of TMR4 event + * This parameter can be any composed value of the macros group @ref TMR4_Event_Match_Condition + * @arg TMR4_EVT_MATCH_CNT_UP: Start event operate when match with SCCR&SCMR and TMR4 counter count up + * @arg TMR4_EVT_MATCH_CNT_DOWN: Start event operate when match with SCCR&SCMR and TMR4 counter count down + * @arg TMR4_EVT_MATCH_CNT_VALLEY: Start event operate when match with SCCR&SCMR and TMR4 counter count valley + * @arg TMR4_EVT_MATCH_CNT_PEAK: Start event operate when match with SCCR&SCMR and TMR4 counter count peak + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR4_EVT_MatchCondCmd(CM_TMR4_TypeDef *TMR4x, uint32_t u32Ch, uint16_t u16Cond, en_functional_state_t enNewState) +{ + __IO uint16_t *SCSR; + + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_CH(u32Ch)); + DDL_ASSERT(IS_TMR4_EVT_MATCH_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + /* Get actual address of register list of current channel */ + SCSR = TMR4_SCSR(TMR4x, u32Ch); + + if (ENABLE == enNewState) { + SET_REG16_BIT(*SCSR, u16Cond); + } else { + CLR_REG16_BIT(*SCSR, u16Cond); + } +} + +/** + * @brief Set TMR4 event signal output to port + * @param [in] TMR4x Pointer to TMR4 instance register base + * This parameter can be one of the following values: + * @arg CM_TMR4 or CM_TMR4_x: TMR4 unit instance register base + * @param [in] u16Signal TMR4 event signal selection + * This parameter can be one of the macros group @ref TMR4_Event_Output_Signal + * @retval None + */ +void TMR4_EVT_SetOutputEventSignal(CM_TMR4_TypeDef *TMR4x, uint16_t u16Signal) +{ + DDL_ASSERT(IS_TMR4_UNIT(TMR4x)); + DDL_ASSERT(IS_TMR4_EVT_OUTPUT_SIGNAL(u16Signal)); + + MODIFY_REG16(TMR4x->SCER, TMR4_SCER_EVTRS, u16Signal); +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LL_TMR4_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr6.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr6.c new file mode 100644 index 00000000..57656c21 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmr6.c @@ -0,0 +1,1935 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmr6.c + * @brief This file provides firmware functions to manage the TMR6 (TMR6). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_tmr6.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TMR6 TMR6 + * @brief TMR6 Driver Library + * @{ + */ + +#if (LL_TMR6_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMR6_Local_Macros TMR6 Local Macros + * @{ + */ + +/* Timer6 registers reset value */ +#define TMR6_REG_RST_VALUE_U32 (0xFFFFFFFFUL) +#define TMR6_REG_RST_VALUE_U16 (0xFFFFU) +#define TMR6_REG_GCONR_RST_VALUE (0x00000100UL) + +/* Define for BCONR register configuration */ +#define BCONR_FUNC_CMD_MASK (0x01UL) +#define BCONR_GEN_CFG_MASK (0x0000000EUL) +#define BCONR_GEN_CFG_CHB_OFS (0x04UL) +#define BCONR_PERIOD_CFG_MASK (0x0000000EUL) +#define BCONR_PERIOD_CFG_OFS (0x08UL) +#define BCONR_SPECIAL_CFG_MASK (0x0000000EUL) +#define BCONR_SPECIAL_CFG_CHA_OFS (0x10UL) +#define BCONR_SPECIAL_CFG_CHB_OFS (0x14UL) + +/* Define mask value for PWM output configuration for PCNAR/PCNBR register */ +#define PCNA_BR_REG_OUTPUT_CFG_MASK (0x8000FFFFUL) +#define PCNA_BR_REG_EMB_CFG_MASK (TMR6_PCNAR_EMBSA | TMR6_PCNAR_EMBRA | TMR6_PCNAR_EMBCA) +#define PCONR_REG_POLARITY_MASK (0x03UL) + +/* Define mask value for GCONR register */ +#define TMR6_INIT_MASK (TMR6_GCONR_DIR | TMR6_GCONR_MODE | TMR6_GCONR_CKDIV) +#define TMR6_ZMASK_CFG_MASK (TMR6_GCONR_ZMSKVAL | TMR6_GCONR_ZMSKPOS | TMR6_GCONR_ZMSKREV) + +/** + * @defgroup TMR6_Check_Param_Validity TMR6 Check Parameters Validity + * @{ + */ + +/*! Parameter valid check for normal timer6 unit */ +#define IS_VALID_TMR6_UNIT(x) \ +( ((x) == CM_TMR6_1) || \ + ((x) == CM_TMR6_2) || \ + ((x) == CM_TMR6_3) || \ + ((x) == CM_TMR6_4) || \ + ((x) == CM_TMR6_5) || \ + ((x) == CM_TMR6_6) || \ + ((x) == CM_TMR6_7) || \ + ((x) == CM_TMR6_8)) + +/*! Parameter valid check for timer6 count source */ +#define IS_TMR6_CNT_SRC(x) \ +( ((x) == TMR6_CNT_SRC_SW) || \ + ((x) == TMR6_CNT_SRC_HW)) + +/*! Parameter valid check for interrupt source configuration */ +#define IS_VALID_IRQ(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_INT_ALL) == TMR6_INT_ALL)) + +/*! Parameter valid check for status bit read */ +#define IS_VALID_GET_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_FLAG_ALL) == TMR6_FLAG_ALL)) + +/*! Parameter valid check for status bit clear */ +#define IS_VALID_CLR_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_FLAG_CLR_ALL) == TMR6_FLAG_CLR_ALL)) + +/*! Parameter valid check for period register */ +#define IS_VALID_PERIOD_REG(x) \ +( (x) <= TMR6_PERIOD_REG_C) + +/*! Parameter valid check for general compare register */ +#define IS_VALID_CMP_REG(x) \ +( (x) <= TMR6_CMP_REG_F) + +/*! Parameter valid check for general/special compare channel */ +#define IS_VALID_CNT_CH(x) \ +( ((x) == TMR6_CH_A) || \ + ((x) == TMR6_CH_B)) + +/*! Parameter valid check for buffer function number */ +#define IS_VALID_BUF_NUM(x) \ +( ((x) == TMR6_BUF_SINGLE) || \ + ((x) == TMR6_BUF_DUAL)) + +/*! Parameter valid check for buffer transfer timer configuration */ +#define IS_VALID_BUF_TRANS_TRIG(x) \ +( ((x) == TMR6_BUF_TRANS_INVD) || \ + ((x) == TMR6_BUF_TRANS_OVF) || \ + ((x) == TMR6_BUF_TRANS_UDF) || \ + ((x) == TMR6_BUF_TRANS_OVF_UDF)) + +/*! Parameter valid check for count condition for valid period function */ +#define IS_VALID_PERIOD_CNT_COND(x) \ +( ((x) == TMR6_VALID_PERIOD_INVD) || \ + ((x) == TMR6_VALID_PERIOD_CNT_COND_UDF) || \ + ((x) == TMR6_VALID_PERIOD_CNT_COND_OVF) || \ + ((x) == TMR6_VALID_PERIOD_CNT_COND_OVF_UDF)) + +/*! Parameter valid check for count condition for valid period count */ +#define IS_VALID_PERIOD_CNT(x) \ +( ((x) == TMR6_VALID_PERIOD_CNT_INVD) || \ + ((x) == TMR6_VALID_PERIOD_CNT1) || \ + ((x) == TMR6_VALID_PERIOD_CNT2) || \ + ((x) == TMR6_VALID_PERIOD_CNT3) || \ + ((x) == TMR6_VALID_PERIOD_CNT4) || \ + ((x) == TMR6_VALID_PERIOD_CNT5) || \ + ((x) == TMR6_VALID_PERIOD_CNT6) || \ + ((x) == TMR6_VALID_PERIOD_CNT7)) + +/*! Parameter valid check for count register data range */ +#define IS_VALID_REG_RANGE_U16(x) ((x) <= 0xFFFFUL) + +/*! Parameter valid check for dead time register */ +#define IS_VALID_DEADTIME_REG(x) \ +( ((x) == TMR6_DEADTIME_REG_UP_A) || \ + ((x) == TMR6_DEADTIME_REG_DOWN_A) || \ + ((x) == TMR6_DEADTIME_REG_UP_B) || \ + ((x) == TMR6_DEADTIME_REG_DOWN_B)) + +/*! Parameter valid check for pin */ +#define IS_VALID_PIN(x) \ +( ((x) == TMR6_IO_PWMA) || \ + ((x) == TMR6_IO_PWMB) || \ + ((x) == TMR6_INPUT_TRIGA) || \ + ((x) == TMR6_INPUT_TRIGB) || \ + ((x) == TMR6_INPUT_TRIGC) || \ + ((x) == TMR6_INPUT_TRIGD)) + +/*! Parameter valid check for input pin filter clock */ +#define IS_VALID_FILTER_CLK(x) \ +( ((x) == TMR6_FILTER_CLK_DIV1) || \ + ((x) == TMR6_FILTER_CLK_DIV4) || \ + ((x) == TMR6_FILTER_CLK_DIV16) || \ + ((x) == TMR6_FILTER_CLK_DIV64)) + +/*! Parameter valid check for PWM pin status */ +#define IS_VALID_PWM_POLARITY(x) \ +( ((x) == TMR6_PWM_LOW) || \ + ((x) == TMR6_PWM_HIGH) || \ + ((x) == TMR6_PWM_HOLD) || \ + ((x) == TMR6_PWM_INVT)) + +/*! Parameter valid check for force PWM output pin */ +#define IS_VALID_PWM_FORCE_POLARITY(x) \ +( ((x) == TMR6_PWM_FORCE_INVD) || \ + ((x) == TMR6_PWM_FORCE_LOW) || \ + ((x) == TMR6_PWM_FORCE_HIGH)) + +/*! Parameter valid check for PWM pin status for count start and stop */ +#define IS_VALID_PWM_POLARITY_START_STOP(x) \ +( ((x) == TMR6_PWM_LOW) || \ + ((x) == TMR6_PWM_HIGH) || \ + ((x) == TMR6_PWM_HOLD)) + +#define IS_VALID_CNT_STAT(x) \ +( ((x) == TMR6_STAT_START) || \ + ((x) == TMR6_STAT_STOP) || \ + ((x) == TMR6_STAT_OVF) || \ + ((x) == TMR6_STAT_UDF) || \ + ((x) == TMR6_STAT_UP_CNT_MATCH_A) || \ + ((x) == TMR6_STAT_DOWN_CNT_MATCH_A) || \ + ((x) == TMR6_STAT_UP_CNT_MATCH_B) || \ + ((x) == TMR6_STAT_DOWN_CNT_MATCH_B)) + +/*! Parameter valid check for pin mode */ +#define IS_VALID_PIN_MD(x) \ +( ((x) == TMR6_PIN_CMP_OUTPUT) || \ + ((x) == TMR6_PIN_CAPT_INPUT)) + +/*! Parameter valid check for EMB event valid channel */ +#define IS_VALID_EMB_CH(x) \ +( ((x) == TMR6_EMB_EVT_CH0) || \ + ((x) == TMR6_EMB_EVT_CH1) || \ + ((x) == TMR6_EMB_EVT_CH2) || \ + ((x) == TMR6_EMB_EVT_CH3)) + +/*! Parameter valid check for EMB release mode when EMB event invalid */ +#define IS_VALID_EMB_RELEASE_MD(x) \ +( ((x) == TMR6_EMB_RELEASE_IMMED) || \ + ((x) == TMR6_EMB_RELEASE_OVF) || \ + ((x) == TMR6_EMB_RELEASE_UDF) || \ + ((x) == TMR6_EMB_RELEASE_OVF_UDF)) + +/*! Parameter valid check for pin output status when EMB event valid */ +#define IS_VALID_EMB_VALID_PIN_POLARITY(x) \ +( ((x) == TMR6_EMB_PIN_NORMAL) || \ + ((x) == TMR6_EMB_PIN_HIZ) || \ + ((x) == TMR6_EMB_PIN_LOW) || \ + ((x) == TMR6_EMB_PIN_HIGH)) + +/*! Parameter valid check for dead time buffer function for DTUAR and DTUBR register */ +#define IS_VALID_DEADTIME_BUF_FUNC_DTUAR_REG(x) \ +( ((x) == TMR6_DEADTIME_CNT_UP_BUF_OFF) || \ + ((x) == TMR6_DEADTIME_CNT_UP_BUF_ON)) + +/*! Parameter valid check for dead time buffer function for DTDAR and DTDBR register */ +#define IS_VALID_DEADTIME_BUF_FUNC_DTDAR_REG(x) \ +( ((x) == TMR6_DEADTIME_CNT_DOWN_BUF_OFF) || \ + ((x) == TMR6_DEADTIME_CNT_DOWN_BUF_ON)) + +/*! Parameter valid check for dead time buffer transfer condition */ +#define IS_VALID_DEADTIME_BUF_TRANS_COND_REG(x) \ +( ((x) == TMR6_DEADTIME_BUF_COND_INVD) || \ + ((x) == TMR6_DEADTIME_BUF_COND_OVF) || \ + ((x) == TMR6_DEADTIME_BUF_COND_UDF) || \ + ((x) == TMR6_DEADTIME_BUF_COND_OVF_UDF)) + +/*! Parameter valid check for dead time equal function for DTUAR and DTDAR register */ +#define IS_VALID_DEADTIME_EQUAL_FUNC_REG(x) \ +( ((x) == TMR6_DEADTIME_EQUAL_OFF) || \ + ((x) == TMR6_DEADTIME_EQUAL_ON)) + +/*! Parameter valid check for start condition */ +#define IS_VALID_START_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_START_COND_ALL) == TMR6_START_COND_ALL)) + +/*! Parameter valid check for stop condition */ +#define IS_VALID_STOP_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_STOP_COND_ALL) == TMR6_STOP_COND_ALL)) + +/*! Parameter valid check for clear condition */ +#define IS_VALID_CLR_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_CLR_COND_ALL) == TMR6_CLR_COND_ALL)) + +/*! Parameter valid check for update condition */ +#define IS_VALID_UPD_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_UPD_COND_ALL) == TMR6_UPD_COND_ALL)) + +/*! Parameter valid check for capture condition */ +#define IS_VALID_CAPT_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_CAPT_COND_ALL) == TMR6_CAPT_COND_ALL)) + +/*! Parameter valid check for hardware count up condition */ +#define IS_VALID_CNT_UP_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_CNT_UP_COND_ALL) == TMR6_CNT_UP_COND_ALL)) + +/*! Parameter valid check for hardware count down condition */ +#define IS_VALID_CNT_DOWN_COND(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_CNT_DOWN_COND_ALL) == TMR6_CNT_DOWN_COND_ALL)) + +/*! Parameter valid check for count Mode */ +#define IS_VALID_CNT_MD(x) \ +( ((x) == TMR6_MD_SAWTOOTH) || \ + ((x) == TMR6_MD_TRIANGLE)) + +/*! Parameter valid check for count direction */ +#define IS_VALID_CNT_DIR(x) \ +( ((x) == TMR6_CNT_UP) || \ + ((x) == TMR6_CNT_DOWN)) + +/*! Parameter valid check for count clock division */ +#define IS_VALID_CNT_CLK_DIV(x) \ +( ((x) == TMR6_CLK_DIV1) || \ + ((x) == TMR6_CLK_DIV2) || \ + ((x) == TMR6_CLK_DIV4) || \ + ((x) == TMR6_CLK_DIV8) || \ + ((x) == TMR6_CLK_DIV16) || \ + ((x) == TMR6_CLK_DIV32) || \ + ((x) == TMR6_CLK_DIV64) || \ + ((x) == TMR6_CLK_DIV128) || \ + ((x) == TMR6_CLK_DIV256) || \ + ((x) == TMR6_CLK_DIV512) || \ + ((x) == TMR6_CLK_DIV1024)) + +/*! Parameter valid check for count reload mode */ +#define IS_VALID_CNT_RELOAD_MD(x) \ +( ((x) == TMR6_CNT_RELOAD_ON) || \ + ((x) == TMR6_CNT_RELOAD_OFF)) + +/*! Parameter valid check for Z Mask input function mask cycles number */ +#define IS_VALID_ZMASK_CYCLES(x) \ +( ((x) == TMR6_ZMASK_FUNC_INVD) || \ + ((x) == TMR6_ZMASK_CYCLE_4) || \ + ((x) == TMR6_ZMASK_CYCLE_8) || \ + ((x) == TMR6_ZMASK_CYCLE_16)) + +/*! Parameter valid check for Z Mask function of timer6 position unit */ +#define IS_VALID_POS_UNIT_ZMASK_FUNC(x) \ +( ((x) == TMR6_POS_CLR_ZMASK_FUNC_OFF) || \ + ((x) == TMR6_POS_CLR_ZMASK_FUNC_ON)) + +/*! Parameter valid check for Z Mask function of timer6 revolution unit */ +#define IS_VALID_REVO_UNIT_ZMASK_FUNC(x) \ +( ((x) == TMR6_REVO_CNT_ZMASK_FUNC_OFF) || \ + ((x) == TMR6_REVO_CNT_ZMASK_FUNC_ON)) + +/*! Parameter valid check for software sync control unit */ +#define IS_VALID_SW_UNIT(x) \ +( ((x) != 0UL) && \ + (((x) | TMR6_SW_SYNC_ALL) == TMR6_SW_SYNC_ALL)) + +/*! Unit check for TMR6 which data width is 32 bit */ +#define IS_TMR6_32BIT_UNIT(x) \ +( ((x) == CM_TMR6_1) || \ + ((x) == CM_TMR6_2) || \ + ((x) == CM_TMR6_3) || \ + ((x) == CM_TMR6_4)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup TMR6_Global_Functions TMR6 Global Functions + * @{ + */ + +/** + * @brief Initialize the timer6 count function + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] pstcTmr6Init Pointer of configuration structure @ref stc_timer6_init_t + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_Init(CM_TMR6_TypeDef *TMR6x, const stc_timer6_init_t *pstcTmr6Init) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + if (NULL != pstcTmr6Init) { + /* Check parameters */ + DDL_ASSERT(IS_TMR6_CNT_SRC(pstcTmr6Init->u8CountSrc)); + + if (pstcTmr6Init->u8CountSrc == TMR6_CNT_SRC_SW) { + /* Normal count */ + DDL_ASSERT(IS_VALID_CNT_MD(pstcTmr6Init->sw_count.u32CountMode)); + DDL_ASSERT(IS_VALID_CNT_DIR(pstcTmr6Init->sw_count.u32CountDir)); + DDL_ASSERT(IS_VALID_CNT_CLK_DIV(pstcTmr6Init->sw_count.u32ClockDiv)); + + MODIFY_REG32(TMR6x->GCONR, TMR6_INIT_MASK, (pstcTmr6Init->sw_count.u32CountMode | pstcTmr6Init->sw_count.u32CountDir | \ + pstcTmr6Init->sw_count.u32ClockDiv)); + } else { + /* Hardware count */ + if (0U != pstcTmr6Init->hw_count.u32CountUpCond) { + DDL_ASSERT(IS_VALID_CNT_UP_COND(pstcTmr6Init->hw_count.u32CountUpCond)); + } + if (0U != pstcTmr6Init->hw_count.u32CountDownCond) { + DDL_ASSERT(IS_VALID_CNT_DOWN_COND(pstcTmr6Init->hw_count.u32CountDownCond)); + } + + WRITE_REG32(TMR6x->HCUPR, pstcTmr6Init->hw_count.u32CountUpCond); + WRITE_REG32(TMR6x->HCDOR, pstcTmr6Init->hw_count.u32CountDownCond); + } + + DDL_ASSERT(IS_VALID_CNT_RELOAD_MD(pstcTmr6Init->u32CountReload)); + MODIFY_REG32(TMR6x->GCONR, TMR6_GCONR_OVSTP, pstcTmr6Init->u32CountReload); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + WRITE_REG32(TMR6x->PERAR, pstcTmr6Init->u32PeriodValue); + } else { + DDL_ASSERT(IS_VALID_REG_RANGE_U16(pstcTmr6Init->u32PeriodValue)); + WRITE_REG16(TMR6x->PERAR, pstcTmr6Init->u32PeriodValue); + } + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set timer6 base count mode + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Mode @ref TMR6_Count_Mode_Define + * @retval None + */ +void TMR6_SetCountMode(CM_TMR6_TypeDef *TMR6x, uint32_t u32Mode) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_MD(u32Mode)); + MODIFY_REG32(TMR6x->GCONR, TMR6_GCONR_MODE, u32Mode); +} + +/** + * @brief Set timer6 base count direction + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Dir @ref TMR6_Count_Dir_Define + * @retval None + */ +void TMR6_SetCountDir(CM_TMR6_TypeDef *TMR6x, uint32_t u32Dir) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_DIR(u32Dir)); + MODIFY_REG32(TMR6x->GCONR, TMR6_GCONR_DIR, u32Dir); +} + +/** + * @brief Set timer6 base count direction + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval uint32_t Count direction @ref TMR6_Count_Dir_Define + */ +uint32_t TMR6_GetCountDir(CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + return READ_REG32_BIT(TMR6x->GCONR, TMR6_GCONR_DIR); +} + +/** + * @brief Set timer6 clock division + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Div @ref TMR6_Count_Clock_Define + * @retval None + */ +void TMR6_SetClockDiv(CM_TMR6_TypeDef *TMR6x, uint32_t u32Div) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CLK_DIV(u32Div)); + + MODIFY_REG32(TMR6x->GCONR, TMR6_GCONR_CKDIV, u32Div); +} + +/** + * @brief Timer6 count reload function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_CountReloadCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + CLR_REG32_BIT(TMR6x->GCONR, TMR6_GCONR_OVSTP); + } else { + SET_REG32_BIT(TMR6x->GCONR, TMR6_GCONR_OVSTP); + } +} + +/** + * @brief Hardware increase conditon command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware count, maybe one or any combination of the parameter + * @ref TMR6_HW_Count_Up_Cond_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWCountUpCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_UP_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HCUPR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HCUPR, u32Cond); + } +} + +/** + * @brief Hardware decrease condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware count, maybe one or any combination of the parameter + * @ref TMR6_HW_Count_Down_Cond_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWCountDownCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_DOWN_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HCDOR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HCDOR, u32Cond); + } +} + +/** + * @brief Initialize the timer6 hardware count function + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch @ref TMR6_Count_Ch_Define + * @param [in] pstcPwmInit Pointer of initialize structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_PWM_Init(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_pwm_init_t *pstcPwmInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + + __IO uint32_t *TMR6_GCMxR = (__IO uint32_t *)((uint32_t)&TMR6x->GCMAR + 4UL * u32Ch); + + if (NULL != pstcPwmInit) { + DDL_ASSERT(IS_VALID_PWM_POLARITY_START_STOP(pstcPwmInit->u32StartPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY_START_STOP(pstcPwmInit->u32StopPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32CountDownMatchBPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32CountUpMatchBPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32CountDownMatchAPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32CountUpMatchAPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32UdfPolarity)); + DDL_ASSERT(IS_VALID_PWM_POLARITY(pstcPwmInit->u32OvfPolarity)); + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + WRITE_REG32(*TMR6_GCMxR, pstcPwmInit->u32CompareValue); + } else { + DDL_ASSERT(IS_VALID_REG_RANGE_U16(pstcPwmInit->u32CompareValue)); + WRITE_REG16(*TMR6_GCMxR, pstcPwmInit->u32CompareValue); + } + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->PCNAR, PCNA_BR_REG_OUTPUT_CFG_MASK, \ + pstcPwmInit->u32CountDownMatchBPolarity << TMR6_PCNAR_CMBDCA_POS \ + | pstcPwmInit->u32CountUpMatchBPolarity << TMR6_PCNAR_CMBUCA_POS \ + | pstcPwmInit->u32CountDownMatchAPolarity << TMR6_PCNAR_CMADCA_POS \ + | pstcPwmInit->u32CountUpMatchAPolarity << TMR6_PCNAR_CMAUCA_POS \ + | pstcPwmInit->u32UdfPolarity << TMR6_PCNAR_UDFCA_POS \ + | pstcPwmInit->u32OvfPolarity << TMR6_PCNAR_OVFCA_POS \ + | pstcPwmInit->u32StopPolarity << TMR6_PCNAR_STPCA_POS \ + | pstcPwmInit->u32StartPolarity << TMR6_PCNAR_STACA_POS); + } else { + MODIFY_REG32(TMR6x->PCNBR, PCNA_BR_REG_OUTPUT_CFG_MASK, \ + pstcPwmInit->u32CountDownMatchBPolarity << TMR6_PCNBR_CMBDCB_POS \ + | pstcPwmInit->u32CountUpMatchBPolarity << TMR6_PCNBR_CMBUCB_POS \ + | pstcPwmInit->u32CountDownMatchAPolarity << TMR6_PCNBR_CMADCB_POS \ + | pstcPwmInit->u32CountUpMatchAPolarity << TMR6_PCNBR_CMAUCB_POS \ + | pstcPwmInit->u32UdfPolarity << TMR6_PCNBR_UDFCB_POS \ + | pstcPwmInit->u32OvfPolarity << TMR6_PCNBR_OVFCB_POS \ + | pstcPwmInit->u32StopPolarity << TMR6_PCNBR_STPCB_POS \ + | pstcPwmInit->u32StartPolarity << TMR6_PCNBR_STACB_POS); + } + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Timer6 PWM output command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch @ref TMR6_Count_Ch_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_PWM_OutputCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + uint32_t u32Tmp; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + u32Tmp = 0xFFFFFFFFUL; + } else { + u32Tmp = 0UL; + } + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->PCNAR, TMR6_PCNAR_OUTENA, u32Tmp); + } else { + MODIFY_REG32(TMR6x->PCNBR, TMR6_PCNBR_OUTENB, u32Tmp); + } +} + +/** + * @brief Timer6 set pin polarity + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch @ref TMR6_Count_Ch_Define + * @param [in] u32CountState Polarity set for @ref TMR6_Count_State_Define + * @param [in] u32Polarity @ref TMR6_Pin_Polarity_Define + * @retval None + */ +void TMR6_PWM_SetPolarity(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32CountState, uint32_t u32Polarity) +{ + uint32_t u32PolarityMask = PCONR_REG_POLARITY_MASK; + + uint8_t au8Pos[8] = {TMR6_PCNAR_STACA_POS, TMR6_PCNAR_STPCA_POS, TMR6_PCNAR_OVFCA_POS, TMR6_PCNAR_UDFCA_POS, \ + TMR6_PCNAR_CMAUCA_POS, TMR6_PCNAR_CMADCA_POS, TMR6_PCNAR_CMBUCA_POS, TMR6_PCNAR_CMBDCA_POS + }; + DDL_ASSERT(IS_VALID_PWM_POLARITY(u32Polarity)); + DDL_ASSERT(IS_VALID_CNT_STAT(u32CountState)); + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + + u32Polarity <<= au8Pos[u32CountState]; + u32PolarityMask <<= au8Pos[u32CountState]; + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->PCNAR, u32PolarityMask, u32Polarity); + } else { + MODIFY_REG32(TMR6x->PCNBR, u32PolarityMask, u32Polarity); + } +} + +/** + * @brief Timer6 set force polarity when next period + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch @ref TMR6_Count_Ch_Define + * @param [in] u32Polarity @ref TMR6_Pin_Polarity_Define + * @retval None + */ +void TMR6_PWM_SetForcePolarity(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Polarity) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_PWM_FORCE_POLARITY(u32Polarity)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->PCNAR, TMR6_PCNAR_FORCA, u32Polarity << TMR6_PCNAR_FORCA_POS); + } else { + MODIFY_REG32(TMR6x->PCNBR, TMR6_PCNBR_FORCB, u32Polarity << TMR6_PCNBR_FORCB_POS); + } +} + +/** + * @brief Hardware capture condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch Input pin select @ref TMR6_Count_Ch_Define + * @param [in] u32Cond Events source for hardware capture, maybe one or any combination of the parameter + * @ref TMR6_hardware_capture_condition_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWCaptureCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_CAPT_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + __IO uint32_t *HCPxR = (__IO uint32_t *)((uint32_t)&TMR6x->HCPAR + (u32Ch * 4UL)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(*HCPxR, u32Cond); + } else { + CLR_REG32_BIT(*HCPxR, u32Cond); + } +} + +/** + * @brief Port input filter function configuration(Trig) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Pin Pin to be configured @ref TMR6_Pin_Define + * @param [in] u32Div Filter clock @ref TMR6_Input_Filter_Clock + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +int32_t TMR6_SetFilterClockDiv(CM_TMR6_TypeDef *TMR6x, uint32_t u32Pin, uint32_t u32Div) +{ + int32_t i32Ret = LL_OK; + + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_PIN(u32Pin)); + DDL_ASSERT(IS_VALID_FILTER_CLK(u32Div)); + + switch (u32Pin) { + case TMR6_IO_PWMA: + MODIFY_REG32(TMR6x->FCNGR, TMR6_FCNGR_NOFICKGA, u32Div << TMR6_FCNGR_NOFICKGA_POS); + break; + case TMR6_IO_PWMB: + MODIFY_REG32(TMR6x->FCNGR, TMR6_FCNGR_NOFICKGB, u32Div << TMR6_FCNGR_NOFICKGB_POS); + break; + case TMR6_INPUT_TRIGA: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFICKTA, u32Div << TMR6CR_FCNTR_NOFICKTA_POS); + break; + case TMR6_INPUT_TRIGB: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFICKTB, u32Div << TMR6CR_FCNTR_NOFICKTB_POS); + break; + case TMR6_INPUT_TRIGC: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFICKTC, u32Div << TMR6CR_FCNTR_NOFICKTC_POS); + break; + case TMR6_INPUT_TRIGD: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFICKTD, u32Div << TMR6CR_FCNTR_NOFICKTD_POS); + break; + + default: + i32Ret = LL_ERR_INVD_PARAM; + break; + } + return i32Ret; +} + +/** + * @brief Port input filter function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Pin Input port to be configured @ref TMR6_Pin_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_FilterCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Pin, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_PIN(u32Pin)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + switch (u32Pin) { + case TMR6_IO_PWMA: + MODIFY_REG32(TMR6x->FCNGR, TMR6_FCNGR_NOFIENGA, ((uint32_t)enNewState) << TMR6_FCNGR_NOFIENGA_POS); + break; + case TMR6_IO_PWMB: + MODIFY_REG32(TMR6x->FCNGR, TMR6_FCNGR_NOFIENGB, ((uint32_t)enNewState) << TMR6_FCNGR_NOFIENGB_POS); + break; + case TMR6_INPUT_TRIGA: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFIENTA, ((uint32_t)enNewState) << TMR6CR_FCNTR_NOFIENTA_POS); + break; + case TMR6_INPUT_TRIGB: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFIENTB, ((uint32_t)enNewState) << TMR6CR_FCNTR_NOFIENTB_POS); + break; + case TMR6_INPUT_TRIGC: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFIENTC, ((uint32_t)enNewState) << TMR6CR_FCNTR_NOFIENTC_POS); + break; + case TMR6_INPUT_TRIGD: + MODIFY_REG32(CM_TMR6CR->FCNTR, TMR6CR_FCNTR_NOFIENTD, ((uint32_t)enNewState) << TMR6CR_FCNTR_NOFIENTD_POS); + break; + + default: + break; + } +} + +/** + * @brief Set channel function + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch Channel to be configured @ref TMR6_Count_Ch_Define + * @param [in] u32Func IO mode @ref TMR6_Pin_Mode_Define + * @retval None + */ +void TMR6_SetFunc(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, uint32_t u32Func) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_PIN_MD(u32Func)); + + switch (u32Ch) { + case TMR6_CH_A: + MODIFY_REG32(TMR6x->PCNAR, TMR6_PCNAR_CAPMDA, u32Func); + break; + case TMR6_CH_B: + MODIFY_REG32(TMR6x->PCNBR, TMR6_PCNBR_CAPMDB, u32Func); + break; + + default: + break; + } +} + +/** + * @brief Timer6 interrupt enable or disable + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32IntType Irq flag, Can be one or any combination of the values from + * @ref TMR6_Int_Flag_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_IntCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32IntType, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_IRQ(u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->ICONR, u32IntType); + } else { + CLR_REG32_BIT(TMR6x->ICONR, u32IntType); + } +} + +/** + * @brief Get Timer6 status flag + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Flag Status bit to be read, Can be one or any combination of the values from + * @ref TMR6_Stat_Flag_Define + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t TMR6_GetStatus(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Flag) +{ + en_flag_status_t enStatus = RESET; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_GET_FLAG(u32Flag)); + + if (0UL != READ_REG32_BIT(TMR6x->STFLR, u32Flag)) { + enStatus = SET; + } + return enStatus; +} + +/** + * @brief Clear Timer6 status flag + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Flag Status bit to be read, Can be one or any combination of the values from + * @ref TMR6_Stat_Flag_Define + * @retval None + */ +void TMR6_ClearStatus(CM_TMR6_TypeDef *TMR6x, uint32_t u32Flag) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CLR_FLAG(u32Flag)); + + CLR_REG32_BIT(TMR6x->STFLR, u32Flag); +} + +/** + * @brief Get Timer6 period number when valid period function enable + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval uint32_t Data for periods number + */ +uint32_t TMR6_GetPeriodNum(const CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + return (READ_REG32_BIT(TMR6x->STFLR, TMR6_STFLR_VPERNUM) >> TMR6_STFLR_VPERNUM_POS); +} + +/** + * @brief De-initialize the timer6 unit + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval None + */ +void TMR6_DeInit(CM_TMR6_TypeDef *TMR6x) +{ + uint32_t u32RefRegRstValue; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + u32RefRegRstValue = TMR6_REG_RST_VALUE_U32; + } else { + u32RefRegRstValue = TMR6_REG_RST_VALUE_U16; + } + + WRITE_REG32(TMR6x->GCONR, TMR6_REG_GCONR_RST_VALUE); + WRITE_REG32(TMR6x->CNTER, 0UL); + WRITE_REG32(TMR6x->UPDAR, 0UL); + WRITE_REG32(TMR6x->PERAR, u32RefRegRstValue); + WRITE_REG32(TMR6x->PERBR, u32RefRegRstValue); + WRITE_REG32(TMR6x->PERCR, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMAR, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMBR, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMCR, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMDR, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMER, u32RefRegRstValue); + WRITE_REG32(TMR6x->GCMFR, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMAR, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMBR, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMCR, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMDR, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMER, u32RefRegRstValue); + WRITE_REG32(TMR6x->SCMFR, u32RefRegRstValue); + WRITE_REG32(TMR6x->DTUAR, u32RefRegRstValue); + WRITE_REG32(TMR6x->DTDAR, u32RefRegRstValue); + WRITE_REG32(TMR6x->DTUBR, u32RefRegRstValue); + WRITE_REG32(TMR6x->DTDBR, u32RefRegRstValue); + WRITE_REG32(TMR6x->ICONR, 0UL); + WRITE_REG32(TMR6x->BCONR, 0UL); + WRITE_REG32(TMR6x->DCONR, 0UL); + WRITE_REG32(TMR6x->PCNAR, 0UL); + WRITE_REG32(TMR6x->PCNBR, 0UL); + WRITE_REG32(TMR6x->FCNGR, 0UL); + WRITE_REG32(CM_TMR6CR->FCNTR, 0UL); + WRITE_REG32(TMR6x->VPERR, 0UL); + WRITE_REG32(TMR6x->STFLR, 0UL); + WRITE_REG32(TMR6x->HSTAR, 0UL); + WRITE_REG32(TMR6x->HSTPR, 0UL); + WRITE_REG32(TMR6x->HCLRR, 0UL); + WRITE_REG32(TMR6x->HUPDR, 0UL); + WRITE_REG32(TMR6x->HCPAR, 0UL); + WRITE_REG32(TMR6x->HCPBR, 0UL); + WRITE_REG32(TMR6x->HCUPR, 0UL); + WRITE_REG32(TMR6x->HCDOR, 0UL); + + WRITE_REG32(CM_TMR6CR->SSTAR, 0UL); + WRITE_REG32(CM_TMR6CR->SSTPR, 0UL); + WRITE_REG32(CM_TMR6CR->SCLRR, 0UL); + WRITE_REG32(CM_TMR6CR->SUPDR, 0UL); +} + +/** + * @brief Timer6 count start + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval None + */ +void TMR6_Start(CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + SET_REG32_BIT(TMR6x->GCONR, TMR6_GCONR_START); +} + +/** + * @brief Timer6 count stop + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval None + */ +void TMR6_Stop(CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + CLR_REG32_BIT(TMR6x->GCONR, TMR6_GCONR_START); +} + +/** + * @brief Timer6 counter register set + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Value Counter value + * @retval None + */ +void TMR6_SetCountValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + WRITE_REG32(TMR6x->CNTER, u32Value); + } else { + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(TMR6x->CNTER, u32Value); + } +} + +/** + * @brief Timer6 update register set + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Value Counter value + * @retval None + */ +void TMR6_SetUpdateValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + WRITE_REG32(TMR6x->UPDAR, u32Value); + } else { + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(TMR6x->UPDAR, u32Value); + } +} + +/** + * @brief Timer6 get counter register value + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval uint32_t Data for the count register value + */ +uint32_t TMR6_GetCountValue(const CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + return READ_REG32(TMR6x->CNTER); +} + +/** + * @brief Timer6 get update register value + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @retval uint32_t Data for register value + */ +uint32_t TMR6_GetUpdateValue(const CM_TMR6_TypeDef *TMR6x) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + return READ_REG32(TMR6x->UPDAR); +} + +/** + * @brief Timer6 set period register(A~C) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Period register to be write, @ref TMR6_Period_Reg_Index_Define + * @param [in] u32Value Period value for write + * @retval None + */ +void TMR6_SetPeriodValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_PERIOD_REG(u32Index)); + __IO uint32_t *TMR6_PERxR = (uint32_t *)((uint32_t)&TMR6x->PERAR + 4UL * u32Index); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + /* 32bit */ + WRITE_REG32(*TMR6_PERxR, u32Value); + } else { + /* 16bit */ + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(*TMR6_PERxR, u32Value); + } +} + +/** + * @brief Timer6 set general compare register(A~F) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index General compare register to be write, @ref TMR6_Compare_Reg_Index_Define + * @param [in] u32Value Value for write + * @retval None + */ +void TMR6_SetCompareValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CMP_REG(u32Index)); + __IO uint32_t *TMR6_GCMxR = (__IO uint32_t *)((uint32_t)&TMR6x->GCMAR + 4UL * u32Index); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + /* 32bit */ + WRITE_REG32(*TMR6_GCMxR, u32Value); + } else { + /* 16bit */ + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(*TMR6_GCMxR, u32Value); + } +} + +/** + * @brief Timer6 set special compare register(A~F) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Special compare register to be write, @ref TMR6_Compare_Reg_Index_Define + * @param [in] u32Value Value for write + * @retval None + */ +void TMR6_SetSpecialCompareValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CMP_REG(u32Index)); + __IO uint32_t *TMR6_SCMxR = (uint32_t *)((uint32_t)&TMR6x->SCMAR + 4UL * u32Index); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + /* 32bit */ + WRITE_REG32(*TMR6_SCMxR, u32Value); + } else { + /* 16bit */ + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(*TMR6_SCMxR, u32Value); + } +} + +/** + * @brief Timer6 set dead time registerr + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Special compare register to be write, @ref TMR6_DeadTime_Reg_Define + * @param [in] u32Value Value for write + * @retval None + */ +void TMR6_SetDeadTimeValue(CM_TMR6_TypeDef *TMR6x, uint32_t u32Index, uint32_t u32Value) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_DEADTIME_REG(u32Index)); + __IO uint32_t *TMR6_DTxyR = (uint32_t *)((uint32_t)&TMR6x->DTUAR + 4UL * u32Index); + + if (IS_TMR6_32BIT_UNIT(TMR6x)) { + /* 32bit */ + WRITE_REG32(*TMR6_DTxyR, u32Value); + } else { + /* 16bit */ + DDL_ASSERT(IS_VALID_REG_RANGE_U16(u32Value)); + WRITE_REG16(*TMR6_DTxyR, u32Value); + } +} + +/** + * @brief Timer6 get general compare registers value(A~F) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index General compare register to be read, @ref TMR6_Compare_Reg_Index_Define + * @retval uint32_t Data for value of the register + */ +uint32_t TMR6_GetCompareValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CMP_REG(u32Index)); + __IO uint32_t *TMR6_GCMxR = (uint32_t *)((uint32_t)&TMR6x->GCMAR + 4UL * u32Index); + + return READ_REG32(*TMR6_GCMxR); +} + +/** + * @brief Timer6 get special compare registers value(A~F) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Special compare register to be read, @ref TMR6_Compare_Reg_Index_Define + * @retval uint32_t Data for value of the register + */ +uint32_t TMR6_GetSpecialCompareValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CMP_REG(u32Index)); + __IO uint32_t *TMR6_SCMxR = (uint32_t *)((uint32_t)&TMR6x->SCMAR + 4UL * u32Index); + + return READ_REG32(*TMR6_SCMxR); +} + +/** + * @brief Timer6 Get period register(A~C) + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Period register to be write, @ref TMR6_Period_Reg_Index_Define + * @retval uint32_t Data for value of the register + */ +uint32_t TMR6_GetPeriodValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_PERIOD_REG(u32Index)); + __IO uint32_t *TMR6_PERxR = (uint32_t *)((uint32_t)&TMR6x->PERAR + 4UL * u32Index); + + return READ_REG32(*TMR6_PERxR); +} + +/** + * @brief Timer6 get dead time register + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Index Dead time register to be write, @ref TMR6_DeadTime_Reg_Define + * @retval uint32_t Data for value of the register + */ +uint32_t TMR6_GetDeadTimeValue(const CM_TMR6_TypeDef *TMR6x, uint32_t u32Index) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_DEADTIME_REG(u32Index)); + __IO uint32_t *TMR6_DTxyR = (uint32_t *)((uint32_t)&TMR6x->DTUAR + 4UL * u32Index); + + return READ_REG32(*TMR6_DTxyR); +} + +/** + * @brief Timer6 general compare buffer function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch General compare buffer chose, @ref TMR6_Count_Ch_Define + * @param [in] pstcBufConfig Pointer of configuration structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_GeneralBufConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_buf_config_t *pstcBufConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (NULL != pstcBufConfig) { + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_BUF_NUM(pstcBufConfig->u32BufNum)); + DDL_ASSERT(IS_VALID_BUF_TRANS_TRIG(pstcBufConfig->u32BufTransCond)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->BCONR, BCONR_GEN_CFG_MASK, (pstcBufConfig->u32BufNum | pstcBufConfig->u32BufTransCond)); + } else { + MODIFY_REG32(TMR6x->BCONR, BCONR_GEN_CFG_MASK << BCONR_GEN_CFG_CHB_OFS, \ + (pstcBufConfig->u32BufNum | pstcBufConfig->u32BufTransCond) << BCONR_GEN_CFG_CHB_OFS); + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Timer6 general compare buffer function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch General compare buffer chose, @ref TMR6_Count_Ch_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_GeneralBufCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->BCONR, BCONR_FUNC_CMD_MASK, enNewState); + } else { + MODIFY_REG32(TMR6x->BCONR, BCONR_FUNC_CMD_MASK << BCONR_GEN_CFG_CHB_OFS, \ + ((uint32_t)enNewState) << BCONR_GEN_CFG_CHB_OFS); + } +} + +/** + * @brief Timer6 special compare buffer function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch Special compare buffer chose, @ref TMR6_Count_Ch_Define + * @param [in] pstcBufConfig Pointer of configuration structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_SpecialBufConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_buf_config_t *pstcBufConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (NULL != pstcBufConfig) { + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_BUF_NUM(pstcBufConfig->u32BufNum)); + DDL_ASSERT(IS_VALID_BUF_TRANS_TRIG(pstcBufConfig->u32BufTransCond)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->BCONR, BCONR_SPECIAL_CFG_MASK << BCONR_SPECIAL_CFG_CHA_OFS, \ + (pstcBufConfig->u32BufNum | pstcBufConfig->u32BufTransCond) << BCONR_SPECIAL_CFG_CHA_OFS); + } else { + MODIFY_REG32(TMR6x->BCONR, BCONR_SPECIAL_CFG_MASK << BCONR_SPECIAL_CFG_CHB_OFS, \ + (pstcBufConfig->u32BufNum | pstcBufConfig->u32BufTransCond) << BCONR_SPECIAL_CFG_CHB_OFS); + } + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Timer6 special compare buffer function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch General compare buffer chose, @ref TMR6_Count_Ch_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_SpecialBufCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->BCONR, BCONR_FUNC_CMD_MASK << BCONR_SPECIAL_CFG_CHA_OFS, \ + ((uint32_t)enNewState) << BCONR_SPECIAL_CFG_CHA_OFS); + } else { + MODIFY_REG32(TMR6x->BCONR, BCONR_FUNC_CMD_MASK << BCONR_SPECIAL_CFG_CHB_OFS, \ + ((uint32_t)enNewState) << BCONR_SPECIAL_CFG_CHB_OFS); + } +} + +/** + * @brief Timer6 period buffer function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] pstcBufConfig Pointer of configuration structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_PeriodBufConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_buf_config_t *pstcBufConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (NULL != pstcBufConfig) { + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_BUF_NUM(pstcBufConfig->u32BufNum)); + DDL_ASSERT(IS_VALID_BUF_TRANS_TRIG(pstcBufConfig->u32BufTransCond)); + + MODIFY_REG32(TMR6x->BCONR, BCONR_PERIOD_CFG_MASK << BCONR_PERIOD_CFG_OFS, \ + (pstcBufConfig->u32BufNum | pstcBufConfig->u32BufTransCond) << BCONR_PERIOD_CFG_OFS); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Timer6 period buffer function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_PeriodBufCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(TMR6x->BCONR, BCONR_FUNC_CMD_MASK << BCONR_PERIOD_CFG_OFS, + ((uint32_t)enNewState) << BCONR_PERIOD_CFG_OFS); +} + +/** + * @brief Timer6 valid period function configuration for special compare function + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] pstcValidperiodConfig Pointer of configuration structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_ValidPeriodConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_valid_period_config_t *pstcValidperiodConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + if (NULL != pstcValidperiodConfig) { + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_PERIOD_CNT_COND(pstcValidperiodConfig->u32CountCond)); + DDL_ASSERT(IS_VALID_PERIOD_CNT(pstcValidperiodConfig->u32PeriodInterval)); + + MODIFY_REG32(TMR6x->VPERR, TMR6_VPERR_PCNTS | TMR6_VPERR_PCNTE, \ + pstcValidperiodConfig->u32CountCond | pstcValidperiodConfig->u32PeriodInterval); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Timer6 valid period function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch General compare buffer chose, @ref TMR6_Count_Ch_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_ValidPeriodCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (TMR6_CH_A == u32Ch) { + MODIFY_REG32(TMR6x->VPERR, TMR6_VPERR_SPPERIA, ((uint32_t)enNewState) << TMR6_VPERR_SPPERIA_POS); + } else { + MODIFY_REG32(TMR6x->VPERR, TMR6_VPERR_SPPERIB, ((uint32_t)enNewState) << TMR6_VPERR_SPPERIB_POS); + } +} + +/** + * @brief Timer6 dead time function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_DeadTimeFuncCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->DCONR, TMR6_DCONR_DTCEN); + } else { + CLR_REG32_BIT(TMR6x->DCONR, TMR6_DCONR_DTCEN); + } +} + +/** + * @brief DeadTime function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] pstcDeadTimeConfig Timer6 dead time config pointer + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_DeadTimeConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_deadtime_config_t *pstcDeadTimeConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + if (NULL != pstcDeadTimeConfig) { + DDL_ASSERT(IS_VALID_DEADTIME_EQUAL_FUNC_REG(pstcDeadTimeConfig->u32EqualUpDown)); + DDL_ASSERT(IS_VALID_DEADTIME_BUF_FUNC_DTUAR_REG(pstcDeadTimeConfig->u32BufUp)); + DDL_ASSERT(IS_VALID_DEADTIME_BUF_FUNC_DTDAR_REG(pstcDeadTimeConfig->u32BufDown)); + DDL_ASSERT(IS_VALID_DEADTIME_BUF_TRANS_COND_REG(pstcDeadTimeConfig->u32UpdateCond)); + + WRITE_REG32(TMR6x->DCONR, pstcDeadTimeConfig->u32EqualUpDown | pstcDeadTimeConfig->u32BufUp \ + | pstcDeadTimeConfig->u32BufDown | pstcDeadTimeConfig->u32UpdateCond); + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Timer6 unit Z phase input mask config + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] pstcZMaskConfig Pointer of configuration structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_ZMaskConfig(CM_TMR6_TypeDef *TMR6x, const stc_tmr6_zmask_config_t *pstcZMaskConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + /* Check parameters */ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + if (NULL != pstcZMaskConfig) { + DDL_ASSERT(IS_VALID_ZMASK_CYCLES(pstcZMaskConfig->u32ZMaskCycle)); + DDL_ASSERT(IS_VALID_POS_UNIT_ZMASK_FUNC(pstcZMaskConfig->u32PosCountMaskFunc)); + DDL_ASSERT(IS_VALID_REVO_UNIT_ZMASK_FUNC(pstcZMaskConfig->u32RevoCountMaskFunc)); + + MODIFY_REG32(TMR6x->GCONR, TMR6_ZMASK_CFG_MASK, pstcZMaskConfig->u32ZMaskCycle | \ + pstcZMaskConfig->u32PosCountMaskFunc | pstcZMaskConfig->u32RevoCountMaskFunc); + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief EMB function configuration + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Ch Channel to be configured @ref TMR6_Count_Ch_Define + * @param [in] pstcEmbConfig Point EMB function Config Pointer + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_EMBConfig(CM_TMR6_TypeDef *TMR6x, uint32_t u32Ch, const stc_tmr6_emb_config_t *pstcEmbConfig) +{ + __IO uint32_t *PCNXR; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + + if (NULL != pstcEmbConfig) { + DDL_ASSERT(IS_VALID_CNT_CH(u32Ch)); + DDL_ASSERT(IS_VALID_EMB_CH(pstcEmbConfig->u32ValidCh)); + DDL_ASSERT(IS_VALID_EMB_RELEASE_MD(pstcEmbConfig->u32ReleaseMode)); + DDL_ASSERT(IS_VALID_EMB_VALID_PIN_POLARITY(pstcEmbConfig->u32PinStatus)); + + if (TMR6_CH_A == u32Ch) { + PCNXR = (__IO uint32_t *)&TMR6x->PCNAR; + } else { + PCNXR = (__IO uint32_t *)&TMR6x->PCNBR; + } + + MODIFY_REG32(*PCNXR, PCNA_BR_REG_EMB_CFG_MASK, pstcEmbConfig->u32ValidCh | pstcEmbConfig->u32ReleaseMode \ + | pstcEmbConfig->u32PinStatus); + i32Ret = LL_OK; + } + return i32Ret; + +} + +/** + * @brief Software Sync Start + * @param [in] u32Unit Software Sync units, This parameter can be one or any combination of the parameter + * @ref TMR6_SW_Sync_Unit_define + * @retval None + */ +void TMR6_SWSyncStart(uint32_t u32Unit) +{ + DDL_ASSERT(IS_VALID_SW_UNIT(u32Unit)); + WRITE_REG32(CM_TMR6CR->SSTAR, u32Unit); +} + +/** + * @brief Software Sync Stop + * @param [in] u32Unit Software Sync units, This parameter can be one or any combination of the parameter + * @ref TMR6_SW_Sync_Unit_define + * @retval None + */ +void TMR6_SWSyncStop(uint32_t u32Unit) +{ + DDL_ASSERT(IS_VALID_SW_UNIT(u32Unit)); + WRITE_REG32(CM_TMR6CR->SSTPR, u32Unit); +} + +/** + * @brief Software Sync clear + * @param [in] u32Unit Software Sync units, This parameter can be one or any combination of the parameter + * @ref TMR6_SW_Sync_Unit_define + * @retval None + */ +void TMR6_SWSyncClear(uint32_t u32Unit) +{ + DDL_ASSERT(IS_VALID_SW_UNIT(u32Unit)); + WRITE_REG32(CM_TMR6CR->SCLRR, u32Unit); +} + +/** + * @brief Software Sync update + * @param [in] u32Unit Software Sync units, This parameter can be one or any combination of the parameter + * @ref TMR6_SW_Sync_Unit_define + * @retval None + */ +void TMR6_SWSyncUpdate(uint32_t u32Unit) +{ + DDL_ASSERT(IS_VALID_SW_UNIT(u32Unit)); + WRITE_REG32(CM_TMR6CR->SUPDR, u32Unit); +} + +/** + * @brief Hardware start function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_HWStartCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(TMR6x->HSTAR, TMR6_HSTAR_STAS, ((uint32_t)enNewState) << TMR6_HSTAR_STAS_POS); +} + +/** + * @brief Hardware stop function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_HWStopCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(TMR6x->HSTPR, TMR6_HSTPR_STPS, ((uint32_t)enNewState) << TMR6_HSTPR_STPS_POS); +} + +/** + * @brief Hardware clear function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_HWClearCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(TMR6x->HCLRR, TMR6_HCLRR_CLES, ((uint32_t)enNewState) << TMR6_HCLRR_CLES_POS); +} + +/** + * @brief Hardware update function command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMR6_HWUpdateCmd(CM_TMR6_TypeDef *TMR6x, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + MODIFY_REG32(TMR6x->HUPDR, TMR6_HUPDR_UPDS, ((uint32_t)enNewState) << TMR6_HUPDR_UPDS_POS); +} + +/** + * @brief Hardware start condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware start, maybe one or any combination of the parameter + * @ref TMR6_hardware_start_condition_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWStartCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_START_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HSTAR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HSTAR, u32Cond); + } +} + +/** + * @brief Hardware stop condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware stop, maybe one or any combination of the parameter + * @ref TMR6_hardware_stop_condition_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWStopCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_STOP_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HSTPR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HSTPR, u32Cond); + } +} + +/** + * @brief Hardware clear condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware clear, maybe one or any combination of the parameter + * @ref TMR6_hardware_clear_condition_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWClearCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_CLR_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HCLRR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HCLRR, u32Cond); + } +} + +/** + * @brief Hardware update condition command + * @param [in] TMR6x Timer6 unit + * @arg CM_TMR6_x + * @param [in] u32Cond Events source for hardware update, maybe one or any combination of the parameter + * @ref TMR6_hardware_update_condition_Define + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + * @note Please make sure that peripheral clock of CM_TMR6_1 is valid if The TRIGX pin is used. + */ +void TMR6_HWUpdateCondCmd(CM_TMR6_TypeDef *TMR6x, uint32_t u32Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_VALID_TMR6_UNIT(TMR6x)); + DDL_ASSERT(IS_VALID_UPD_COND(u32Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(TMR6x->HUPDR, u32Cond); + } else { + CLR_REG32_BIT(TMR6x->HUPDR, u32Cond); + } +} + +/** + * @brief Set the fields of structure stc_timer6_init_t to default values + * @param [out] pstcTmr6Init Pointer to a @ref stc_timer6_init_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_StructInit(stc_timer6_init_t *pstcTmr6Init) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint32_t u32RefRegRstValue; + + /* Check structure pointer */ + if (NULL != pstcTmr6Init) { + pstcTmr6Init->u8CountSrc = TMR6_CNT_SRC_SW; + pstcTmr6Init->sw_count.u32ClockDiv = TMR6_CLK_DIV1; + pstcTmr6Init->sw_count.u32CountMode = TMR6_MD_SAWTOOTH; + pstcTmr6Init->sw_count.u32CountDir = TMR6_CNT_UP; + + u32RefRegRstValue = TMR6_REG_RST_VALUE_U32; + pstcTmr6Init->u32CountReload = TMR6_CNT_RELOAD_ON; + pstcTmr6Init->u32PeriodValue = u32RefRegRstValue; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_buf_config_t to default values + * @param [out] pstcBufConfig Pointer to a @ref stc_tmr6_buf_config_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_BufFuncStructInit(stc_tmr6_buf_config_t *pstcBufConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check structure pointer */ + if (NULL != pstcBufConfig) { + pstcBufConfig->u32BufNum = TMR6_BUF_SINGLE; + pstcBufConfig->u32BufTransCond = TMR6_BUF_TRANS_INVD; + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_valid_period_config_t to default values + * @param [out] pstcValidperiodConfig Pointer to a @ref stc_tmr6_valid_period_config_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_ValidPeriodStructInit(stc_tmr6_valid_period_config_t *pstcValidperiodConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check structure pointer */ + if (NULL != pstcValidperiodConfig) { + pstcValidperiodConfig->u32CountCond = TMR6_VALID_PERIOD_INVD; + pstcValidperiodConfig->u32PeriodInterval = TMR6_VALID_PERIOD_CNT_INVD; + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_emb_config_t to default values + * @param [out] pstcEmbConfig Pointer to a @ref stc_tmr6_emb_config_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_EMBConfigStructInit(stc_tmr6_emb_config_t *pstcEmbConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check structure pointer */ + if (NULL != pstcEmbConfig) { + pstcEmbConfig->u32ValidCh = TMR6_EMB_EVT_CH0; + pstcEmbConfig->u32ReleaseMode = TMR6_EMB_RELEASE_IMMED; + pstcEmbConfig->u32PinStatus = TMR6_EMB_PIN_NORMAL; + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_deadtime_config_t to default values + * @param [out] pstcDeadTimeConfig Pointer to a @ref stc_tmr6_deadtime_config_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_DeadTimeStructInit(stc_tmr6_deadtime_config_t *pstcDeadTimeConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check structure pointer */ + if (NULL != pstcDeadTimeConfig) { + pstcDeadTimeConfig->u32EqualUpDown = TMR6_DEADTIME_EQUAL_OFF; + pstcDeadTimeConfig->u32BufUp = TMR6_DEADTIME_CNT_UP_BUF_OFF; + pstcDeadTimeConfig->u32BufDown = TMR6_DEADTIME_CNT_DOWN_BUF_OFF; + pstcDeadTimeConfig->u32UpdateCond = TMR6_DEADTIME_BUF_COND_INVD; + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_zmask_config_t to default values + * @param [out] pstcZMaskConfig Pointer to a @ref stc_tmr6_zmask_config_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_ZMaskConfigStructInit(stc_tmr6_zmask_config_t *pstcZMaskConfig) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check structure pointer */ + if (NULL != pstcZMaskConfig) { + pstcZMaskConfig->u32ZMaskCycle = TMR6_ZMASK_FUNC_INVD; + pstcZMaskConfig->u32PosCountMaskFunc = TMR6_POS_CLR_ZMASK_FUNC_OFF; + pstcZMaskConfig->u32RevoCountMaskFunc = TMR6_REVO_CNT_ZMASK_FUNC_OFF; + + i32Ret = LL_OK; + } + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_tmr6_pwm_init_t to default values + * @param [out] pstcPwmInit Pointer to a @ref stc_tmr6_pwm_init_t structure + * @retval int32_t: + * - LL_OK: Successfully done + * - LL_ERR_INVD_PARAM: Parameter error + */ +int32_t TMR6_PWM_StructInit(stc_tmr6_pwm_init_t *pstcPwmInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint32_t u32RefRegRstValue; + + /* Check structure pointer */ + if (NULL != pstcPwmInit) { + pstcPwmInit->u32StartPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32StopPolarity = TMR6_PWM_LOW; + + u32RefRegRstValue = TMR6_REG_RST_VALUE_U32; + pstcPwmInit->u32CountDownMatchBPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32CountUpMatchBPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32CountDownMatchAPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32CountUpMatchAPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32UdfPolarity = TMR6_PWM_LOW; + pstcPwmInit->u32OvfPolarity = TMR6_PWM_LOW; + + pstcPwmInit->u32CompareValue = u32RefRegRstValue; + i32Ret = LL_OK; + } + return i32Ret; +} +/** + * @} + */ + +#endif /* LL_TMR6_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmra.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmra.c new file mode 100644 index 00000000..3906eed6 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_tmra.c @@ -0,0 +1,1178 @@ +/** + ******************************************************************************* + * @file hc32_ll_tmra.c + * @brief This file provides firmware functions to manage the TMRA(TimerA). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_tmra.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TMRA TMRA + * @brief TMRA Driver Library + * @{ + */ + +#if (LL_TMRA_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TMRA_Local_Macros TMRA Local Macros + * @{ + */ +/** + * @defgroup TMRA_Registers_Setting_definition TMRA Registers setting definition + * @{ + */ +#define TMRA_REG_TYPE uint16_t +#define TMRA_REG_VALUE_MAX (0xFFFFUL) + +#define SET_VAL_BY_ADDR(addr, v) (*(__IO TMRA_REG_TYPE *)(addr)) = (TMRA_REG_TYPE)(v) +#define GET_VAL_BY_ADDR(addr) (*(__IO TMRA_REG_TYPE *)(addr)) +/** + * @} + */ + +/** + * @defgroup TMRA_Configuration_Bit_Mask TMRA Configuration Bit Mask + * @{ + */ +#define TMRA_BCSTR_INT_MASK (TMRA_BCSTR_ITENUDF | TMRA_BCSTR_ITENOVF) +#define TMRA_BCSTR_FLAG_MASK (TMRA_BCSTR_UDFF | TMRA_BCSTR_OVFF) +#define TMRA_FCONR_FILTER_CLK_MASK (0x3UL) +#define TMRA_CCONR_FILTER_CLK_MASK (TMRA_CCONR_NOFICKCP) +#define TMRA_PWM_POLARITY_MASK (TMRA_PCONR_STAC) +/** + * @} + */ + +/** + * @defgroup TMRA_Filter_Pin_Max TMRA Pin With Filter Max + * @note TMRA_1 and TMRA_2 of HC32M423 do NOT contain pin TMRA_PIN_PWM2. + * @{ + */ +#define TMRA_PIN_MAX (TMRA_PIN_PWM4) +/** + * @} + */ + +/** + * @defgroup TMRA_Check_Parameters_Validity TMRA check parameters validity + * @{ + */ +#define IS_TMRA_BIT_MASK(x, mask) (((x) != 0U) && (((x) | (mask)) == (mask))) + +/* Unit check */ +#define IS_TMRA_UNIT(x) \ +( ((x) == CM_TMRA_1) || \ + ((x) == CM_TMRA_2) || \ + ((x) == CM_TMRA_3) || \ + ((x) == CM_TMRA_4) || \ + ((x) == CM_TMRA_5) || \ + ((x) == CM_TMRA_6) || \ + ((x) == CM_TMRA_7) || \ + ((x) == CM_TMRA_8) || \ + ((x) == CM_TMRA_9) || \ + ((x) == CM_TMRA_10) || \ + ((x) == CM_TMRA_11) || \ + ((x) == CM_TMRA_12)) + +/* Sync unit check */ +#define IS_TMRA_SYNC_UNIT(x) \ +( ((x) == CM_TMRA_2) || \ + ((x) == CM_TMRA_4) || \ + ((x) == CM_TMRA_6) || \ + ((x) == CM_TMRA_8) || \ + ((x) == CM_TMRA_10) || \ + ((x) == CM_TMRA_12)) + +#define IS_TMRA_CH(x) ((x) <= TMRA_CH4) + +/* Unit and channel */ +#define IS_TMRA_UNIT_CH(unit, ch) (IS_TMRA_UNIT(unit) && IS_TMRA_CH(ch)) + +#define IS_TMRA_CNT_SRC(x) (((x) == TMRA_CNT_SRC_SW) || ((x) == TMRA_CNT_SRC_HW)) + +#define IS_TMRA_FUNC(x) (((x) == TMRA_FUNC_CMP) || ((x) == TMRA_FUNC_CAPT)) + +#define IS_TMRA_DIR(x) (((x) == TMRA_DIR_DOWN) || ((x) == TMRA_DIR_UP)) + +#define IS_TMRA_MD(x) (((x) == TMRA_MD_SAWTOOTH) || ((x) == TMRA_MD_TRIANGLE)) + +/* Counter reload */ +#define IS_TMRA_CNT_RELOAD(x) (((x) == TMRA_CNT_RELOAD_DISABLE) || ((x) == TMRA_CNT_RELOAD_ENABLE)) + +#define IS_TMRA_CMPVAL_BUF_CH(x) (((x) == TMRA_CH1) || ((x) == TMRA_CH3)) + +#define IS_TMRA_CLK_DIV(x) \ +( ((x) == TMRA_CLK_DIV1) || \ + ((x) == TMRA_CLK_DIV2) || \ + ((x) == TMRA_CLK_DIV4) || \ + ((x) == TMRA_CLK_DIV8) || \ + ((x) == TMRA_CLK_DIV16) || \ + ((x) == TMRA_CLK_DIV32) || \ + ((x) == TMRA_CLK_DIV64) || \ + ((x) == TMRA_CLK_DIV128) || \ + ((x) == TMRA_CLK_DIV256) || \ + ((x) == TMRA_CLK_DIV512) || \ + ((x) == TMRA_CLK_DIV1024)) + +#define IS_TMRA_FILTER_PIN(x) ((x) <= TMRA_PIN_MAX) + +#define IS_TMRA_CNT_UP_COND(x) IS_TMRA_BIT_MASK(x, TMRA_CNT_UP_COND_ALL) + +#define IS_TMRA_CNT_DOWN_COND(x) IS_TMRA_BIT_MASK(x, TMRA_CNT_DOWN_COND_ALL) + +#define IS_TMRA_INT(x) IS_TMRA_BIT_MASK(x, TMRA_INT_ALL) + +#define IS_TMRA_EVT(x) IS_TMRA_BIT_MASK(x, TMRA_EVT_ALL) + +#define IS_TMRA_FLAG(x) IS_TMRA_BIT_MASK(x, TMRA_FLAG_ALL) + +#define IS_TMRA_CAPT_COND(x) IS_TMRA_BIT_MASK(x, TMRA_CAPT_COND_ALL) + +#define IS_TMRA_FILTER_CLK_DIV(x) ((x) <= TMRA_FILTER_CLK_DIV64) + +/* Special check of TMRA_1 & TMRA_2 of HC32M423 */ + +/* Unit and interrupt */ +#define IS_TMRA_UNIT_INT(u, x) (IS_TMRA_UNIT(u) && IS_TMRA_INT(x)) + +/* Unit and event of channel */ +#define IS_TMRA_CH_EVT(u, x) (IS_TMRA_UNIT(u) && IS_TMRA_EVT(x)) + +/* Unit and pin with filter */ +#define IS_TMRA_UNIT_FPIN(u, x) (IS_TMRA_UNIT(u) && IS_TMRA_FILTER_PIN(x)) + +/* Unit and flag */ +#define IS_TMRA_UNIT_FLAG(u, x) (IS_TMRA_UNIT(u) && IS_TMRA_FLAG(x)) + +#define IS_TMRA_CMPVAL_BUF_COND(x) \ +( ((x) == TMRA_BUF_TRANS_COND_OVF_UDF_CLR) || \ + ((x) == TMRA_BUF_TRANS_COND_PEAK) || \ + ((x) == TMRA_BUF_TRANS_COND_VALLEY) || \ + ((x) == TMRA_BUF_TRANS_COND_PEAK_VALLEY)) + +#define IS_TMRA_PWM_START_POLARITY(x) \ +( ((x) == TMRA_PWM_LOW) || \ + ((x) == TMRA_PWM_HIGH) || \ + ((x) == TMRA_PWM_HOLD)) + +#define IS_TMRA_PWM_STOP_POLARITY(x) \ +( ((x) == TMRA_PWM_LOW) || \ + ((x) == TMRA_PWM_HIGH) || \ + ((x) == TMRA_PWM_HOLD)) + +#define IS_TMRA_PWM_CMP_POLARITY(x) \ +( ((x) == TMRA_PWM_LOW) || \ + ((x) == TMRA_PWM_HIGH) || \ + ((x) == TMRA_PWM_HOLD) || \ + ((x) == TMRA_PWM_INVT)) + +#define IS_TMRA_PWM_PERIOD_POLARITY(x) \ +( ((x) == TMRA_PWM_LOW) || \ + ((x) == TMRA_PWM_HIGH) || \ + ((x) == TMRA_PWM_HOLD) || \ + ((x) == TMRA_PWM_INVT)) + +#define IS_TMRA_PWM_FORCE_POLARITY(x) \ +( ((x) == TMRA_PWM_FORCE_INVD) || \ + ((x) == TMRA_PWM_FORCE_LOW) || \ + ((x) == TMRA_PWM_FORCE_HIGH)) + +#define IS_TMRA_PWM_POLARITY(st, pol) \ +( (((st) == TMRA_CNT_STAT_START) && IS_TMRA_PWM_START_POLARITY(pol)) || \ + (((st) == TMRA_CNT_STAT_STOP) && IS_TMRA_PWM_STOP_POLARITY(pol)) || \ + (((st) == TMRA_CNT_STAT_MATCH_CMP) && IS_TMRA_PWM_CMP_POLARITY(pol)) || \ + (((st) == TMRA_CNT_STAT_MATCH_PERIOD) && IS_TMRA_PWM_PERIOD_POLARITY(pol))) + +#define IS_TMRA_START_COND(x) IS_TMRA_BIT_MASK((x), TMRA_START_COND_ALL) + +#define IS_TMRA_STOP_COND(x) IS_TMRA_BIT_MASK((x), TMRA_STOP_COND_ALL) + +#define IS_TMRA_CLR_COND(x) IS_TMRA_BIT_MASK((x), TMRA_CLR_COND_ALL) + +/** + * @} + */ + +/** + * @defgroup TMRA_Miscellaneous_Macros TMRA Miscellaneous Macros + * @{ + */ +#define TMRA_PIN_PWM_OFFSET (3U) + +#define TMRA_CH_NUM (4U) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup TMRA_Global_Functions TMRA Global Functions + * @{ + */ +/** + * @brief Initializes the specified TMRA peripheral according to the specified parameters + * in the structure stc_tmra_init_t + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] pstcTmraInit Pointer to a stc_tmra_init_t structure value that + * contains the configuration information for the TMRA. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTmraInit == NULL. + */ +int32_t TMRA_Init(CM_TMRA_TypeDef *TMRAx, const stc_tmra_init_t *pstcTmraInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + if (pstcTmraInit != NULL) { + DDL_ASSERT(IS_TMRA_CNT_SRC(pstcTmraInit->u8CountSrc)); + + if (pstcTmraInit->u8CountSrc == TMRA_CNT_SRC_SW) { + DDL_ASSERT(IS_TMRA_MD(pstcTmraInit->sw_count.u16CountMode)); + DDL_ASSERT(IS_TMRA_DIR(pstcTmraInit->sw_count.u16CountDir)); + DDL_ASSERT(IS_TMRA_CLK_DIV(pstcTmraInit->sw_count.u16ClockDiv)); + + WRITE_REG16(TMRAx->BCSTR, pstcTmraInit->sw_count.u16CountMode | \ + pstcTmraInit->sw_count.u16CountDir | \ + pstcTmraInit->sw_count.u16ClockDiv); + } else { + DDL_ASSERT(IS_TMRA_CNT_UP_COND(pstcTmraInit->hw_count.u16CountUpCond) || \ + (pstcTmraInit->hw_count.u16CountUpCond == TMRA_CNT_UP_COND_INVD)); + DDL_ASSERT(IS_TMRA_CNT_DOWN_COND(pstcTmraInit->hw_count.u16CountDownCond) || \ + (pstcTmraInit->hw_count.u16CountDownCond == TMRA_CNT_DOWN_COND_INVD)); + WRITE_REG16(TMRAx->HCUPR, pstcTmraInit->hw_count.u16CountUpCond); + WRITE_REG16(TMRAx->HCDOR, pstcTmraInit->hw_count.u16CountDownCond); + } + + /* Counter reload */ + DDL_ASSERT(IS_TMRA_CNT_RELOAD(pstcTmraInit->u16CountReload)); + MODIFY_REG16(TMRAx->BCSTR, TMRA_BCSTR_OVSTP, pstcTmraInit->u16CountReload); + + /* Specifies period value. */ + TMRA_SetPeriodValue(TMRAx, pstcTmraInit->u32PeriodValue); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set a default value for the TMRA initialization structure. + * @param [out] pstcTmraInit Pointer to a stc_tmra_init_t structure value that + * contains the configuration information for the TMRA. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcTmraInit == NULL. + */ +int32_t TMRA_StructInit(stc_tmra_init_t *pstcTmraInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcTmraInit != NULL) { + pstcTmraInit->u8CountSrc = TMRA_CNT_SRC_SW; + pstcTmraInit->sw_count.u16ClockDiv = TMRA_CLK_DIV1; + pstcTmraInit->sw_count.u16CountMode = TMRA_MD_SAWTOOTH; + pstcTmraInit->sw_count.u16CountDir = TMRA_DIR_UP; + pstcTmraInit->u32PeriodValue = (TMRA_REG_TYPE)0xFFFFFFFFUL; + /* Counter reload */ + pstcTmraInit->u16CountReload = TMRA_CNT_RELOAD_ENABLE; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Specifies the counting mode for the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Mode Count mode. + * This parameter can be a value of @ref TMRA_Count_Mode + * @arg TMRA_MD_SAWTOOTH: Count mode is sawtooth wave. + * @arg TMRA_MD_TRIANGLE: Count mode is triangle wave. + * @retval None + */ +void TMRA_SetCountMode(CM_TMRA_TypeDef *TMRAx, uint16_t u16Mode) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_MD(u16Mode)); + MODIFY_REG16(TMRAx->BCSTR, TMRA_BCSTR_MODE, u16Mode); +} + +/** + * @brief Specifies the counting direction for the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Dir Count direction. + * This parameter can be a value of @ref TMRA_Count_Dir + * @arg TMRA_DIR_DOWN: TMRA count down. + * @arg TMRA_DIR_UP: TMRA count up. + * @retval None + */ +void TMRA_SetCountDir(CM_TMRA_TypeDef *TMRAx, uint16_t u16Dir) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_DIR(u16Dir)); + MODIFY_REG16(TMRAx->BCSTR, TMRA_BCSTR_DIR, u16Dir); +} + +/** + * @brief Specifies the clcok divider for the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Div Clcok divider. + * This parameter can be a value of @ref TMRA_Clock_Divider + * @retval None + */ +void TMRA_SetClockDiv(CM_TMRA_TypeDef *TMRAx, uint16_t u16Div) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CLK_DIV(u16Div)); + MODIFY_REG16(TMRAx->BCSTR, TMRA_BCSTR_CKDIV, u16Div); +} + +/** + * @brief Enable or disable the specified hardware count up condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Cond Hardware count up condition. + * This parameter can be values of @ref TMRA_Hard_Count_Up_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWCountUpCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CNT_UP_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->HCUPR, u16Cond); + } else { + CLR_REG16_BIT(TMRAx->HCUPR, u16Cond); + } +} + +/** + * @brief Enable or disable the specified hardware count down condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Cond Hardware count down condition. + * This parameter can be values of @ref TMRA_Hard_Count_Down_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWCountDownCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CNT_DOWN_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->HCDOR, u16Cond); + } else { + CLR_REG16_BIT(TMRAx->HCDOR, u16Cond); + } +} + +/** + * @brief Specifies function mode of TMRA. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Func Function mode of TRMA. + * This parameter can be a value of @ref TMRA_Function_Mode + * @param [in] u32Ch TMRA channel. + * This parameter can be a value of @ref TMRA_Channel + * @retval None + */ +void TMRA_SetFunc(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Func) +{ + uint32_t u32CCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + DDL_ASSERT(IS_TMRA_FUNC(u16Func)); + + u32CCONRAddr = (uint32_t)&TMRAx->CCONR1 + (u32Ch * 4U); + MODIFY_REG16(RW_MEM16(u32CCONRAddr), TMRA_CCONR_CAPMD, u16Func); +} + +/** + * @brief Initializes the PWM according to the specified parameters + * in the structure stc_tmra_pwm_init_t + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] pstcPwmInit Pointer to a stc_tmra_pwm_init_t structure value that + * contains the configuration information for PWM. + * @param [in] u32Ch TMRA channel. + * This parameter can be a value of @ref TMRA_Channel + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcPwmInit == NULL. + */ +int32_t TMRA_PWM_Init(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, const stc_tmra_pwm_init_t *pstcPwmInit) +{ + uint32_t u32CMPARAddr; + uint32_t u32PCONRAddr; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + + if (pstcPwmInit != NULL) { + DDL_ASSERT(IS_TMRA_PWM_START_POLARITY(pstcPwmInit->u16StartPolarity)); + DDL_ASSERT(IS_TMRA_PWM_STOP_POLARITY(pstcPwmInit->u16StopPolarity)); + DDL_ASSERT(IS_TMRA_PWM_CMP_POLARITY(pstcPwmInit->u16CompareMatchPolarity)); + DDL_ASSERT(IS_TMRA_PWM_PERIOD_POLARITY(pstcPwmInit->u16PeriodMatchPolarity)); + + u32Ch *= 4U; + u32CMPARAddr = (uint32_t)&TMRAx->CMPAR1 + u32Ch; + SET_VAL_BY_ADDR(u32CMPARAddr, pstcPwmInit->u32CompareValue); + + u32PCONRAddr = (uint32_t)&TMRAx->PCONR1 + u32Ch; + RW_MEM16(u32PCONRAddr) = (uint16_t)((pstcPwmInit->u16StartPolarity << TMRA_PCONR_STAC_POS) | \ + (pstcPwmInit->u16StopPolarity << TMRA_PCONR_STPC_POS) | \ + (pstcPwmInit->u16CompareMatchPolarity << TMRA_PCONR_CMPC_POS) | \ + (pstcPwmInit->u16PeriodMatchPolarity << TMRA_PCONR_PERC_POS)); + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Set a default value for the PWM initialization structure. + * @param [out] pstcPwmInit Pointer to a stc_tmra_pwm_init_t structure value that + * contains the configuration information for PWM. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pstcPwmInit == NULL. + */ +int32_t TMRA_PWM_StructInit(stc_tmra_pwm_init_t *pstcPwmInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (pstcPwmInit != NULL) { + pstcPwmInit->u32CompareValue = TMRA_REG_VALUE_MAX; + pstcPwmInit->u16StartPolarity = TMRA_PWM_HIGH; + pstcPwmInit->u16StopPolarity = TMRA_PWM_LOW; + pstcPwmInit->u16CompareMatchPolarity = TMRA_PWM_INVT; + pstcPwmInit->u16PeriodMatchPolarity = TMRA_PWM_INVT; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Enable or disable the PWM ouput of the specified channel. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value of @ref TMRA_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_PWM_OutputCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, en_functional_state_t enNewState) +{ + uint32_t u32PCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32PCONRAddr = (uint32_t)&TMRAx->PCONR1 + (u32Ch * 4U); + WRITE_REG32(PERIPH_BIT_BAND(u32PCONRAddr, TMRA_PCONR_OUTEN_POS), enNewState); +} + +/** + * @brief Specifies the ouput polarity of the PWM at the specified state of counter. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value @ref TMRA_Channel + * @param [in] u8CountState TMRA counter state. + * This parameter can be a value @ref TMRA_Counter_State + * @param [in] u16Polarity The polarity of PWM. + * This parameter can be a value @ref TMRA_PWM_Polarity + * @retval None + * @note The polarity(high or low) of couting start is only valid when the clock is not divided(BCSTR.CKDIV == 0). + */ +void TMRA_PWM_SetPolarity(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint8_t u8CountState, uint16_t u16Polarity) +{ + uint32_t u32PCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + DDL_ASSERT(IS_TMRA_PWM_POLARITY(u8CountState, u16Polarity)); + + u32PCONRAddr = (uint32_t)&TMRAx->PCONR1 + (u32Ch * 4U); + MODIFY_REG16(RW_MEM16(u32PCONRAddr), + (uint16_t)TMRA_PWM_POLARITY_MASK << (u8CountState * 2U), + u16Polarity << (u8CountState * 2U)); +} + +/** + * @brief Specifies the force polarity of the PWM. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value @ref TMRA_Channel + * @param [in] u16Polarity The force polarity of PWM. + * This parameter can be a value @ref TMRA_PWM_Force_Polarity + * @retval None + */ +void TMRA_PWM_SetForcePolarity(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Polarity) +{ + uint32_t u32PCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + DDL_ASSERT(IS_TMRA_PWM_FORCE_POLARITY(u16Polarity)); + + u32PCONRAddr = (uint32_t)&TMRAx->PCONR1 + (u32Ch * 4U); + MODIFY_REG16(RW_MEM16(u32PCONRAddr), TMRA_PCONR_FORC, u16Polarity); +} + +/** + * @brief Enable or disable the specified capture condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value @ref TMRA_Channel + * @param [in] u16Cond The capture condition. + * This parameter can be a value @ref TMRA_Capture_Cond + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWCaptureCondCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Cond, en_functional_state_t enNewState) +{ + uint32_t u32CCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + DDL_ASSERT(IS_TMRA_CAPT_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + +#if defined __DEBUG + if ((u16Cond & (TMRA_CAPT_COND_TRIG_RISING | TMRA_CAPT_COND_TRIG_FALLING)) != 0U) { + DDL_ASSERT(u32Ch == TMRA_CH3); + } +#endif + + u32CCONRAddr = (uint32_t)&TMRAx->CCONR1 + (u32Ch * 4U); + if (enNewState == ENABLE) { + SET_REG16_BIT(RW_MEM16(u32CCONRAddr), u16Cond); + } else { + CLR_REG16_BIT(RW_MEM16(u32CCONRAddr), u16Cond); + } +} + +/** + * @brief Enable or disable hardware start condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Cond Hardware start condition. + * This parameter can be a value @ref TMRA_Hardware_Start_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWStartCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_START_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->HCONR, u16Cond); + } else { + CLR_REG16_BIT(TMRAx->HCONR, u16Cond); + } +} + +/** + * @brief Enable or disable hardware stop condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Cond Hardware stop condition. + * This parameter can be a value @ref TMRA_Hardware_Stop_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWStopCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_STOP_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->HCONR, u16Cond); + } else { + CLR_REG16_BIT(TMRAx->HCONR, u16Cond); + } +} + +/** + * @brief Enable or disable hardware clear condition. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u16Cond Hardware clear condition. + * This parameter can be a value @ref TMRA_Hardware_Clear_Condition + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_HWClearCondCmd(CM_TMRA_TypeDef *TMRAx, uint16_t u16Cond, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CLR_COND(u16Cond)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->HCONR, u16Cond); + } else { + CLR_REG16_BIT(TMRAx->HCONR, u16Cond); + } +} + +/** + * @brief Specifies the clock divider of filter. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Pin The pin with filter of TMRA. + * This parameter can be a value of @ref TMRA_Filter_Pin + * @param [in] u16Div The clock source divider of the filter. + * This parameter can be a value of @ref TMRA_Filter_Clock_Divider + * @arg TMRA_FILTER_CLK_DIV1: The filter clock is the clock of timerA / 1. + * @arg TMRA_FILTER_CLK_DIV4: The filter clock is the clock of timerA / 4. + * @arg TMRA_FILTER_CLK_DIV16: The filter clock is the clock of timerA / 16. + * @arg TMRA_FILTER_CLK_DIV64: The filter clock is the clock of timerA / 64. + * @retval None + */ +void TMRA_SetFilterClockDiv(CM_TMRA_TypeDef *TMRAx, uint32_t u32Pin, uint16_t u16Div) +{ + uint32_t u32Ch; + uint32_t u32CCONRAddr; + const uint8_t au8Offset[] = { + TMRA_FCONR_NOFICKTG_POS, TMRA_FCONR_NOFICKCA_POS, TMRA_FCONR_NOFICKCB_POS, + }; + + DDL_ASSERT(IS_TMRA_UNIT_FPIN(TMRAx, u32Pin)); + DDL_ASSERT(IS_TMRA_FILTER_CLK_DIV(u16Div)); + + if (u32Pin < TMRA_PIN_PWM_OFFSET) { + MODIFY_REG16(TMRAx->FCONR, + (TMRA_FCONR_FILTER_CLK_MASK << au8Offset[u32Pin]), + (u16Div << au8Offset[u32Pin])); + } else { + u32Ch = u32Pin - TMRA_PIN_PWM_OFFSET; + u32CCONRAddr = (uint32_t)&TMRAx->CCONR1 + u32Ch * 4U; + MODIFY_REG16(RW_MEM16(u32CCONRAddr), + TMRA_CCONR_FILTER_CLK_MASK, + (u16Div << TMRA_CCONR_NOFICKCP_POS)); + } +} + +/** + * @brief Enable or disable the filter function of the specified TMRA input pin. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Pin The pin with filter of TMRA. + * This parameter can be values of @ref TMRA_Filter_Pin + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_FilterCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Pin, en_functional_state_t enNewState) +{ + uint8_t u8EnPos; + uint32_t u32Ch; + uint32_t u32RegAddr; + const uint8_t au8Offset[] = { + TMRA_FCONR_NOFIENTG_POS, TMRA_FCONR_NOFIENCA_POS, TMRA_FCONR_NOFIENCB_POS, + }; + + DDL_ASSERT(IS_TMRA_UNIT_FPIN(TMRAx, u32Pin)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (u32Pin < TMRA_PIN_PWM_OFFSET) { + u32RegAddr = (uint32_t)&TMRAx->FCONR; + u8EnPos = au8Offset[u32Pin]; + } else { + u32Ch = u32Pin - TMRA_PIN_PWM_OFFSET; + u32RegAddr = (uint32_t)&TMRAx->CCONR1 + u32Ch * 4U; + u8EnPos = TMRA_CCONR_NOFIENCP_POS; + } + WRITE_REG32(PERIPH_BIT_BAND(u32RegAddr, u8EnPos), enNewState); +} + +/** + * @brief De-initializes the TMRA peripheral. Reset all registers of the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval None + */ +void TMRA_DeInit(CM_TMRA_TypeDef *TMRAx) +{ + uint32_t i; + uint32_t u32ChNum = TMRA_CH_NUM; + uint32_t u32AddrOffset; + uint32_t u32PERARAddr; + uint32_t u32CNTERAddr; + uint32_t u32CMPARAddr; + uint32_t u32CCONRAddr; + uint32_t u32PCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + + u32PERARAddr = (uint32_t)&TMRAx->PERAR; + u32CNTERAddr = (uint32_t)&TMRAx->CNTER; + u32CMPARAddr = (uint32_t)&TMRAx->CMPAR1; + u32CCONRAddr = (uint32_t)&TMRAx->CCONR1; + u32PCONRAddr = (uint32_t)&TMRAx->PCONR1; + + for (i = 0U; i < u32ChNum; i++) { + u32AddrOffset = i * 4U; + RW_MEM16(u32CMPARAddr + u32AddrOffset) = 0xFFFFU; + RW_MEM16(u32CCONRAddr + u32AddrOffset) = 0x0U; + RW_MEM16(u32PCONRAddr + u32AddrOffset) = 0x0U; + } + + SET_VAL_BY_ADDR(u32PERARAddr, 0xFFFFFFFFUL); + SET_VAL_BY_ADDR(u32CNTERAddr, 0x0U); + WRITE_REG16(TMRAx->BCSTR, 0x2U); + WRITE_REG16(TMRAx->ICONR, 0x0U); + WRITE_REG16(TMRAx->ECONR, 0x0U); + WRITE_REG16(TMRAx->FCONR, 0x0U); + WRITE_REG16(TMRAx->STFLR, 0x0U); + WRITE_REG16(TMRAx->HCONR, 0x0U); + WRITE_REG16(TMRAx->HCUPR, 0x0U); + WRITE_REG16(TMRAx->HCDOR, 0x0U); + + WRITE_REG16(TMRAx->BCONR1, 0x0U); + WRITE_REG16(TMRAx->BCONR2, 0x0U); +} + +/** + * @brief Get the counting direction of the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval An uint16_t type value of counting direction. + * -TMRA_DIR_DOWN: TMRA count down. + * -TMRA_DIR_UP: TMRA count up. + */ +uint16_t TMRA_GetCountDir(const CM_TMRA_TypeDef *TMRAx) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + return READ_REG16_BIT(TMRAx->BCSTR, TMRA_BCSTR_DIR); +} + +/** + * @brief Set period value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Value The period value to be set. + * This parameter can be a number between: + * 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + * @retval None + */ +void TMRA_SetPeriodValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Value) +{ + uint32_t u32PERARAddr; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + u32PERARAddr = (uint32_t)&TMRAx->PERAR; + SET_VAL_BY_ADDR(u32PERARAddr, u32Value); +} + +/** + * @brief Get period value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval An uint32_t type type value of period value between: + * - 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * - 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + */ +uint32_t TMRA_GetPeriodValue(const CM_TMRA_TypeDef *TMRAx) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + return (TMRAx->PERAR); +} + +/** + * @brief Set general counter value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Value The general counter value to be set. + * This parameter can be a number between: + * 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + * @retval None + */ +void TMRA_SetCountValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Value) +{ + uint32_t u32CNTERAddr; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + u32CNTERAddr = (uint32_t)&TMRAx->CNTER; + SET_VAL_BY_ADDR(u32CNTERAddr, u32Value); +} + +/** + * @brief Get general counter value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval An uint32_t type type value of counter value between: + * - 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * - 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + */ +uint32_t TMRA_GetCountValue(const CM_TMRA_TypeDef *TMRAx) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + return (TMRAx->CNTER); +} + +/** + * @brief Set comparison value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value of @ref TMRA_Channel + * @param [in] u32Value The comparison value to be set. + * This parameter can be a number between: + * 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + * @retval None + */ +void TMRA_SetCompareValue(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint32_t u32Value) +{ + uint32_t u32CMPARAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + + u32CMPARAddr = (uint32_t)&TMRAx->CMPAR1 + u32Ch * 4U; + SET_VAL_BY_ADDR(u32CMPARAddr, u32Value); +} + +/** + * @brief Get comparison value. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be a value of @ref TMRA_Channel + * @retval An uint32_t type type value of comparison value value between: + * - 0UL and 0xFFFFFFFFUL for TimerA1 and TimerA2 of HC32F472. + * - 0UL and 0xFFFFUL for TimerA3/4/5/6 of HC32F472 and all TimerA units of other MCUs. + */ +uint32_t TMRA_GetCompareValue(const CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch) +{ + uint32_t u32CMPARAddr; + + DDL_ASSERT(IS_TMRA_UNIT_CH(TMRAx, u32Ch)); + + u32CMPARAddr = (uint32_t)&TMRAx->CMPAR1 + u32Ch * 4U; + return GET_VAL_BY_ADDR(u32CMPARAddr); +} + +/* Sync start. */ +/** + * @brief Enable or disable synchronous-start. When an even unit enables synchronous-start function, + * start the symmetric odd unit can start the even unit at the same time. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x(x is an even number) + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_SyncStartCmd(CM_TMRA_TypeDef *TMRAx, en_functional_state_t enNewState) +{ + uint32_t u32Addr; + + DDL_ASSERT(IS_TMRA_SYNC_UNIT(TMRAx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32Addr = (uint32_t)&TMRAx->BCSTR; + WRITE_REG32(PERIPH_BIT_BAND(u32Addr, TMRA_BCSTR_SYNST_POS), enNewState); +} + +/* Reload and continue counting when overflow/underflow? */ +/** + * @brief Enable or disable reload and continue counting when overflow/underflow. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_CountReloadCmd(CM_TMRA_TypeDef *TMRAx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + CLR_REG16_BIT(TMRAx->BCSTR, TMRA_BCSTR_OVSTP); + } else { + SET_REG16_BIT(TMRAx->BCSTR, TMRA_BCSTR_OVSTP); + } +} + +/** + * @brief Specifies the condition of compare value buffer transmission. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be one of the odd channels of @ref TMRA_Channel + * @param [in] u16Cond Buffer condition of the specified TMRA unit. + * This parameter can be a value of @ref TMRA_Cmp_Value_Buf_Trans_Cond + * @arg TMRA_BUF_TRANS_COND_OVF_UDF_CLR: This configuration value applies to non-triangular wave counting mode. + * When counting overflow or underflow or counting register was cleared, + * transfer CMPARm(m=2,4,6,8,...) to CMPARn(n=1,3,5,7,...). + * @arg TMRA_BUF_TRANS_COND_PEAK: In triangle wave count mode, when count reached peak, + * transfer CMMARm(m=2,4,6,8,...) to CMMARn(n=1,3,5,7,...). + * @arg TMRA_BUF_TRANS_COND_VALLEY: In triangle wave count mode, when count reached valley, + * transfer CMMARm(m=2,4,6,8,...) to CMMARn(n=1,3,5,7,...). + * @retval None + */ +void TMRA_SetCompareBufCond(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, uint16_t u16Cond) +{ + uint32_t u32BCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CMPVAL_BUF_CH(u32Ch)); + DDL_ASSERT(IS_TMRA_CMPVAL_BUF_COND(u16Cond)); + + u32BCONRAddr = (uint32_t)&TMRAx->BCONR1 + u32Ch * 4U; + MODIFY_REG16(RW_MEM16(u32BCONRAddr), TMRA_BUF_TRANS_COND_PEAK_VALLEY, u16Cond); +} + +/** + * @brief Enable or disable compare value buffer. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Ch TMRA channel. + * This parameter can be one of the odd channels of @ref TMRA_Channel + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_CompareBufCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32Ch, en_functional_state_t enNewState) +{ + uint32_t u32BCONRAddr; + + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + DDL_ASSERT(IS_TMRA_CMPVAL_BUF_CH(u32Ch)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32BCONRAddr = (uint32_t)&TMRAx->BCONR1 + u32Ch * 4U; + WRITE_REG32(PERIPH_BIT_BAND(u32BCONRAddr, TMRA_BCONR_BEN_POS), enNewState); +} + +/** + * @brief Get the status of the specified flag. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Flag The status flags of TMRA. + * This parameter can be a value of @ref TMRA_Status_Flag + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t TMRA_GetStatus(const CM_TMRA_TypeDef *TMRAx, uint32_t u32Flag) +{ + uint16_t u16BCSTR; + uint16_t u16STFLR; + en_flag_status_t enStatus = RESET; + + DDL_ASSERT(IS_TMRA_UNIT_FLAG(TMRAx, u32Flag)); + + u16BCSTR = (uint16_t)(u32Flag & TMRA_BCSTR_FLAG_MASK); + u16STFLR = (uint16_t)(u32Flag >> 16U); + u16BCSTR = READ_REG16_BIT(TMRAx->BCSTR, u16BCSTR); + u16STFLR = READ_REG16_BIT(TMRAx->STFLR, u16STFLR); + + if ((u16BCSTR != 0U) || (u16STFLR != 0U)) { + enStatus = SET; + } + + return enStatus; +} + +/** + * @brief Clear the status of the specified flags. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32Flag The status flags of TMRA. + * This parameter can be values of @ref TMRA_Status_Flag + * @retval None + */ +void TMRA_ClearStatus(CM_TMRA_TypeDef *TMRAx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_TMRA_UNIT_FLAG(TMRAx, u32Flag)); + + CLR_REG16_BIT(TMRAx->BCSTR, u32Flag & TMRA_BCSTR_FLAG_MASK); + CLR_REG16_BIT(TMRAx->STFLR, u32Flag >> 16U); +} + +/** + * @brief Enable of disable the specified interrupts of the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32IntType The interrupt type of TMRA. + * This parameter can be values of @ref TMRA_Interrupt_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_IntCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32IntType, en_functional_state_t enNewState) +{ + uint32_t u32BCSTR; + uint32_t u32ICONR; + + DDL_ASSERT(IS_TMRA_UNIT_INT(TMRAx, u32IntType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + u32BCSTR = u32IntType & TMRA_BCSTR_INT_MASK; + u32ICONR = u32IntType >> 16U; + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->BCSTR, u32BCSTR); + SET_REG16_BIT(TMRAx->ICONR, u32ICONR); + } else { + CLR_REG16_BIT(TMRAx->BCSTR, u32BCSTR); + CLR_REG16_BIT(TMRAx->ICONR, u32ICONR); + } +} + +/** + * @brief Enable of disable the specified event of the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @param [in] u32EventType The event type of TMRA. + * This parameter can be values of @ref TMRA_Event_Type + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void TMRA_EventCmd(CM_TMRA_TypeDef *TMRAx, uint32_t u32EventType, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_TMRA_CH_EVT(TMRAx, u32EventType)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (enNewState == ENABLE) { + SET_REG16_BIT(TMRAx->ECONR, u32EventType); + } else { + CLR_REG16_BIT(TMRAx->ECONR, u32EventType); + } +} + +/** + * @brief Start the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval None + */ +void TMRA_Start(CM_TMRA_TypeDef *TMRAx) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + SET_REG16_BIT(TMRAx->BCSTR, TMRA_BCSTR_START); +} + +/** + * @brief Stop the specified TMRA unit. + * @param [in] TMRAx Pointer to TMRA instance register base. + * This parameter can be a value of the following: + * @arg CM_TMRA_x or CM_TMRA + * @retval None + */ +void TMRA_Stop(CM_TMRA_TypeDef *TMRAx) +{ + DDL_ASSERT(IS_TMRA_UNIT(TMRAx)); + CLR_REG16_BIT(TMRAx->BCSTR, TMRA_BCSTR_START); +} +/** + * @} + */ + +#endif /* LL_TMRA_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_trng.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_trng.c new file mode 100644 index 00000000..ef9ca161 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_trng.c @@ -0,0 +1,216 @@ +/** + ******************************************************************************* + * @file hc32_ll_trng.c + * @brief This file provides firmware functions to manage the True Random + * Number Generator(TRNG). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_trng.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_TRNG TRNG + * @brief TRNG Driver Library + * @{ + */ + +#if (LL_TRNG_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup TRNG_Local_Macros TRNG Local Macros + * @{ + */ +#define TRNG_TIMEOUT (20000UL) + +/** + * @defgroup TRNG_Check_Parameters_Validity TRNG Check Parameters Validity + * @{ + */ +#define IS_TRNG_SHIFT_CNT(x) \ +( ((x) == TRNG_SHIFT_CNT32) || \ + ((x) == TRNG_SHIFT_CNT64) || \ + ((x) == TRNG_SHIFT_CNT128) || \ + ((x) == TRNG_SHIFT_CNT256)) + +#define IS_RNG_RELOAD_INIT_VAL_EN(x) \ +( ((x) == TRNG_RELOAD_INIT_VAL_ENABLE) || \ + ((x) == TRNG_RELOAD_INIT_VAL_DISABLE)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup TRNG_Global_Functions TRNG Global Functions + * @{ + */ + +/** + * @brief Initializes TRNG. + * @param [in] u32ShiftCount TRNG shift control. This parameter can be a value of @ref TRNG_Shift_Ctrl + * @arg TRNG_SHIFT_CNT32: Shift 32 times when capturing random noise. + * @arg TRNG_SHIFT_CNT64: Shift 64 times when capturing random noise. + * @arg TRNG_SHIFT_CNT128: Shift 128 times when capturing random noise. + * @arg TRNG_SHIFT_CNT256: Shift 256 times when capturing random noise. + * @param [in] u32ReloadInitValueEn Enable or disable load new initial value. + * This parameter can be a value of @ref TRNG_Reload_Init_Value + * @arg TRNG_RELOAD_INIT_VAL_ENABLE: Enable load new initial value. + * @arg TRNG_RELOAD_INIT_VAL_DISABLE: Disable load new initial value. + * @retval None + */ +void TRNG_Init(uint32_t u32ShiftCount, uint32_t u32ReloadInitValueEn) +{ + DDL_ASSERT(IS_TRNG_SHIFT_CNT(u32ShiftCount)); + DDL_ASSERT(IS_RNG_RELOAD_INIT_VAL_EN(u32ReloadInitValueEn)); + WRITE_REG32(CM_TRNG->MR, u32ShiftCount | u32ReloadInitValueEn); +} + +/** + * @brief Start TRNG and get random number. + * @param [out] pu32Random The destination buffer to store the random number. + * @param [in] u8RandomLen The size(in word) of the destination buffer. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_TIMEOUT: Works timeout. + * - LL_ERR_INVD_PARAM: pu32Random == NULL or u8RandomLen == 0 + */ +int32_t TRNG_GenerateRandom(uint32_t *pu32Random, uint8_t u8RandomLen) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + __IO uint32_t u32TimeCount = TRNG_TIMEOUT; + + if ((pu32Random != NULL) && (u8RandomLen > 0U)) { + /* Enable TRNG circuit. */ + WRITE_REG32(bCM_TRNG->CR_b.EN, 1U); + /* Start TRNG */ + WRITE_REG32(bCM_TRNG->CR_b.RUN, 1U); + /* Wait generating done. */ + i32Ret = LL_ERR_TIMEOUT; + while (u32TimeCount-- != 0UL) { + if (READ_REG32(bCM_TRNG->CR_b.RUN) == 0U) { + i32Ret = LL_OK; + break; + } + } + + if (i32Ret == LL_OK) { + /* Get the random number. */ + pu32Random[0U] = READ_REG32(CM_TRNG->DR0); + if (u8RandomLen > 1U) { + pu32Random[1U] = READ_REG32(CM_TRNG->DR1); + } + } else { + /* Stop TRNG */ + WRITE_REG32(bCM_TRNG->CR_b.RUN, 0U); + } + /* Disable TRNG circuit. */ + CLR_REG32_BIT(CM_TRNG->CR, TRNG_CR_EN); + } + + return i32Ret; +} + +/** + * @brief Start TRNG + * @param None + * @retval None + */ +void TRNG_Start(void) +{ + /* Enable TRNG circuit. */ + WRITE_REG32(bCM_TRNG->CR_b.EN, 1U); + /* Start TRNG */ + WRITE_REG32(bCM_TRNG->CR_b.RUN, 1U); +} + +/** + * @brief Get random number. + * @param [out] pu32Random The destination buffer to store the random number. + * @param [in] u8RandomLen The size(in word) of the destination buffer. + * @retval int32_t: + * - LL_OK: No error occurred. + * - LL_ERR_INVD_PARAM: pu32Random == NULL or u8RandomLen == 0 + */ +int32_t TRNG_GetRandom(uint32_t *pu32Random, uint8_t u8RandomLen) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if ((pu32Random != NULL) && (u8RandomLen > 0U)) { + /* Get the random number. */ + pu32Random[0U] = READ_REG32(CM_TRNG->DR0); + if (u8RandomLen > 1U) { + pu32Random[1U] = READ_REG32(CM_TRNG->DR1); + } + /* Disable TRNG circuit. */ + CLR_REG32_BIT(CM_TRNG->CR, TRNG_CR_EN); + + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_TRNG_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usart.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usart.c new file mode 100644 index 00000000..ef49f34c --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usart.c @@ -0,0 +1,2359 @@ +/** + ******************************************************************************* + * @file hc32_ll_usart.c + * @brief This file provides firmware functions to manage the USART(Universal + * Synchronous/Asynchronous Receiver Transmitter). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_usart.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_USART USART + * @brief USART Driver Library + * @{ + */ + +#if (LL_USART_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup USART_Local_Macros USART Local Macros + * @{ + */ + +/** + * @defgroup USART_Check_Parameters_Validity USART Check Parameters Validity + * @{ + */ + +/** + * @defgroup USART_Check_Parameters_Validity_Unit USART Check Parameters Validity Unit + * @{ + */ +#define IS_USART_UNIT(x) \ +( ((x) == CM_USART1) || \ + ((x) == CM_USART2) || \ + ((x) == CM_USART3) || \ + ((x) == CM_USART4) || \ + ((x) == CM_USART5) || \ + ((x) == CM_USART6) || \ + ((x) == CM_USART7) || \ + ((x) == CM_USART8) || \ + ((x) == CM_USART9) || \ + ((x) == CM_USART10)) +#define IS_USART_INTEGER_UNIT(x) \ +( ((x) == CM_USART5) || \ + ((x) == CM_USART10)) +#define IS_USART_SMARTCARD_UNIT(x) \ +( ((x) != CM_USART5) && \ + ((x) != CM_USART10)) +#define IS_USART_LIN_UNIT(x) \ +( ((x) == CM_USART5) || \ + ((x) == CM_USART10)) +#define IS_USART_STOP_MD_UNIT(x) ((x) == CM_USART1) +#define IS_USART_TIMEOUT_UNIT(x) \ +( ((x) == CM_USART1) || \ + ((x) == CM_USART2) || \ + ((x) == CM_USART6) || \ + ((x) == CM_USART7)) +/** + * @} + */ + +#define IS_USART_FUNC(x) \ +( ((x) != 0UL) && \ + (((x) | USART_FUNC_ALL) == USART_FUNC_ALL)) + +#define IS_USART_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | USART_FLAG_ALL) == USART_FLAG_ALL)) + +#define IS_USART_TRANS_TYPE(x) \ +( ((x) == USART_TRANS_ID) || \ + ((x) == USART_TRANS_DATA)) + +#define IS_USART_PARITY(x) \ +( ((x) == USART_PARITY_ODD) || \ + ((x) == USART_PARITY_EVEN) || \ + ((x) == USART_PARITY_NONE)) + +#define IS_USART_DATA_WIDTH(x) \ +( ((x) == USART_DATA_WIDTH_8BIT) || \ + ((x) == USART_DATA_WIDTH_9BIT)) + +#define IS_USART_STOPBIT(x) \ +( ((x) == USART_STOPBIT_1BIT) || \ + ((x) == USART_STOPBIT_2BIT)) + +#define IS_USART_FIRST_BIT(x) \ +( ((x) == USART_FIRST_BIT_MSB) || \ + ((x) == USART_FIRST_BIT_LSB)) + +#define IS_USART_OVER_SAMPLE_BIT(x) \ +( ((x) == USART_OVER_SAMPLE_8BIT) || \ + ((x) == USART_OVER_SAMPLE_16BIT)) + +#define IS_USART_START_BIT_POLARITY(x) \ +( ((x) == USART_START_BIT_LOW) || \ + ((x) == USART_START_BIT_FALLING)) + +#define IS_USART_CLK_SRC(x) \ +( ((x) == USART_CLK_SRC_EXTCLK) || \ + ((x) == USART_CLK_SRC_INTERNCLK)) + +#define IS_USART_CK_OUTPUT(x) \ +( ((x) == USART_CK_OUTPUT_ENABLE) || \ + ((x) == USART_CK_OUTPUT_DISABLE)) + +#define IS_USART_CLK_DIV(x) \ +( ((x) == USART_CLK_DIV1) || \ + ((x) == USART_CLK_DIV4) || \ + ((x) == USART_CLK_DIV16) || \ + ((x) == USART_CLK_DIV64)) + +#define IS_USART_DATA(x) ((x) <= 0x01FFUL) + +/** + * @defgroup USART_Check_Parameters_Validity_Hardware_Flow_Control USART Check Parameters Validity Hardware Flow Control + * @{ + */ +#define IS_USART_HW_FLOWCTRL(x) \ +( ((x) == USART_HW_FLOWCTRL_NONE) || \ + ((x) == USART_HW_FLOWCTRL_CTS) || \ + ((x) == USART_HW_FLOWCTRL_RTS) || \ + ((x) == USART_HW_FLOWCTRL_RTS_CTS)) +/** + * @} + */ + +/** + * @defgroup USART_Check_Parameters_Validity_Smartcard_Clock USART Check Parameters Validity Smartcard Clock + * @{ + */ +#define IS_USART_SMARTCARD_ETU_CLK(x) \ +( ((x) == USART_SC_ETU_CLK32) || \ + ((x) == USART_SC_ETU_CLK64) || \ + ((x) == USART_SC_ETU_CLK128) || \ + ((x) == USART_SC_ETU_CLK256) || \ + ((x) == USART_SC_ETU_CLK372)) +/** + * @} + */ + +/** + * @defgroup USART_Check_Parameters_Validity_Stopmode_Filter USART Check Parameters Validity Stopmode Filter + * @{ + */ +#define IS_USART_STOP_MD_FILTER(x) \ +( ((x) == USART_STOP_MD_FILTER_LVL1) || \ + ((x) == USART_STOP_MD_FILTER_LVL2) || \ + ((x) == USART_STOP_MD_FILTER_LVL3) || \ + ((x) == USART_STOP_MD_FILTER_LVL4)) +/** + * @} + */ + +/** + * @defgroup USART_Check_Parameters_Validity_Timeout_Function USART Check Parameters Validity Timeout Function + * @{ + */ +#define IS_USART_TIMEOUT_FUNC(x, func) \ +( IS_USART_TIMEOUT_UNIT(x) || \ + ((!IS_USART_TIMEOUT_UNIT(x)) && (((func) & (USART_RX_TIMEOUT | USART_INT_RX_TIMEOUT)) == 0UL))) +/** + * @} + */ + +/** + * @defgroup USART_Check_Parameters_Validity_LIN_Function USART Check Parameters Validity LIN Function + * @{ + */ +#define IS_USART_LIN_FUNC(x, func) \ +( IS_USART_LIN_UNIT(x) || \ + ((!IS_USART_LIN_UNIT(x)) && (((func) & USART_LIN_FUNC_MASK) == 0UL))) + +#define IS_USART_LIN_BMC_CLK_DIV(x) \ +( ((x) == USART_LIN_BMC_CLK_DIV1) || \ + ((x) == USART_LIN_BMC_CLK_DIV2) || \ + ((x) == USART_LIN_BMC_CLK_DIV4) || \ + ((x) == USART_LIN_BMC_CLK_DIV8)) + +#define IS_USART_LIN_SEND_BREAK_MD(x) \ +( ((x) == USART_LIN_SEND_BREAK_MD_SBK) || \ + ((x) == USART_LIN_SEND_BREAK_MD_TDR)) + +#define IS_USART_LIN_DETECT_BREAK_LEN(x) \ +( ((x) == USART_LIN_DETECT_BREAK_10BIT) || \ + ((x) == USART_LIN_DETECT_BREAK_11BIT)) + +#define IS_USART_LIN_SEND_BREAK_LEN(x) \ +( ((x) == USART_LIN_SEND_BREAK_10BIT) || \ + ((x) == USART_LIN_SEND_BREAK_11BIT) || \ + ((x) == USART_LIN_SEND_BREAK_13BIT) || \ + ((x) == USART_LIN_SEND_BREAK_14BIT)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @defgroup USART_Flag_Error_Mask USART Flag Error Mask + * @{ + */ +#define USART_FLAG_ERR_MASK (USART_FLAG_OVERRUN | \ + USART_FLAG_FRAME_ERR | \ + USART_FLAG_PARITY_ERR) +/** + * @} + */ + +/** + * @defgroup USART_Registers_Reset_Value_definition USART Registers Reset Value + * @{ + */ +#define USART_CR1_RST_VALUE (0x80000000UL) + +#define USART_CR2_RST_VALUE (0x0600UL) +/** + * @} + */ + +/** + * @defgroup USART_LIN_Function_Mask USART LIN Function Mask + * @{ + */ +#define USART_LIN_FUNC_OFFSET (16U) + +#define USART_LIN_FUNC_MASK (USART_LIN | \ + USART_LIN_ERR | \ + USART_LIN_WKUP | \ + USART_LIN_INT_WKUP | \ + USART_LIN_INT_BREAK | \ + USART_LIN_INT_ERR) +/** + * @} + */ + +/** + * @defgroup USART_Data_Register USART Data Register + * @{ + */ +#define USART_TXD_ADDR(_UNITx_) ((uint32_t)(&(_UNITx_)->DR)) +#define USART_RXD_ADDR(_UNITx_) ((uint32_t)(&(_UNITx_)->DR) + 2UL) + +#define USART_TXD(_UNITx_) ((__IO uint16_t *)USART_TXD_ADDR(_UNITx_)) +#define USART_RXD(_UNITx_) ((__IO uint16_t *)USART_RXD_ADDR(_UNITx_)) +/** + * @} + */ + +/** + * @defgroup USART_Redefine_Bits USART Redefine Bits + * @{ + */ +#define USART_CR_SCEN (0x00000020UL) +#define USART_CR_FBME (0x20000000UL) +#define USART_BRR_DIV_FRACTION_MASK (0x0000007FUL) +/** + * @} + */ + +/** + * @defgroup USART_BRR_Division_Max USART BRR Register Division Max + * @{ + */ +#define USART_BRR_DIV_INTEGER_MAX (0xFFUL) +#define USART_BRR_DIV_FRACTION_MAX (0x7FUL) +/** + * @} + */ + +/** + * @defgroup USART_Default_Baudrate USART Default Baudrate + * @{ + */ +#define USART_DEFAULT_BAUDRATE (9600UL) +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup USART_Local_Functions USART Local Functions + * @{ + */ +/** + * @brief Try to wait the expected status of specified flags + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Flag USART flag + * This parameter can be one of the following values: + * @arg USART_FLAG_RX_FULL: Receive data register not empty flag + * @arg USART_FLAG_TX_CPLT: Transmission complete flag + * @arg USART_FLAG_TX_EMPTY: Transmit data register empty flag + * @arg USART_FLAG_OVERRUN: Overrun error flag + * @arg USART_FLAG_FRAME_ERR: Framing error flag + * @arg USART_FLAG_PARITY_ERR:Parity error flag + * @arg USART_FLAG_RX_TIMEOUT: Receive timeout flag + * @arg USART_FLAG_MX_PROCESSOR: Receive processor ID flag + * @arg USART_FLAG_LIN_ERR: LIN bus error flag + * @arg USART_FLAG_LIN_WKUP: LIN wakeup signal detection flag + * @arg USART_FLAG_LIN_BREAK: LIN break signal detection flag + * @param [in] enStatus Expected status + * This parameter can be one of the following values: + * @arg SET: Wait flag set + * @arg RESET: Wait flag reset + * @param [in] u32Timeout Maximum count(Max value @ref USART_Max_Timeout) of trying to get status + * @retval int32_t: + * - LL_OK: Complete wait the expected status of the specified flags. + * - LL_ERR_TIMEOUT: Wait timeout. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT. + */ +static int32_t USART_WaitStatus(const CM_USART_TypeDef *USARTx, + uint32_t u32Flag, + en_flag_status_t enStatus, + uint32_t u32Timeout) +{ + int32_t i32Ret = LL_OK; + __IO uint32_t u32To = 0UL; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_FLAG(u32Flag)); + + while (USART_GetStatus(USARTx, u32Flag) != enStatus) { + /* Block checking flag if timeout value is USART_TIMEOUT_MAX */ + if ((u32To > u32Timeout) && (u32Timeout < USART_MAX_TIMEOUT)) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + + u32To++; + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate integer division for UART mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t UART_CalculateDivInteger(const CM_USART_TypeDef *USARTx, + uint32_t u32UsartClk, uint32_t u32Baudrate, + uint32_t *pu32DivInteger, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + uint32_t OVER8; + uint64_t u64Temp; + uint32_t DIV_Integer; + float32_t f32Err; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (C > 0UL) && (B > 0UL)) { + OVER8 = (0UL == READ_REG32_BIT(USARTx->CR1, USART_CR1_OVER8)) ? 0UL : 1UL; + + /* UART mode baudrate integer calculation formula: */ + /* B = C / (8 * (2 - OVER8) * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 8 * (2 - OVER8))) - 1 */ + DIV_Integer = ((((C * 10UL) / (B * 8UL * (2UL - OVER8))) + 5UL) / 10UL) - 1UL; /* +5UL for rounding off */ + + if (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX) { + *pu32DivInteger = DIV_Integer; + + if (NULL != pf32Error) { + /* E(%) = C / (8 * (2 - OVER8) * (DIV_Integer + 1) * B) - 1 */ + + /* u64Temp = (8 * (2 - OVER8) * (DIV_Integer + 1) * B) */ + u64Temp = (uint64_t)((uint64_t)8UL * ((uint64_t)2UL - (uint64_t)OVER8) * ((uint64_t)DIV_Integer + \ + (uint64_t)1UL) * (uint64_t)B); + f32Err = (float32_t)((float64_t)C / (float64_t)u64Temp) - 1.0F; + + *pf32Error = f32Err; + } + + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate integer division for clock synchronization mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t ClockSync_CalculateDivInteger(const CM_USART_TypeDef *USARTx, + uint32_t u32UsartClk, uint32_t u32Baudrate, + uint32_t *pu32DivInteger, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + float32_t f32Err; + uint64_t u64Temp; + uint32_t DIV_Integer; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (C > 0UL) && (B > 0UL)) { + /* Clock sync mode baudrate integer calculation formula: */ + /* B = C / (4 * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 4)) - 1 */ + DIV_Integer = ((((C * 10UL) / (B * 4UL)) + 5UL) / 10UL) - 1UL; /* +5UL for rounding off */ + + if ((DIV_Integer > 0UL) && (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX)) { + *pu32DivInteger = DIV_Integer; + + if (NULL != pf32Error) { + /* E(%) = C / (4 * (DIV_Integer + 1) * B) - 1 */ + + /* u64Temp = 4 * (DIV_Integer + 1) * B */ + u64Temp = (uint64_t)((uint64_t)4U * ((uint64_t)DIV_Integer + (uint64_t)1UL) * (uint64_t)B); + f32Err = (float32_t)((float64_t)C / (float64_t)u64Temp) - 1.0F; + + *pf32Error = f32Err; + } + + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate integer division for smart-card mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t SmartCard_CalculateDivInteger(const CM_USART_TypeDef *USARTx, + uint32_t u32UsartClk, uint32_t u32Baudrate, + uint32_t *pu32DivInteger, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + uint32_t BCN; + uint64_t u64Temp; + uint32_t DIV_Integer; + const uint16_t au16EtuClkCnts[] = {32U, 64U, 93U, 128U, 186U, 256U, 372U, 512U}; + float32_t f32Err; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_SMARTCARD_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (C > 0UL) && (B > 0UL)) { + /* Smartcard mode baudrate integer calculation formula: */ + /* B = C / (2 * BCN * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 2 * BCN)) - 1 */ + + BCN = READ_REG32_BIT(USARTx->CR3, USART_CR3_BCN); + DDL_ASSERT(IS_USART_SMARTCARD_ETU_CLK(BCN)); + BCN = au16EtuClkCnts[BCN >> USART_CR3_BCN_POS]; + + DIV_Integer = (((C * 10UL) / (B * BCN * 2UL) + 5UL) / 10UL) - 1UL; /* +5UL for rounding off */ + + if (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX) { + *pu32DivInteger = DIV_Integer; + + if (NULL != pf32Error) { + /* E(%) = C / (2 * BCN * (DIV_Integer + 1) * B) - 1 */ + + /* u64Temp = 4 * (DIV_Integer + 1) * B */ + u64Temp = (uint64_t)((uint64_t)2UL * BCN * ((uint64_t)DIV_Integer + (uint64_t)1UL) * B); + f32Err = (float32_t)((float64_t)C / (float64_t)u64Temp) - 1.0F; + + *pf32Error = f32Err; + } + + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for UART mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t UART_CalculateDivFraction(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + uint32_t OVER8; + float32_t f32Err; + uint64_t u64Temp; + uint64_t u64Dividend; + uint32_t DIV_Integer; + uint32_t DIV_Fraction; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check parameter */ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (NULL != pu32DivFraction) && (C > 0UL) && (B > 0UL)) { + OVER8 = (0UL == READ_REG32_BIT(USARTx->CR1, USART_CR1_OVER8)) ? 0UL : 1UL; + + /* UART mode baudrate integer calculation formula: */ + /* B = C / (8 * (2 - OVER8) * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 8 * (2 - OVER8))) - 1 */ + DIV_Integer = (C / (B * 8UL * (2UL - OVER8))) - 1UL; + + if (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX) { + /* UART mode baudrate fraction calculation formula: */ + /* B = C * (128 + DIV_Fraction) / (8 * (2 - OVER8) * (DIV_Integer + 1) * 256) */ + /* DIV_Fraction = (256 * (8 * (2 - OVER8) * (DIV_Integer + 1) * B) / C) - 128 */ + + /* u64Temp = (8 * (2 - OVER8) * (DIV_Integer + 1) * B) */ + u64Temp = (uint64_t)((uint64_t)8UL * ((uint64_t)2UL - (uint64_t)OVER8) * ((uint64_t)DIV_Integer + \ + (uint64_t)1UL) * (uint64_t)B); + + DIV_Fraction = (uint32_t)(256UL * u64Temp / C - 128UL); + + if (DIV_Fraction <= USART_BRR_DIV_FRACTION_MAX) { + *pu32DivInteger = DIV_Integer; + *pu32DivFraction = DIV_Fraction; + + if (NULL != pf32Error) { + /* E(%) = C * (128 + DIV_Fraction) / (256 * (8 * (2 - OVER8) * (DIV_Integer + 1) * B)) - 1 */ + u64Temp *= (uint64_t)256UL; + u64Dividend = (uint64_t)C * ((uint64_t)128UL + (uint64_t)DIV_Fraction); + f32Err = (float32_t)((float64_t)(u64Dividend) / (float64_t)(u64Temp)) - 1.0F; + + *pf32Error = f32Err; + } + + i32Ret = LL_OK; + } + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for clock synchronization mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t ClockSync_CalculateDivFraction(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + float32_t f32Err; + uint64_t u64Temp; + uint64_t u64Dividend; + uint32_t DIV_Integer; + uint32_t DIV_Fraction; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + /* Check parameter */ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (NULL != pu32DivFraction) && (C > 0UL) && (B > 0UL)) { + /* Clock sync mode baudrate integer calculation formula: */ + /* B = C / (4 * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 4)) - 1 */ + DIV_Integer = (C / (B * 4UL)) - 1UL; + + if ((DIV_Integer > 0UL) && (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX)) { + /* Clock sync mode baudrate fraction calculation formula: */ + /* B = C * (128 + DIV_Fraction) / (4 * (DIV_Integer + 1) * 256) */ + /* DIV_Fraction = 256 * (4 * (DIV_Integer + 1) * B) / C - 128 */ + + /* u64Temp = (4 * (DIV_Integer + 1) * B) */ + u64Temp = (uint64_t)((uint64_t)4U * ((uint64_t)DIV_Integer + (uint64_t)1UL) * (uint64_t)B); + + DIV_Fraction = (uint32_t)(256UL * u64Temp / C - 128UL); + + if (DIV_Fraction <= USART_BRR_DIV_FRACTION_MAX) { + *pu32DivInteger = DIV_Integer; + *pu32DivFraction = DIV_Fraction; + + if (NULL != pf32Error) { + /* E(%) = C * (128 + DIV_Fraction) / (4 * (DIV_Integer + 1) * B * 256) - 1 */ + u64Temp *= (uint64_t)256UL; + u64Dividend = (uint64_t)C * ((uint64_t)128UL + (uint64_t)DIV_Fraction); + f32Err = (float32_t)((float64_t)(u64Dividend) / (float64_t)(u64Temp)) - 1.0F; + + *pf32Error = f32Err; + } + + i32Ret = LL_OK; + } + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for clock synchronization mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + */ +static int32_t SmartCard_CalculateDivFraction(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + uint32_t B; + uint32_t C; + uint32_t BCN; + float32_t f32Err; + uint64_t u64Temp; + uint64_t u64Dividend; + uint32_t DIV_Integer; + uint32_t DIV_Fraction; + const uint16_t au16EtuClkCnts[] = {32U, 64U, 93U, 128U, 186U, 256U, 372U, 512U}; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + C = u32UsartClk; + B = u32Baudrate; + + if ((NULL != pu32DivInteger) && (NULL != pu32DivFraction) && (C > 0UL) && (B > 0UL)) { + BCN = READ_REG32_BIT(USARTx->CR3, USART_CR3_BCN); + DDL_ASSERT(IS_USART_SMARTCARD_ETU_CLK(BCN)); + BCN = au16EtuClkCnts[BCN >> USART_CR3_BCN_POS]; + + /* Smartcard mode baudrate integer calculation formula: */ + /* B = C / (2 * BCN * (DIV_Integer + 1)) */ + /* DIV_Integer = (C / (B * 2 * BCN)) - 1 */ + DIV_Integer = (C / (B * BCN * 2UL)) - 1UL; + + if (DIV_Integer <= USART_BRR_DIV_INTEGER_MAX) { + /* Smartcard mode baudrate fraction calculation formula: */ + /* B = C * (128 + DIV_Fraction) / ((2 * BCN) * (DIV_Integer + 1) * 256) */ + /* DIV_Fraction = (256 * (2 * BCN * (DIV_Integer + 1) * B) / C) - 128 */ + + /* u64Temp = (2 * BCN * (DIV_Integer + 1) * B) */ + u64Temp = (uint64_t)((uint64_t)2UL * BCN * ((uint64_t)DIV_Integer + (uint64_t)1UL) * B); + + DIV_Fraction = (uint32_t)(256UL * u64Temp / C - 128UL); + if (DIV_Fraction <= USART_BRR_DIV_FRACTION_MAX) { + *pu32DivInteger = DIV_Integer; + *pu32DivFraction = DIV_Fraction; + + if (NULL != pf32Error) { + /* E(%) = C * (128 + DIV_Fraction) / (4 * (DIV_Integer + 1) * B * 256) - 1 */ + u64Temp *= (uint64_t)256UL; + u64Dividend = (uint64_t)C * ((uint64_t)128UL + (uint64_t)DIV_Fraction); + f32Err = (float32_t)((float64_t)u64Dividend / (float64_t)(u64Temp)) - 1.0F; + + *pf32Error = f32Err; + } + i32Ret = LL_OK; + } + } + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for UART mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR: Set unsuccessfully. + * - LL_ERR_INVD_PARAM: The parameters invalid. + */ +static int32_t UART_CalculateDiv(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + int32_t i32Ret = LL_ERR; + + if (!IS_USART_INTEGER_UNIT(USARTx)) { + i32Ret = UART_CalculateDivFraction(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pu32DivFraction, pf32Error); + } + + if (LL_OK != i32Ret) { + i32Ret = UART_CalculateDivInteger(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pf32Error); + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for UART mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR: Set unsuccessfully. + * - LL_ERR_INVD_PARAM: The parameters invalid. + */ +static int32_t ClockSync_CalculateDiv(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + int32_t i32Ret = LL_ERR; + + if (!IS_USART_INTEGER_UNIT(USARTx)) { + i32Ret = ClockSync_CalculateDivFraction(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pu32DivFraction, pf32Error); + } + + if (LL_OK != i32Ret) { + i32Ret = ClockSync_CalculateDivInteger(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pf32Error); + } + + return i32Ret; +} + +/** + * @brief Calculate baudrate fraction division for UART mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32UsartClk USART clock + * @param [in] u32Baudrate UART baudrate + * @param [out] pu32DivInteger Pointer to BRR integer divsion value + * @param [out] pu32DivFraction Pointer to BRR fraction divsion value + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR: Set unsuccessfully. + * - LL_ERR_INVD_PARAM: The parameters invalid. + */ +static int32_t SmartCard_CalculateDiv(const CM_USART_TypeDef *USARTx, uint32_t u32UsartClk, + uint32_t u32Baudrate, uint32_t *pu32DivInteger, + uint32_t *pu32DivFraction, float32_t *pf32Error) +{ + int32_t i32Ret = LL_ERR; + + if (!IS_USART_INTEGER_UNIT(USARTx)) { + i32Ret = SmartCard_CalculateDivFraction(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pu32DivFraction, pf32Error); + } + + if (LL_OK != i32Ret) { + i32Ret = SmartCard_CalculateDivInteger(USARTx, u32UsartClk, u32Baudrate, pu32DivInteger, pf32Error); + } + return i32Ret; +} + +/** + * @brief Get USART clock frequency value. + * @retval USART clock frequency value + */ +static uint32_t USART_GetBusClockFreq(void) +{ + uint32_t u32BusClock; + + u32BusClock = SystemCoreClock >> (READ_REG32_BIT(CM_CMU->SCFGR, CMU_SCFGR_PCLK1S) >> CMU_SCFGR_PCLK1S_POS); + + return u32BusClock; +} + +/** + * @brief Get USART clock frequency value. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval USART clock frequency value + */ +static uint32_t USART_GetUsartClockFreq(const CM_USART_TypeDef *USARTx) +{ + uint32_t u32BusClock; + uint32_t u32UsartDiv; + uint32_t u32UsartClock; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + u32BusClock = USART_GetBusClockFreq(); + u32UsartDiv = (1UL << (READ_REG32_BIT((USARTx)->PR, USART_PR_PSC) * 2UL)); + + u32UsartClock = u32BusClock / u32UsartDiv; + return u32UsartClock; +} + +/** + * @brief Get USART BMC clock frequency value. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval USART BMC clock frequency value + */ +static uint32_t USART_GetLinBmcClockFreq(const CM_USART_TypeDef *USARTx) +{ + uint32_t u32BusClock; + uint32_t u32UsartBmcDiv; + uint32_t u32UsartBmcClock; + + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + + u32BusClock = USART_GetBusClockFreq(); + u32UsartBmcDiv = (1UL << (READ_REG32_BIT((USARTx)->PR, USART_PR_LBMPSC) >> USART_PR_LBMPSC_POS)); + + u32UsartBmcClock = u32BusClock / u32UsartBmcDiv; + return u32UsartBmcClock; +} + +/** + * @} + */ + +/** + * @defgroup USART_Global_Functions USART Global Functions + * @{ + */ + +/** + * @brief Set the fields of structure stc_usart_clocksync_init_t to default values. + * @param [out] pstcClockSyncInit Pointer to a @ref stc_usart_clocksync_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcClockSyncInit value is NULL. + */ +int32_t USART_ClockSync_StructInit(stc_usart_clocksync_init_t *pstcClockSyncInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcClockSyncInit) { + pstcClockSyncInit->u32ClockSrc = USART_CLK_SRC_INTERNCLK; + pstcClockSyncInit->u32ClockDiv = USART_CLK_DIV1; + pstcClockSyncInit->u32Baudrate = USART_DEFAULT_BAUDRATE; + pstcClockSyncInit->u32FirstBit = USART_FIRST_BIT_LSB; + pstcClockSyncInit->u32HWFlowControl = USART_HW_FLOWCTRL_RTS; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize clock synchronization function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcClockSyncInit Pointer to a @ref stc_usart_clocksync_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcClockSyncInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_ClockSync_Init(CM_USART_TypeDef *USARTx, + const stc_usart_clocksync_init_t *pstcClockSyncInit, float32_t *pf32Error) +{ + uint32_t u32CR1Value; + uint32_t u32CR2Value; + uint32_t u32CR3Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcClockSyncInit) { + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_SRC(pstcClockSyncInit->u32ClockSrc)); + DDL_ASSERT(IS_USART_FIRST_BIT(pstcClockSyncInit->u32FirstBit)); + DDL_ASSERT(IS_USART_HW_FLOWCTRL(pstcClockSyncInit->u32HWFlowControl)); + + u32CR1Value = (pstcClockSyncInit->u32FirstBit | USART_CR1_MS | USART_CR1_SBS); + u32CR2Value = (pstcClockSyncInit->u32ClockSrc | USART_CR2_RST_VALUE); + if (USART_CLK_SRC_INTERNCLK == pstcClockSyncInit->u32ClockSrc) { + u32CR2Value |= USART_CK_OUTPUT_ENABLE; + } + u32CR3Value = pstcClockSyncInit->u32HWFlowControl; + + /* Set control register: CR1/CR2/CR3 */ + WRITE_REG32(USARTx->CR1, u32CR1Value); + WRITE_REG32(USARTx->CR2, u32CR2Value); + WRITE_REG32(USARTx->CR3, u32CR3Value); + + if (USART_CLK_SRC_INTERNCLK == pstcClockSyncInit->u32ClockSrc) { + DDL_ASSERT(IS_USART_CLK_DIV(pstcClockSyncInit->u32ClockDiv)); + + /* Set prescaler register register: PR */ + WRITE_REG32(USARTx->PR, pstcClockSyncInit->u32ClockDiv); + + /* Set baudrate */ + i32Ret = USART_SetBaudrate(USARTx, pstcClockSyncInit->u32Baudrate, pf32Error); + } else { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_usart_multiprocessor_init_t to default values. + * @param [out] pstcMultiProcessorInit Pointer to a @ref stc_usart_multiprocessor_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcMultiProcessorInit value is NULL. + */ +int32_t USART_MultiProcessor_StructInit(stc_usart_multiprocessor_init_t *pstcMultiProcessorInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcMultiProcessorInit) { + pstcMultiProcessorInit->u32ClockSrc = USART_CLK_SRC_INTERNCLK; + pstcMultiProcessorInit->u32ClockDiv = USART_CLK_DIV1; + pstcMultiProcessorInit->u32CKOutput = USART_CK_OUTPUT_DISABLE; + pstcMultiProcessorInit->u32Baudrate = USART_DEFAULT_BAUDRATE; + pstcMultiProcessorInit->u32DataWidth = USART_DATA_WIDTH_8BIT; + pstcMultiProcessorInit->u32StopBit = USART_STOPBIT_1BIT; + pstcMultiProcessorInit->u32OverSampleBit = USART_OVER_SAMPLE_16BIT; + pstcMultiProcessorInit->u32FirstBit = USART_FIRST_BIT_LSB; + pstcMultiProcessorInit->u32StartBitPolarity = USART_START_BIT_FALLING; + pstcMultiProcessorInit->u32HWFlowControl = USART_HW_FLOWCTRL_RTS; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize UART multiple processor function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcMultiProcessorInit Pointer to a @ref stc_usart_multiprocessor_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcMxProcessorInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_MultiProcessor_Init(CM_USART_TypeDef *USARTx, + const stc_usart_multiprocessor_init_t *pstcMultiProcessorInit, float32_t *pf32Error) +{ + uint32_t u32CR1Value; + uint32_t u32CR2Value; + uint32_t u32CR3Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcMultiProcessorInit) { + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_SRC(pstcMultiProcessorInit->u32ClockSrc)); + DDL_ASSERT(IS_USART_CK_OUTPUT(pstcMultiProcessorInit->u32CKOutput)); + DDL_ASSERT(IS_USART_DATA_WIDTH(pstcMultiProcessorInit->u32DataWidth)); + DDL_ASSERT(IS_USART_STOPBIT(pstcMultiProcessorInit->u32StopBit)); + DDL_ASSERT(IS_USART_OVER_SAMPLE_BIT(pstcMultiProcessorInit->u32OverSampleBit)); + DDL_ASSERT(IS_USART_FIRST_BIT(pstcMultiProcessorInit->u32FirstBit)); + DDL_ASSERT(IS_USART_START_BIT_POLARITY(pstcMultiProcessorInit->u32StartBitPolarity)); + DDL_ASSERT(IS_USART_HW_FLOWCTRL(pstcMultiProcessorInit->u32HWFlowControl)); + + u32CR1Value = (pstcMultiProcessorInit->u32DataWidth | pstcMultiProcessorInit->u32OverSampleBit | \ + pstcMultiProcessorInit->u32FirstBit | pstcMultiProcessorInit->u32StartBitPolarity); + u32CR2Value = (USART_CR2_RST_VALUE | pstcMultiProcessorInit->u32ClockSrc | \ + pstcMultiProcessorInit->u32CKOutput | pstcMultiProcessorInit->u32StopBit); + u32CR3Value = pstcMultiProcessorInit->u32HWFlowControl; + + /* Set control register: CR1/CR2/CR3 */ + WRITE_REG32(USARTx->CR1, u32CR1Value); + WRITE_REG32(USARTx->CR2, u32CR2Value); + WRITE_REG32(USARTx->CR3, u32CR3Value); + + if (USART_CLK_SRC_INTERNCLK == pstcMultiProcessorInit->u32ClockSrc) { + DDL_ASSERT(IS_USART_CLK_DIV(pstcMultiProcessorInit->u32ClockDiv)); + + /* Set prescaler register register: PR */ + WRITE_REG32(USARTx->PR, pstcMultiProcessorInit->u32ClockDiv); + + /* Set baudrate */ + i32Ret = USART_SetBaudrate(USARTx, pstcMultiProcessorInit->u32Baudrate, pf32Error); + } else { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_usart_uart_init_t to default values. + * @param [out] pstcUartInit Pointer to a @ref stc_usart_uart_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcUartInit value is NULL. + */ +int32_t USART_UART_StructInit(stc_usart_uart_init_t *pstcUartInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcUartInit) { + pstcUartInit->u32ClockSrc = USART_CLK_SRC_INTERNCLK; + pstcUartInit->u32ClockDiv = USART_CLK_DIV1; + pstcUartInit->u32CKOutput = USART_CK_OUTPUT_DISABLE; + pstcUartInit->u32Baudrate = USART_DEFAULT_BAUDRATE; + pstcUartInit->u32DataWidth = USART_DATA_WIDTH_8BIT; + pstcUartInit->u32StopBit = USART_STOPBIT_1BIT; + pstcUartInit->u32Parity = USART_PARITY_NONE; + pstcUartInit->u32OverSampleBit = USART_OVER_SAMPLE_16BIT; + pstcUartInit->u32FirstBit = USART_FIRST_BIT_LSB; + pstcUartInit->u32StartBitPolarity = USART_START_BIT_FALLING; + pstcUartInit->u32HWFlowControl = USART_HW_FLOWCTRL_RTS; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize UART function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcUartInit Pointer to a @ref stc_usart_uart_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcUartInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_UART_Init(CM_USART_TypeDef *USARTx, const stc_usart_uart_init_t *pstcUartInit, float32_t *pf32Error) +{ + uint32_t u32CR1Value; + uint32_t u32CR2Value; + uint32_t u32CR3Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcUartInit) { + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_SRC(pstcUartInit->u32ClockSrc)); + DDL_ASSERT(IS_USART_CK_OUTPUT(pstcUartInit->u32CKOutput)); + DDL_ASSERT(IS_USART_PARITY(pstcUartInit->u32Parity)); + DDL_ASSERT(IS_USART_DATA_WIDTH(pstcUartInit->u32DataWidth)); + DDL_ASSERT(IS_USART_STOPBIT(pstcUartInit->u32StopBit)); + DDL_ASSERT(IS_USART_OVER_SAMPLE_BIT(pstcUartInit->u32OverSampleBit)); + DDL_ASSERT(IS_USART_FIRST_BIT(pstcUartInit->u32FirstBit)); + DDL_ASSERT(IS_USART_START_BIT_POLARITY(pstcUartInit->u32StartBitPolarity)); + DDL_ASSERT(IS_USART_HW_FLOWCTRL(pstcUartInit->u32HWFlowControl)); + + u32CR1Value = (pstcUartInit->u32Parity | pstcUartInit->u32DataWidth | pstcUartInit->u32FirstBit | \ + pstcUartInit->u32OverSampleBit | pstcUartInit->u32StartBitPolarity); + u32CR2Value = (USART_CR2_RST_VALUE | pstcUartInit->u32ClockSrc | \ + pstcUartInit->u32CKOutput | pstcUartInit->u32StopBit); + u32CR3Value = pstcUartInit->u32HWFlowControl; + + /* Set control register: CR1/CR2/CR3 */ + WRITE_REG32(USARTx->CR1, u32CR1Value); + WRITE_REG32(USARTx->CR2, u32CR2Value); + WRITE_REG32(USARTx->CR3, u32CR3Value); + + if (USART_CLK_SRC_INTERNCLK == pstcUartInit->u32ClockSrc) { + DDL_ASSERT(IS_USART_CLK_DIV(pstcUartInit->u32ClockDiv)); + + /* Set prescaler register register: PR */ + WRITE_REG32(USARTx->PR, pstcUartInit->u32ClockDiv); + + /* Set baudrate */ + i32Ret = USART_SetBaudrate(USARTx, pstcUartInit->u32Baudrate, pf32Error); + } else { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Initialize UART half duplex function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcUartInit Pointer to a @ref stc_usart_uart_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcUartInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_HalfDuplex_Init(CM_USART_TypeDef *USARTx, + const stc_usart_uart_init_t *pstcUartInit, float32_t *pf32Error) +{ + int32_t i32Ret; + + i32Ret = USART_UART_Init(USARTx, pstcUartInit, pf32Error); + if (LL_OK == i32Ret) { + /* Set CR3: UART half duplex */ + SET_REG32_BIT(USARTx->CR3, USART_CR3_HDSEL); + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_usart_lin_init_t to default values. + * @param [out] pstcLinInit Pointer to a @ref stc_usart_lin_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcLinInit is NULL. + */ +int32_t USART_LIN_StructInit(stc_usart_lin_init_t *pstcLinInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcLinInit) { + pstcLinInit->u32ClockSrc = USART_CLK_SRC_INTERNCLK; + pstcLinInit->u32ClockDiv = USART_CLK_DIV1; + pstcLinInit->u32CKOutput = USART_CK_OUTPUT_DISABLE; + pstcLinInit->u32Baudrate = USART_DEFAULT_BAUDRATE; + pstcLinInit->u32OverSampleBit = USART_OVER_SAMPLE_16BIT; + pstcLinInit->u32BmcClockDiv = USART_LIN_BMC_CLK_DIV1; + pstcLinInit->u32DetectBreakLen = USART_LIN_DETECT_BREAK_10BIT; + pstcLinInit->u32SendBreakLen = USART_LIN_SEND_BREAK_10BIT; + pstcLinInit->u32SendBreakMode = USART_LIN_SEND_BREAK_MD_SBK; + i32Ret = LL_OK; + } + + return i32Ret; +} + +/** + * @brief Initialize LIN function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcLinInit Pointer to a @ref stc_usart_lin_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcLinInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_LIN_Init(CM_USART_TypeDef *USARTx, const stc_usart_lin_init_t *pstcLinInit, float32_t *pf32Error) +{ + uint32_t u32CR1Value; + uint32_t u32CR2Value; + uint32_t u32PRValue; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcLinInit) { + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_SRC(pstcLinInit->u32ClockSrc)); + DDL_ASSERT(IS_USART_CK_OUTPUT(pstcLinInit->u32CKOutput)); + DDL_ASSERT(IS_USART_CLK_DIV(pstcLinInit->u32ClockDiv)); + DDL_ASSERT(IS_USART_OVER_SAMPLE_BIT(pstcLinInit->u32OverSampleBit)); + + u32CR1Value = (pstcLinInit->u32OverSampleBit | USART_CR1_SBS); + u32CR2Value = (pstcLinInit->u32ClockSrc | pstcLinInit->u32CKOutput | USART_CR2_LINEN | USART_CR2_RST_VALUE); + + DDL_ASSERT(IS_USART_LIN_DETECT_BREAK_LEN(pstcLinInit->u32DetectBreakLen)); + DDL_ASSERT(IS_USART_LIN_SEND_BREAK_LEN(pstcLinInit->u32SendBreakLen)); + DDL_ASSERT(IS_USART_LIN_SEND_BREAK_MD(pstcLinInit->u32SendBreakMode)); + u32CR2Value |= (pstcLinInit->u32DetectBreakLen | pstcLinInit->u32SendBreakLen | pstcLinInit->u32SendBreakMode); + + /* Set control register: CR1/CR2/CR3 */ + WRITE_REG32(USARTx->CR1, u32CR1Value); + WRITE_REG32(USARTx->CR2, u32CR2Value); + WRITE_REG32(USARTx->CR3, 0UL); + + if (USART_CLK_SRC_INTERNCLK == pstcLinInit->u32ClockSrc) { + DDL_ASSERT(IS_USART_CLK_DIV(pstcLinInit->u32ClockDiv)); + u32PRValue = pstcLinInit->u32ClockDiv; + + DDL_ASSERT(IS_USART_LIN_BMC_CLK_DIV(pstcLinInit->u32BmcClockDiv)); + u32PRValue |= pstcLinInit->u32BmcClockDiv; + + /* Set prescaler register register: PR */ + WRITE_REG32(USARTx->PR, u32PRValue); + + /* Set baudrate */ + i32Ret = USART_SetBaudrate(USARTx, pstcLinInit->u32Baudrate, pf32Error); + } else { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief Set the fields of structure stc_usart_smartcard_init_t to default values. + * @param [out] pstcSmartCardInit Pointer to a @ref stc_usart_smartcard_init_t structure. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcSmartCardInit value is NULL. + */ +int32_t USART_SmartCard_StructInit(stc_usart_smartcard_init_t *pstcSmartCardInit) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSmartCardInit) { + pstcSmartCardInit->u32ClockDiv = USART_CLK_DIV1; + pstcSmartCardInit->u32CKOutput = USART_CK_OUTPUT_DISABLE; + pstcSmartCardInit->u32Baudrate = USART_DEFAULT_BAUDRATE; + pstcSmartCardInit->u32StopBit = USART_STOPBIT_1BIT; + pstcSmartCardInit->u32FirstBit = USART_FIRST_BIT_LSB; + i32Ret = LL_OK; + } + + return i32Ret; +} +/** + * @brief Initialize smartcard function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] pstcSmartCardInit Pointer to a @ref stc_usart_smartcard_init_t structure. + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR_INVD_PARAM: The pointer pstcSmartCardInit value is NULL or baudrate set unsuccessfully. + */ +int32_t USART_SmartCard_Init(CM_USART_TypeDef *USARTx, + const stc_usart_smartcard_init_t *pstcSmartCardInit, float32_t *pf32Error) +{ + uint32_t u32CR1Value; + uint32_t u32CR2Value; + uint32_t u32CR3Value; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pstcSmartCardInit) { + DDL_ASSERT(IS_USART_SMARTCARD_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CK_OUTPUT(pstcSmartCardInit->u32CKOutput)); + DDL_ASSERT(IS_USART_CLK_DIV(pstcSmartCardInit->u32ClockDiv)); + DDL_ASSERT(IS_USART_FIRST_BIT(pstcSmartCardInit->u32FirstBit)); + DDL_ASSERT(IS_USART_STOPBIT(pstcSmartCardInit->u32StopBit)); + + u32CR1Value = (pstcSmartCardInit->u32FirstBit | USART_CR1_PCE | USART_CR1_SBS); + u32CR2Value = (pstcSmartCardInit->u32CKOutput | pstcSmartCardInit->u32StopBit | USART_CR2_RST_VALUE); + u32CR3Value = USART_CR3_SCEN | USART_SC_ETU_CLK372; + + /* Set control register: CR1/CR2/CR3 */ + WRITE_REG32(USARTx->CR1, u32CR1Value); + WRITE_REG32(USARTx->CR2, u32CR2Value); + WRITE_REG32(USARTx->CR3, u32CR3Value); + + /* Set prescaler register register: PR */ + WRITE_REG32(USARTx->PR, pstcSmartCardInit->u32ClockDiv); + + /* Set baudrate */ + i32Ret = USART_SetBaudrate(USARTx, pstcSmartCardInit->u32Baudrate, pf32Error); + } + + return i32Ret; +} + +/** + * @brief De-Initialize USART function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval None + */ +void USART_DeInit(CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + /* Configures the registers to reset value. */ + WRITE_REG32(USARTx->CR1, USART_CR1_RST_VALUE); + WRITE_REG32(USARTx->CR2, USART_CR2_RST_VALUE); + WRITE_REG32(USARTx->CR3, 0UL); + WRITE_REG32(USARTx->PR, 0UL); +} + +/** + * @brief Enable/disable USART Transmit/Receive Function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Func USART function type + * This parameter can be any composed value of the macros group @ref USART_Function. + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void USART_FuncCmd(CM_USART_TypeDef *USARTx, uint32_t u32Func, en_functional_state_t enNewState) +{ + uint32_t u32BaseFunc; + uint32_t u32LinFunc; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + DDL_ASSERT(IS_USART_FUNC(u32Func)); + DDL_ASSERT(IS_USART_LIN_FUNC(USARTx, u32Func)); + DDL_ASSERT(IS_USART_TIMEOUT_FUNC(USARTx, u32Func)); + + u32BaseFunc = (u32Func & 0xFFFFUL); + if (u32BaseFunc > 0UL) { + (ENABLE == enNewState) ? SET_REG32_BIT(USARTx->CR1, u32BaseFunc) : CLR_REG32_BIT(USARTx->CR1, u32BaseFunc); + } + + u32LinFunc = ((u32Func & USART_LIN_FUNC_MASK) >> USART_LIN_FUNC_OFFSET); + if (u32LinFunc > 0UL) { + (ENABLE == enNewState) ? SET_REG32_BIT(USARTx->CR2, u32LinFunc) : CLR_REG32_BIT(USARTx->CR2, u32LinFunc); + } +} + +/** + * @brief Get USART flag. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Flag USART flag type + * This parameter can be any composed value of the macros group @ref USART_Flag. + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t USART_GetStatus(const CM_USART_TypeDef *USARTx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_FLAG(u32Flag)); + + return (0UL == (READ_REG32_BIT(USARTx->SR, u32Flag)) ? RESET : SET); +} + +/** + * @brief Get USART flag. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Flag USART flag type + * This parameter can be any composed value of the following values: + * @arg USART_FLAG_OVERRUN: Overrun error flag + * @arg USART_FLAG_FRAME_ERR: Framing error flag + * @arg USART_FLAG_PARITY_ERR:Parity error flag + * @arg USART_FLAG_RX_TIMEOUT: Receive timeout flag + * @arg USART_FLAG_LIN_ERR: LIN bus error flag + * @arg USART_FLAG_LIN_WKUP: LIN wakeup signal detection flag + * @arg USART_FLAG_LIN_BREAK: LIN break signal detection flag + * @retval None + * @note Check whether the paramter u32Flag value is valid by @ref USART_Flag. + */ +void USART_ClearStatus(CM_USART_TypeDef *USARTx, uint32_t u32Flag) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_FLAG(u32Flag)); + + if ((u32Flag & USART_FLAG_ERR_MASK) > 0UL) { + SET_REG32_BIT(USARTx->CR1, (u32Flag & USART_FLAG_ERR_MASK) << USART_CR1_CPE_POS); + } + + /* Timeout flag */ + if ((u32Flag & USART_FLAG_RX_TIMEOUT) > 0UL) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_CRTOF); + } + + /* LIN flag */ + if ((u32Flag & USART_FLAG_LIN_ERR) > 0UL) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_CBE); + } + + if ((u32Flag & USART_FLAG_LIN_WKUP) > 0UL) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_CWKUP); + } + + if ((u32Flag & USART_FLAG_LIN_BREAK) > 0UL) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_CLBD); + } +} + +/** + * @brief Set USART parity. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Parity USART parity + * This parameter can be one of the macros group @ref USART_Parity_Control + * @arg USART_PARITY_NONE: Parity control disabled + * @arg USART_PARITY_ODD: Parity control enabled and Odd Parity is selected + * @arg USART_PARITY_EVEN: Parity control enabled and Even Parity is selected + * @retval None + */ +void USART_SetParity(CM_USART_TypeDef *USARTx, uint32_t u32Parity) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_PARITY(u32Parity)); + + MODIFY_REG32(USARTx->CR1, (USART_CR1_PS | USART_CR1_PCE), u32Parity); +} + +/** + * @brief Set USART bit direction. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32FirstBit USART bit direction + * This parameter can be one of the macros group @ref USART_First_Bit + * @arg USART_FIRST_BIT_MSB: MSB(Most Significant Bit) + * @arg USART_FIRST_BIT_LSB: LSB(Least Significant Bit) + * @retval None + */ +void USART_SetFirstBit(CM_USART_TypeDef *USARTx, uint32_t u32FirstBit) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_FIRST_BIT(u32FirstBit)); + + MODIFY_REG32(USARTx->CR1, USART_CR1_ML, u32FirstBit); +} + +/** + * @brief Set USART stop bit. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32StopBit USART stop bits + * This parameter can be one of the macros group @ref USART_Stop_Bit + * @arg USART_STOPBIT_1BIT: 1 stop bit + * @arg USART_STOPBIT_2BIT: 2 stop bit + * @retval None + */ +void USART_SetStopBit(CM_USART_TypeDef *USARTx, uint32_t u32StopBit) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_STOPBIT(u32StopBit)); + + MODIFY_REG32(USARTx->CR2, USART_CR2_STOP, u32StopBit); +} + +/** + * @brief Set USART data width. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32DataWidth USART data width + * This parameter can be one of the macros group @ref USART_Data_Width_Bit + * @arg USART_DATA_WIDTH_8BIT: 8 bits word width + * @arg USART_DATA_WIDTH_9BIT: 9 bits word width + * @retval None + */ +void USART_SetDataWidth(CM_USART_TypeDef *USARTx, uint32_t u32DataWidth) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_DATA_WIDTH(u32DataWidth)); + + MODIFY_REG32(USARTx->CR1, USART_CR1_M, u32DataWidth); +} + +/** + * @brief Set USART oversampling bits. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32OverSampleBit USART over sample bit + * This parameter can be one of the macros group @ref USART_Over_Sample_Bit + * @arg USART_OVER_SAMPLE_8BIT: Oversampling by 8 bit + * @arg USART_OVER_SAMPLE_16BIT: Oversampling by 16 bit + * @retval None + */ +void USART_SetOverSampleBit(CM_USART_TypeDef *USARTx, uint32_t u32OverSampleBit) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_OVER_SAMPLE_BIT(u32OverSampleBit)); + + MODIFY_REG32(USARTx->CR1, USART_CR1_OVER8, u32OverSampleBit); +} + +/** + * @brief Set USART start bit detect polarity. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Polarity USART start bit detect polarity + * This parameter can be one of the macros group @ref USART_Start_Bit_Polarity + * @arg USART_START_BIT_LOW: Detect RX pin low level + * @arg USART_START_BIT_FALLING: Detect RX pin falling edge + * @retval None + */ +void USART_SetStartBitPolarity(CM_USART_TypeDef *USARTx, uint32_t u32Polarity) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_START_BIT_POLARITY(u32Polarity)); + + MODIFY_REG32(USARTx->CR1, USART_CR1_SBS, u32Polarity); +} + +/** + * @brief Set USART transmission type. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Type USART transmission content type + * This parameter can be one of the macros group @ref USART_Transmission_Type + * @arg USART_TRANS_ID: USART transmission content type is processor ID + * @arg USART_TRANS_DATA: USART transmission content type is frame data + * @retval None + */ +void USART_SetTransType(CM_USART_TypeDef *USARTx, uint32_t u32Type) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_TRANS_TYPE(u32Type)); + + MODIFY_REG32(USARTx->DR, USART_DR_MPID, u32Type); +} + +/** + * @brief Set USART clock prescaler division. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32ClockDiv USART clock prescaler division. + * This parameter can be one of the macros group @ref USART_Clock_Division + * @arg USART_CLK_DIV1: CLK + * @arg USART_CLK_DIV4: CLK/4 + * @arg USART_CLK_DIV16: CLK/16 + * @arg USART_CLK_DIV64: CLK/64 + * @retval None + * @note The clock division function is valid only when clock source is internal clock. + */ +void USART_SetClockDiv(CM_USART_TypeDef *USARTx, uint32_t u32ClockDiv) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_DIV(u32ClockDiv)); + + MODIFY_REG32(USARTx->PR, USART_PR_PSC, u32ClockDiv); +} + +/** + * @brief Get USART clock prescaler division. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval Returned value can be one of the following values: + * - USART_CLK_DIV1: CLK + * - USART_CLK_DIV4: CLK/4 + * - USART_CLK_DIV16: CLK/16 + * - USART_CLK_DIV64: CLK/64 + * @note The clock division function is valid only when clock source is internal clock. + */ +uint32_t USART_GetClockDiv(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + return READ_REG32_BIT(USARTx->PR, USART_PR_PSC); +} + +/** + * @brief Set USART clock source. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32ClockSrc USART clock source + * This parameter can be one of the macros group @ref USART_Clock_Source + * @arg USART_CLK_SRC_EXTCLK: Clock source is external clock(USART_CK). + * @arg USART_CLK_SRC_INTERNCLK: Clock source is internal clock. + * @retval None + */ +void USART_SetClockSrc(CM_USART_TypeDef *USARTx, uint32_t u32ClockSrc) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_CLK_SRC(u32ClockSrc)); + + MODIFY_REG32(USARTx->CR2, USART_CR2_CLKC_1, u32ClockSrc); +} + +/** + * @brief Get USART clock source. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval Returned value can be one of the following values: + * - USART_CLK_SRC_EXTCLK: Clock source is external clock(USART_CK). + * - USART_CLK_SRC_INTERNCLK: Clock source is internal clock. + */ +uint32_t USART_GetClockSrc(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + return READ_REG32_BIT(USARTx->CR2, USART_CR2_CLKC_1); +} + +/** + * @brief Enable or disable USART noise filter. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void USART_FilterCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_NFE); + } else { + CLR_REG32_BIT(USARTx->CR1, USART_CR1_NFE); + } +} + +/** + * @brief Enable or disable USART silence. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void USART_SilenceCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(USARTx->CR1, USART_CR1_SLME); + } else { + CLR_REG32_BIT(USARTx->CR1, USART_CR1_SLME); + } +} + +/** + * @brief Set UART hardware flow control CTS/RTS selection. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32HWFlowControl USART hardware flow control CTS/RTS selection + * This parameter can be one of the macros group @ref USART_Hardware_Flow_Control. + * @retval None + */ +void USART_SetHWFlowControl(CM_USART_TypeDef *USARTx, uint32_t u32HWFlowControl) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_HW_FLOWCTRL(u32HWFlowControl)); + + MODIFY_REG32(USARTx->CR3, (USART_CR3_CTSE | USART_CR3_RTSE), u32HWFlowControl); +} + +/** + * @brief USART receive data. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval Receive data + */ +uint16_t USART_ReadData(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + return READ_REG16(*USART_RXD(USARTx)); +} + +/** + * @brief USART send data. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u16Data Transmit data + * @retval None + */ +void USART_WriteData(CM_USART_TypeDef *USARTx, uint16_t u16Data) +{ + __IO uint16_t *TXD = USART_TXD(USARTx); + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_DATA(u16Data)); + + WRITE_REG16(*TXD, u16Data); +} + +/** + * @brief USART send processor ID. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + ** @param [in] u16ID Processor ID + * @retval None + */ +void USART_WriteID(CM_USART_TypeDef *USARTx, uint16_t u16ID) +{ + __IO uint16_t *TXD = USART_TXD(USARTx); + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + DDL_ASSERT(IS_USART_DATA(u16ID)); + + WRITE_REG16(*TXD, (USART_DR_MPID | u16ID)); +} + +/** + * @brief Set USART baudrate. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Baudrate UART baudrate + * @param [out] pf32Error E(%) baudrate error rate + * @retval int32_t: + * - LL_OK: Set successfully. + * - LL_ERR_INVD_PARAM: Set unsuccessfully. + * @note The function uses fraction division to ensure baudrate accuracy if USART unit supports baudrate fraction division. + */ +int32_t USART_SetBaudrate(CM_USART_TypeDef *USARTx, uint32_t u32Baudrate, float32_t *pf32Error) +{ + uint32_t u32Mode; + uint32_t u32UsartClock; + uint32_t u32Integer = 0UL; + uint32_t u32Fraction = 0xFFFFUL; + int32_t i32Ret; + + DDL_ASSERT(u32Baudrate > 0UL); + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + /* Get USART clock frequency */ + u32UsartClock = USART_GetUsartClockFreq(USARTx); + + /* Calculate baudrate for BRR */ + u32Mode = READ_REG32_BIT(USARTx->CR1, USART_CR1_MS); + if (0UL == u32Mode) { + u32Mode = READ_REG32_BIT(USARTx->CR3, USART_CR_SCEN); + if (0UL == u32Mode) { + i32Ret = UART_CalculateDiv(USARTx, u32UsartClock, u32Baudrate, &u32Integer, &u32Fraction, pf32Error); + } else { + /* Smartcard function */ + i32Ret = SmartCard_CalculateDiv(USARTx, u32UsartClock, u32Baudrate, &u32Integer, &u32Fraction, pf32Error); + } + } else { + i32Ret = ClockSync_CalculateDiv(USARTx, u32UsartClock, u32Baudrate, &u32Integer, &u32Fraction, pf32Error); + } + + if (LL_OK == i32Ret) { + MODIFY_REG32(USARTx->BRR, USART_BRR_DIV_INTEGER, (u32Integer << USART_BRR_DIV_INTEGER_POS)); + + if (u32Fraction <= USART_BRR_DIV_FRACTION_MASK) { + SET_REG32_BIT(USARTx->CR1, USART_CR_FBME); + MODIFY_REG32(USARTx->BRR, USART_BRR_DIV_FRACTION_MASK, u32Fraction); + } + } + + return i32Ret; +} + +/** + * @brief Set USART Smartcard ETU Clock. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32EtuClock USART Smartcard ETU Clock. + * This parameter can be one of the macros group @ref USART_Smartcard_ETU_Clock + * @arg USART_SC_ETU_CLK32: 1 etu = 32/f + * @arg USART_SC_ETU_CLK64: 1 etu = 64/f + * @arg USART_SC_ETU_CLK128: 1 etu = 128/f + * @arg USART_SC_ETU_CLK256: 1 etu = 256/f + * @arg USART_SC_ETU_CLK372: 1 etu = 372/f + * @retval None + */ +void USART_SmartCard_SetEtuClock(CM_USART_TypeDef *USARTx, uint32_t u32EtuClock) +{ + DDL_ASSERT(IS_USART_SMARTCARD_UNIT(USARTx)); + DDL_ASSERT(IS_USART_SMARTCARD_ETU_CLK(u32EtuClock)); + + MODIFY_REG32(USARTx->CR3, USART_CR3_BCN, u32EtuClock); +} + +/** + * @brief Enable/disable stop mode noise filter. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void USART_StopModeNoiseFilterCmd(const CM_USART_TypeDef *USARTx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_USART_STOP_MD_UNIT(USARTx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(CM_PERIC->USART1_NFC, PERIC_USART1_NFC_USART1_NFE); + } else { + CLR_REG32_BIT(CM_PERIC->USART1_NFC, PERIC_USART1_NFC_USART1_NFE); + } +} + +/** + * @brief Set stop mode noise filter. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Level The noise filter width level value + * This parameter can be one of the macros group @ref USART_Stop_Mode_Noise_Filter_Width_Level + * @arg USART_STOP_MD_FILTER_LVL1: Filter width level 1 + * @arg USART_STOP_MD_FILTER_LVL2: Filter width level 2 + * @arg USART_STOP_MD_FILTER_LVL3: Filter width level 3 + * @arg USART_STOP_MD_FILTER_LVL4: Filter width level 4 + * @retval None + */ +void USART_SetStopModeNoiseFilter(const CM_USART_TypeDef *USARTx, uint32_t u32Level) +{ + DDL_ASSERT(IS_USART_STOP_MD_UNIT(USARTx)); + DDL_ASSERT(IS_USART_STOP_MD_FILTER(u32Level)); + + MODIFY_REG32(CM_PERIC->USART1_NFC, PERIC_USART1_NFC_USASRT1_NFS, u32Level); +} + +/** + * @brief Enable or disable USART loopback function. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval None + */ +void USART_LIN_LoopbackCmd(CM_USART_TypeDef *USARTx, en_functional_state_t enNewState) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + if (ENABLE == enNewState) { + SET_REG32_BIT(USARTx->CR3, USART_CR3_LOOP); + } else { + CLR_REG32_BIT(USARTx->CR3, USART_CR3_LOOP); + } +} + +/** + * @brief Set USART LIN counter clock prescaler division. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32ClockDiv USART USART LIN counter clock prescaler division. + * This parameter can be one of the macros group @ref USART_LIN_BMC_Clock_Division + * @arg USART_LIN_BMC_CLK_DIV1: CLK + * @arg USART_LIN_BMC_CLK_DIV2: CLK/2 + * @arg USART_LIN_BMC_CLK_DIV4: CLK/4 + * @arg USART_LIN_BMC_CLK_DIV8: CLK/8 + * @retval None + * @note The clock division function is valid when clock source is internal clock. + */ +void USART_LIN_SetBmcClockDiv(CM_USART_TypeDef *USARTx, uint32_t u32ClockDiv) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_USART_LIN_BMC_CLK_DIV(u32ClockDiv)); + + MODIFY_REG32(USARTx->PR, USART_PR_LBMPSC, u32ClockDiv); +} + +/** + * @brief LIN Request break sending + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval None + */ +void USART_LIN_RequestBreakSending(CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + + SET_REG32_BIT(USARTx->CR2, USART_CR2_SBK); +} + +/** + * @brief Get request break sending status + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t USART_LIN_GetRequestBreakStatus(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + return (0UL == READ_REG32_BIT(USARTx->CR2, USART_CR2_SBK)) ? RESET : SET; +} + +/** + * @brief Set send break mode for USART LIN. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Mode USART send break mode + * This parameter can be one of the macros group @ref USART_LIN_Send_Break_Mode + * @arg USART_LIN_SEND_BREAK_MD_SBK: Start send break after USART_CR2 SBK bit set 1 value + * @arg USART_LIN_SEND_BREAK_MD_TDR: Start send break after USART_DR TDR write 0x00 value + * @retval None + */ +void USART_LIN_SetBreakMode(CM_USART_TypeDef *USARTx, uint32_t u32Mode) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_USART_LIN_SEND_BREAK_MD(u32Mode)); + + MODIFY_REG32(USARTx->CR2, USART_CR2_SBKM, u32Mode); +} + +/** + * @brief Get send break mode for USART LIN. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval Returned value can be one of the following values: + * - USART_LIN_SEND_BREAK_MD_SBK: Start send break after USART_CR2 SBK bit set 1 value + * - USART_LIN_SEND_BREAK_MD_TDR: Start send break after USART_DR TDR write 0x00 value + */ +uint32_t USART_LIN_GetBreakMode(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + + return READ_REG32_BIT(USARTx->CR2, USART_CR2_SBKM); +} + +/** + * @brief Get USART LIN baudrate measure count. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval LIN baudrate measure count value + */ +uint32_t USART_LIN_GetMeasureCount(const CM_USART_TypeDef *USARTx) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + + return READ_REG32_BIT(USARTx->LBMC, USART_LBMC_LBMC); +} + +/** + * @brief Get USART LIN baudrate measure count. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @retval LIN baudrate measure count value + */ +uint32_t USART_LIN_GetMeasureBaudrate(const CM_USART_TypeDef *USARTx) +{ + uint32_t u32BmClk; + uint32_t u32LBMC; + + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + + u32BmClk = USART_GetLinBmcClockFreq(USARTx); + u32LBMC = READ_REG32_BIT(USARTx->LBMC, USART_LBMC_LBMC); + + return (u32LBMC > 0UL) ? (u32BmClk / u32LBMC) : 0UL; +} + +/** + * @brief Set USART LIN break detection length. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Len USART clock prescaler division. + * This parameter can be one of the macros group @ref USART_LIN_Detect_Break_Length + * @arg USART_LIN_DETECT_BREAK_10BIT: 10-bit break detection + * @arg USART_LIN_DETECT_BREAK_11BIT: 11-bit break detection + * @retval None + */ +void USART_LIN_SetDetectBreakLen(CM_USART_TypeDef *USARTx, uint32_t u32Len) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_USART_LIN_DETECT_BREAK_LEN(u32Len)); + + MODIFY_REG32(USARTx->CR2, USART_CR2_LBDL, u32Len); +} + +/** + * @brief Set USART LIN break sending length. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] u32Len USART clock prescaler division. + * This parameter can be one of the macros group @ref USART_LIN_Send_Break_Length + * @arg USART_LIN_SEND_BREAK_10BIT: Send break 10-bit + * @arg USART_LIN_SEND_BREAK_11BIT: Send break 11-bit + * @arg USART_LIN_SEND_BREAK_13BIT: Send break 13-bit + * @arg USART_LIN_SEND_BREAK_14BIT: Send break 14-bit + * @retval None + */ +void USART_LIN_SetSendBreakLen(CM_USART_TypeDef *USARTx, uint32_t u32Len) +{ + DDL_ASSERT(IS_USART_LIN_UNIT(USARTx)); + DDL_ASSERT(IS_USART_LIN_SEND_BREAK_LEN(u32Len)); + + MODIFY_REG32(USARTx->CR2, USART_CR2_SBKL, u32Len); +} + +/** + * @brief UART transmit data in polling mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [out] pvBuf The pointer to data transmitted buffer + * @param [in] u32Len Amount of frame to be sent. + * @param [in] u32Timeout Timeout duration(Max value @ref USART_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Communicate timeout. + * - LL_ERR_INVD_PARAM: u32Len value is 0 or pvBuf is NULL. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT + */ +int32_t USART_UART_Trans(CM_USART_TypeDef *USARTx, const void *pvBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t i; + uint32_t u32DataWidth; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + if ((NULL != pvBuf) && (u32Len > 0UL)) { + u32DataWidth = READ_REG32_BIT(USARTx->CR1, USART_CR1_M); + + if ((USART_DATA_WIDTH_8BIT == u32DataWidth) || (USART_DATA_WIDTH_9BIT == u32DataWidth)) { + for (i = 0UL; i < u32Len; i++) { + /* Wait TX buffer empty. */ + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_EMPTY, SET, u32Timeout); + if (LL_OK != i32Ret) { + break; + } + + if (u32DataWidth == USART_DATA_WIDTH_8BIT) { + USART_WriteData(USARTx, ((const uint8_t *)pvBuf)[i]); + } else { + USART_WriteData(USARTx, ((const uint16_t *)pvBuf)[i]); + } + } + + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_CPLT, SET, u32Timeout); + } + } + } + + return i32Ret; +} + +/** + * @brief UART receive data in polling mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [out] pvBuf The pointer to data received buffer + * @param [in] u32Len Amount of frame to be received. + * @param [in] u32Timeout Timeout duration(Max value @ref USART_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Communicate timeout. + * - LL_ERR_INVD_PARAM: u32Len value is 0 or the pointer pvBuf value is NULL. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT + */ +int32_t USART_UART_Receive(const CM_USART_TypeDef *USARTx, void *pvBuf, uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t u32Count; + uint32_t u32DataWidth; + uint16_t u16ReceiveData; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + if ((NULL != pvBuf) && (u32Len > 0UL)) { + u32DataWidth = READ_REG32_BIT(USARTx->CR1, USART_CR1_M); + + for (u32Count = 0UL; u32Count < u32Len; u32Count++) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_RX_FULL, SET, u32Timeout); + if (LL_OK == i32Ret) { + u16ReceiveData = USART_ReadData(USARTx); + if (USART_DATA_WIDTH_8BIT == u32DataWidth) { + ((uint8_t *)pvBuf)[u32Count] = (uint8_t)(u16ReceiveData & 0xFFU); + } else { + ((uint16_t *)pvBuf)[u32Count] = (uint16_t)(u16ReceiveData & 0x1FFU); + } + } else { + break; + } + } + } + + return i32Ret; +} + +/** + * @brief Clock sync transmit && receive data in polling mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] au8Buf The pointer to data transmitted buffer + * @param [in] u32Len Amount of data to be transmitted. + * @param [in] u32Timeout Timeout duration(Max value @ref USART_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Communicate timeout. + * - LL_ERR_INVD_PARAM: u32Len value is 0 or the pointer au8Buf value is NULL. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT + */ +int32_t USART_ClockSync_Trans(CM_USART_TypeDef *USARTx, const uint8_t au8Buf[], uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t i; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + if ((NULL != au8Buf) && (u32Len > 0UL)) { + for (i = 0UL; i < u32Len; i++) { + /* Wait TX buffer empty. */ + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_EMPTY, SET, u32Timeout); + if (LL_OK == i32Ret) { + USART_WriteData(USARTx, au8Buf[i]); + if (READ_REG32_BIT(USARTx->CR1, USART_RX) != 0UL) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_RX_FULL, SET, u32Timeout); + if (LL_OK == i32Ret) { + (void)USART_ReadData(USARTx); + } + } + } + + if (LL_OK != i32Ret) { + break; + } + } + + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_CPLT, SET, u32Timeout); + } + } + + return i32Ret; +} + +/** + * @brief Clock sync receive data in polling mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [out] au8Buf The pointer to data received buffer + * @param [in] u32Len Amount of data to be sent and received. + * @param [in] u32Timeout Timeout duration(Max value @ref USART_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Communicate timeout. + * - LL_ERR_INVD_PARAM: u32Len value is 0 or the pointer au8Buf value is NULL. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT. + */ +int32_t USART_ClockSync_Receive(CM_USART_TypeDef *USARTx, uint8_t au8Buf[], uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t i; + en_functional_state_t enTX; + en_functional_state_t enMasterMode; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + if ((NULL != au8Buf) && (u32Len > 0UL)) { + i32Ret = LL_OK; + enTX = (READ_REG32_BIT(USARTx->CR1, USART_TX) == 0UL) ? DISABLE : ENABLE; + enMasterMode = (USART_CLK_SRC_EXTCLK == READ_REG32_BIT(USARTx->CR2, USART_CR2_CLKC)) ? DISABLE : ENABLE; + + for (i = 0UL; i < u32Len; i++) { + if ((ENABLE == enMasterMode) || (ENABLE == enTX)) { + USART_WriteData(USARTx, 0xFFU); + + /* Wait TX buffer empty. */ + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_EMPTY, SET, u32Timeout); + } + + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_RX_FULL, SET, u32Timeout); + if (LL_OK == i32Ret) { + au8Buf[i] = (uint8_t)USART_ReadData(USARTx); + } + } + + if (LL_OK != i32Ret) { + break; + } + } + + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_CPLT, SET, u32Timeout); + } + } + + return i32Ret; +} + +/** + * @brief Clock sync transmit && receive data in polling mode. + * @param [in] USARTx Pointer to USART instance register base + * This parameter can be one of the following values: + * @arg CM_USARTx: USART unit instance register base + * @param [in] au8TxBuf The pointer to data transmitted buffer + * @param [out] au8RxBuf The pointer to data received buffer + * @param [in] u32Len Amount of data to be sent and received. + * @param [in] u32Timeout Timeout duration(Max value @ref USART_Max_Timeout) + * @retval int32_t: + * - LL_OK: No errors occurred. + * - LL_ERR_TIMEOUT: Communicate timeout. + * - LL_ERR_INVD_PARAM: u32Len value is 0. + * @note Block checking flag if u32Timeout value is USART_MAX_TIMEOUT. + */ +int32_t USART_ClockSync_TransReceive(CM_USART_TypeDef *USARTx, const uint8_t au8TxBuf[], uint8_t au8RxBuf[], + uint32_t u32Len, uint32_t u32Timeout) +{ + uint32_t i; + uint8_t u8ReceiveData; + int32_t i32Ret = LL_ERR_INVD_PARAM; + + DDL_ASSERT(IS_USART_UNIT(USARTx)); + + if (u32Len > 0UL) { + for (i = 0UL; i < u32Len; i++) { + if (NULL != au8TxBuf) { + USART_WriteData(USARTx, au8TxBuf[i]); + } else { + USART_WriteData(USARTx, 0xFFU); + } + + /* Wait TX buffer empty. */ + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_EMPTY, SET, u32Timeout); + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_RX_FULL, SET, u32Timeout); + if (LL_OK == i32Ret) { + u8ReceiveData = (uint8_t)USART_ReadData(USARTx); + if (NULL != au8RxBuf) { + au8RxBuf[i] = u8ReceiveData; + } + } + } + + if (LL_OK != i32Ret) { + break; + } + } + + if (LL_OK == i32Ret) { + i32Ret = USART_WaitStatus(USARTx, USART_FLAG_TX_CPLT, SET, u32Timeout); + } + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_USART_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usb.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usb.c new file mode 100644 index 00000000..c6587794 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_usb.c @@ -0,0 +1,1362 @@ +/** + ******************************************************************************* + * @file hc32_ll_usb.c + * @brief USB core driver + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_usb.h" +#include "usb_bsp.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_USB USB + * @brief USB Driver Library + * @{ + */ + +#if (LL_USB_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +void usb_hoststop(LL_USB_TypeDef *USBx, uint8_t u8ChNum); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup USB_Global_Functions USB Global Functions + * @{ + */ + +/** + * @brief core software reset + * @param [in] USBx usb instance + * @retval None + */ +void usb_coresoftrst(LL_USB_TypeDef *USBx) +{ + __IO uint8_t u8Status = USB_OK;; + __IO uint32_t u32grstctl = 0UL; + __IO uint32_t u32Count = 0UL; + + /* Wait for AHB master to be idle. */ + do { + usb_udelay(1UL); + u32grstctl = READ_REG32(USBx->GREGS->GRSTCTL); + if (++u32Count > 100000UL) { + u8Status = USB_ERROR; + } + } while (0UL == (u32grstctl & USBFS_GRSTCTL_AHBIDL)); + + if (USB_OK == u8Status) { + /* Write the Core Soft Reset bit to reset the USB core */ + u32Count = 0UL; + u32grstctl |= USBFS_GRSTCTL_CSRST; + WRITE_REG32(USBx->GREGS->GRSTCTL, u32grstctl); + + /* Wait for the reset finishing */ + do { + u32grstctl = READ_REG32(USBx->GREGS->GRSTCTL); + if (u32Count > 100000UL) { + break; + } + u32Count++; + usb_udelay(1UL); + } while (0UL != (u32grstctl & USBFS_GRSTCTL_CSRST)); + /* Wait for at least 3 PHY clocks after the core resets */ + usb_udelay(3UL); + } +} + +/** + * @brief Writes a packet whose byte number is len into the Tx FIFO associated + * with the EP + * @param [in] USBx usb instance + * @param [in] src source pointer used to hold the transmited data + * @param [in] ch_ep_num end point index + * @param [in] len length in bytes + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_wrpkt(LL_USB_TypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t u8DmaEn) +{ + __IO uint32_t u32pAddr; + __IO uint32_t *fifo; + uint32_t u32Count32b; + uint32_t u32Tmp; + if (u8DmaEn == 0U) { + u32Count32b = (len + 3UL); + u32Count32b = u32Count32b >> 2U; + fifo = USBx->DFIFO[ch_ep_num]; + u32Tmp = 0UL; + while (u32Tmp < u32Count32b) { + WRITE_REG32(*fifo, *((uint32_t *)src)); + u32pAddr = (uint32_t)src; + src = (uint8_t *)(u32pAddr + 4U); + u32Tmp++; + } + } +} + +/** + * @brief Reads a packet whose byte number is len from the Rx FIFO + * @param [in] USBx usb instance + * @param [in] dest destination pointer that point to the received data + * @param [in] len number of bytes + * @retval None + */ +void usb_rdpkt(LL_USB_TypeDef *USBx, uint8_t *dest, uint16_t len) +{ + uint32_t u32Tmp; + __IO uint32_t u32Count32b; + __IO uint32_t u32pAddr; + + __IO uint32_t *fifo = USBx->DFIFO[0]; + u32Count32b = (len + 3UL); + u32Count32b = u32Count32b >> 2U; + u32pAddr = 0UL; + u32Tmp = 0UL; + while (u32Tmp < u32Count32b) { + *(uint32_t *)dest = READ_REG32(*fifo); + u32pAddr = (uint32_t)dest; + dest = (uint8_t *)(u32pAddr + 4U); + u32Tmp++; + } +} + +/** + * @brief Initialize the addresses of the core registers. + * @param [in] USBx usb instance + * @param [in] basic_cfgs usb core basic cfgs + * @retval None + */ +void usb_setregaddr(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs) +{ + uint32_t u32Tmp = 0UL; + uint32_t u32baseAddr; + + basic_cfgs->dmaen = 0U; + /* initialize device cfg following its address */ + basic_cfgs->host_chnum = USB_MAX_CH_NUM; + basic_cfgs->dev_epnum = USB_MAX_EP_NUM; + basic_cfgs->core_type = 0U; /* FS */ + basic_cfgs->phy_type = 0U; +#ifdef USB_FS_MODE + u32baseAddr = CM_USBFS_BASE; + basic_cfgs->core_type = 0U; /* FS */ +#endif /* USB_FS_MODE */ + +#ifdef USB_HS_MODE + u32baseAddr = CM_USBHS_BASE; + basic_cfgs->core_type = 1U; /* HS */ +#ifdef USB_HS_EXTERNAL_PHY + basic_cfgs->phy_type = 1U; +#endif +#endif /* USB_HS_MODE */ + + USBx->GREGS = (USB_CORE_GREGS *)(u32baseAddr + 0UL); + USBx->DREGS = (USB_CORE_DREGS *)(u32baseAddr + 0x800UL); + + while (u32Tmp < basic_cfgs->dev_epnum) { + USBx->INEP_REGS[u32Tmp] = (USB_CORE_INEPREGS *)(u32baseAddr + 0x900UL + (u32Tmp * 0x20UL)); + USBx->OUTEP_REGS[u32Tmp] = (USB_CORE_OUTEPREGS *)(u32baseAddr + 0xb00UL + (u32Tmp * 0x20UL)); + u32Tmp++; + } + u32Tmp = 0UL; + while (u32Tmp < basic_cfgs->dev_epnum) { + USBx->DFIFO[u32Tmp] = (uint32_t *)(u32baseAddr + 0x1000UL + (u32Tmp * 0x1000UL)); + u32Tmp++; + } + USBx->GCCTL = (uint32_t *)(u32baseAddr + 0xe00UL); +#ifdef USE_HOST_MODE /* if the application mode is host */ + USBx->HREGS = (USB_CORE_HREGS *)(u32baseAddr + 0x400UL); + USBx->HPRT = (uint32_t *)(u32baseAddr + 0x440UL); + u32Tmp = 0UL; + while (u32Tmp < basic_cfgs->host_chnum) { + USBx->HC_REGS[u32Tmp] = (USB_CORE_HC_REGS *)(u32baseAddr + 0x500UL + (u32Tmp * 0x20UL)); + u32Tmp++; + } +#endif /* USE_HOST_MODE */ +} + +/** + * @brief Initializes the USB controller registers and prepares the core + * device mode or host mode operation. + * @param [in] USBx usb instance + * @param [in] basic_cfgs usb core basic cfgs + * @retval None + */ +void usb_initusbcore(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs) +{ + /* reset the core through core soft reset */ + usb_coresoftrst(USBx); + + /* Select PHY for USB core*/ + usb_PhySelect(USBx, basic_cfgs->phy_type); + if ((basic_cfgs->phy_type == 0U) && (basic_cfgs->core_type == 1U)) { + /* enable the embedded PHY in USBHS mode */ + CM_PERIC->USB_SYCTLREG |= PERIC_USB_SYCTLREG_USBHS_FSPHYE; + } + /* reset the core through core soft reset */ + usb_coresoftrst(USBx); + usb_mdelay(20UL); + if (basic_cfgs->dmaen == 1U) { + /* burst length/type(HBstLen) 64-words x32-bit, core operates in a DMA mode*/ + usb_BurstLenConfig(USBx, 5U); + usb_DmaCmd(USBx, 1U); + } +} + +/** + * @brief Flush a Tx FIFO whose index is num + * @param [in] USBx usb instance + * @param [in] num txFIFO index + * @retval None + */ +void usb_txfifoflush(LL_USB_TypeDef *USBx, uint32_t num) +{ + __IO uint32_t u32grstctl; + __IO uint32_t u32Tmp = 0UL; + + u32grstctl = USBFS_GRSTCTL_TXFFLSH | ((num & 0x1FUL) << USBFS_GRSTCTL_TXFNUM_POS); + /* set the TxFIFO Flush bit, set TxFIFO Number */ + WRITE_REG32(USBx->GREGS->GRSTCTL, u32grstctl); + + /* wait for the finishing of txFIFO flushing */ + do { + u32grstctl = READ_REG32(USBx->GREGS->GRSTCTL); + if (u32Tmp <= 200000UL) { + u32Tmp++; + } else { + break; + } + usb_udelay(1UL); + } while (0UL != (u32grstctl & USBFS_GRSTCTL_TXFFLSH)); + /* Wait for at least 3 PHY clocks after the txfifo has been flushed */ + usb_udelay(3UL); +} + +/** + * @brief Flush the whole rxFIFO + * @param [in] USBx usb instance + * @retval None + */ +void usb_rxfifoflush(LL_USB_TypeDef *USBx) +{ + __IO uint32_t u32grstctl; + __IO uint32_t u32Tmp = 0UL; + + u32grstctl = USBFS_GRSTCTL_RXFFLSH; /* set the RxFIFO Flush bit */ + WRITE_REG32(USBx->GREGS->GRSTCTL, u32grstctl); + /* wait for the finishing of rxFIFO flushing */ + do { + u32grstctl = READ_REG32(USBx->GREGS->GRSTCTL); + if (u32Tmp <= 200000UL) { + u32Tmp++; + } else { + break; + } + usb_udelay(1UL); + } while (0UL != (u32grstctl & USBFS_GRSTCTL_RXFFLSH)); + /* Wait for at least 3 PHY clocks after the rxfifo has been flushed */ + usb_udelay(3UL); +} + +/** + * @brief set the core to be host mode or device mode through the second + * input parameter. + * @param [in] USBx usb instance + * @param [in] mode mode of HOST_MODE or DEVICE_MODE that the core would be + * @retval None + */ +void usb_modeset(LL_USB_TypeDef *USBx, uint8_t mode) +{ + if (mode == HOST_MODE) { + MODIFY_REG32(USBx->GREGS->GUSBCFG, USBFS_GUSBCFG_FHMOD | USBFS_GUSBCFG_FDMOD, USBFS_GUSBCFG_FHMOD); + } else { + MODIFY_REG32(USBx->GREGS->GUSBCFG, USBFS_GUSBCFG_FHMOD | USBFS_GUSBCFG_FDMOD, USBFS_GUSBCFG_FDMOD); + } + /* wate for the change to take effect */ + usb_mdelay(50UL); +} + +#ifdef USE_DEVICE_MODE + +/** + * @brief initializes the initial status of all endpoints of the device to be + * disable. + * @param [in] USBx usb instance + * @param [in] u8EpNum EP number + * @retval None + */ +void usb_devepdis(LL_USB_TypeDef *USBx, uint8_t u8EpNum) +{ + uint8_t u8Tmp = 0U; + + while (u8Tmp < u8EpNum) { + if (0UL != READ_REG32_BIT(USBx->INEP_REGS[u8Tmp]->DIEPCTL, USBFS_DIEPCTL_EPENA)) { + WRITE_REG32(USBx->INEP_REGS[u8Tmp]->DIEPCTL, USBFS_DIEPCTL_EPDIS | USBFS_DIEPCTL_SNAK); + } else { + WRITE_REG32(USBx->INEP_REGS[u8Tmp]->DIEPCTL, 0UL); + } + WRITE_REG32(USBx->INEP_REGS[u8Tmp]->DIEPTSIZ, 0UL); + WRITE_REG32(USBx->INEP_REGS[u8Tmp]->DIEPINT, 0xFFUL); + u8Tmp++; + } + + u8Tmp = 0U; + while (u8Tmp < u8EpNum) { + if (0UL != READ_REG32_BIT(USBx->OUTEP_REGS[u8Tmp]->DOEPCTL, USBFS_DOEPCTL_EPENA)) { + WRITE_REG32(USBx->OUTEP_REGS[u8Tmp]->DOEPCTL, USBFS_DOEPCTL_EPDIS | USBFS_DOEPCTL_SNAK); + } else { + WRITE_REG32(USBx->OUTEP_REGS[u8Tmp]->DOEPCTL, 0UL); + } + WRITE_REG32(USBx->OUTEP_REGS[u8Tmp]->DOEPTSIZ, 0UL); + WRITE_REG32(USBx->OUTEP_REGS[u8Tmp]->DOEPINT, 0xFFUL); + u8Tmp++; + } +} + +#ifdef USB_FS_MODE +static void usb_DevFSFifoConfig(LL_USB_TypeDef *USBx) +{ + uint32_t u32StardAddr; + + WRITE_REG32(USBx->GREGS->GRXFSIZ, RX_FIFO_FS_SIZE); + /* set txFIFO and rxFIFO size of EP0 */ + u32StardAddr = RX_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->HNPTXFSIZ, + (RX_FIFO_FS_SIZE << USBFS_HNPTXFSIZ_NPTXFSA_POS) | (TX0_FIFO_FS_SIZE << USBFS_HNPTXFSIZ_NPTXFD_POS)); + /* set txFIFO size of EP1 */ + u32StardAddr += TX0_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[0], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX1_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP2 */ + u32StardAddr += TX1_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[1], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX2_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP3 */ + u32StardAddr += TX2_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[2], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX3_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP4 */ + u32StardAddr += TX3_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[3], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX4_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP5 */ + u32StardAddr += TX4_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[4], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX5_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP6 */ + u32StardAddr += TX5_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[5], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX6_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP7 */ + u32StardAddr += TX6_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[6], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX7_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP8 */ + u32StardAddr += TX7_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[7], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX8_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP9 */ + u32StardAddr += TX8_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[8], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX9_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP10 */ + u32StardAddr += TX9_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[9], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX10_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP11 */ + u32StardAddr += TX10_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[10], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX11_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP12 */ + u32StardAddr += TX11_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[11], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX12_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP13 */ + u32StardAddr += TX12_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[12], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX13_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP14 */ + u32StardAddr += TX13_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[13], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX14_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP15 */ + u32StardAddr += TX14_FIFO_FS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[14], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX15_FIFO_FS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); +} +#endif + +#ifdef USB_HS_MODE +static void usb_DevHSFifoConfig(LL_USB_TypeDef *USBx) +{ + uint32_t u32StardAddr; + + WRITE_REG32(USBx->GREGS->GRXFSIZ, RX_FIFO_HS_SIZE); + /* set txFIFO and rxFIFO size of EP0 */ + u32StardAddr = RX_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->HNPTXFSIZ, + (RX_FIFO_HS_SIZE << USBFS_HNPTXFSIZ_NPTXFSA_POS) | (TX0_FIFO_HS_SIZE << USBFS_HNPTXFSIZ_NPTXFD_POS)); + /* set txFIFO size of EP1 */ + u32StardAddr += TX0_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[0], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX1_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP2 */ + u32StardAddr += TX1_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[1], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX2_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP3 */ + u32StardAddr += TX2_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[2], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX3_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP4 */ + u32StardAddr += TX3_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[3], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX4_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP5 */ + u32StardAddr += TX4_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[4], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX5_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP6 */ + u32StardAddr += TX5_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[5], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX6_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP7 */ + u32StardAddr += TX6_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[6], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX7_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP8 */ + u32StardAddr += TX7_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[7], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX8_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP9 */ + u32StardAddr += TX8_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[8], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX9_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP10 */ + u32StardAddr += TX9_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[9], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX10_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP11 */ + u32StardAddr += TX10_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[10], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX11_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP12 */ + u32StardAddr += TX11_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[11], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX12_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP13 */ + u32StardAddr += TX12_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[12], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX13_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP14 */ + u32StardAddr += TX13_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[13], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX14_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); + /* set txFIFO size of EP15 */ + u32StardAddr += TX14_FIFO_HS_SIZE; + WRITE_REG32(USBx->GREGS->DIEPTXF[14], + (u32StardAddr << USBFS_DIEPTXF_INEPTXSA_POS) | (TX15_FIFO_HS_SIZE << USBFS_DIEPTXF_INEPTXFD_POS)); +} +#endif + +/** + * @brief initializes the USB controller, include the size of txFIFO, rxFIFO + * status of endpoints, interrupt register etc. Details are shown as + * follows. + * @param [in] USBx usb instance + * @param [in] basic_cfgs usb core basic cfgs + * @retval None + */ +void usb_devmodeinit(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs) +{ + usb_FrameIntervalConfig(USBx, USB_FRAME_INTERVAL_80); + usb_DevPhySelect(USBx, basic_cfgs->phy_type); + + if (basic_cfgs->core_type == 0U) { +#ifdef USB_FS_MODE + usb_DevFSFifoConfig(USBx); +#endif + } else { +#ifdef USB_HS_MODE + usb_DevHSFifoConfig(USBx); +#endif + } + + usb_clrandmskepint(USBx); + usb_devepdis(USBx, basic_cfgs->dev_epnum); + usb_coreconn(USBx); + usb_devinten(USBx, basic_cfgs->dmaen); +} + +/** + * @brief Enable the interrupt setting when in device mode. + * @param [in] USBx usb instance + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_devinten(LL_USB_TypeDef *USBx, uint8_t u8DmaEn) +{ + uint32_t u32gintmskTmp = 0UL; + + WRITE_REG32(USBx->GREGS->GINTMSK, 0UL); + WRITE_REG32(USBx->GREGS->GINTSTS, 0xBFFFFFFFUL); + /* Enable the normal interrupt setting */ + usb_normalinten(USBx); + if (u8DmaEn == 0U) { + u32gintmskTmp |= USBFS_GINTMSK_RXFNEM; + } + /* Enable interrupts bits corresponding to the Device mode */ + u32gintmskTmp |= (USBFS_GINTMSK_USBSUSPM | USBFS_GINTMSK_USBRSTM | USBFS_GINTMSK_ENUMDNEM + | USBFS_GINTMSK_IEPIM | USBFS_GINTMSK_OEPIM | USBFS_GINTMSK_SOFM + | USBFS_GINTMSK_IISOIXFRM | USBFS_GINTMSK_IPXFRM_INCOMPISOOUTM); +#ifdef VBUS_SENSING_ENABLED + u32gintmskTmp |= USBFS_GINTMSK_VBUSVIM; +#endif + SET_REG32_BIT(USBx->GREGS->GINTMSK, u32gintmskTmp); +} + +/** + * @brief get the working status of endpoint. + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @retval current status of the endpoint + */ +uint32_t usb_epstatusget(LL_USB_TypeDef *USBx, USB_DEV_EP *ep) +{ + __IO uint32_t u32Status = 0UL; + uint32_t u32dxepctl; + + if (ep->ep_dir == 1U) { + u32dxepctl = READ_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL); + + if (0UL != (u32dxepctl & USBFS_DIEPCTL_STALL)) { + u32Status = USB_EP_TX_STALL; + } else if (0UL != (u32dxepctl & USBFS_DIEPCTL_NAKSTS)) { + u32Status = USB_EP_TX_NAK; + } else { + u32Status = USB_EP_TX_VALID; + } + } else { + u32dxepctl = READ_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL); + if (0UL != (u32dxepctl & USBFS_DOEPCTL_STALL)) { + u32Status = USB_EP_RX_STALL; + } else if (0UL != (u32dxepctl & USBFS_DOEPCTL_NAKSTS)) { + u32Status = USB_EP_RX_NAK; + } else { + u32Status = USB_EP_RX_VALID; + } + } + + return u32Status; +} + +/** + * @brief set the working status of endpoint. + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @param [in] Status new Status that the endpoint would be + * @retval None + */ +void usb_epstatusset(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint32_t Status) +{ + uint32_t u32dxepctl; + uint8_t u8RetFlag = 0U; + + if (ep->ep_dir == 1U) { + u32dxepctl = READ_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL); + + switch (Status) { + case USB_EP_TX_STALL: + usb_setepstall(USBx, ep); + u8RetFlag = 1U; + break; + case USB_EP_TX_NAK: + u32dxepctl |= USBFS_DIEPCTL_SNAK; + break; + case USB_EP_TX_VALID: + if (0UL != (u32dxepctl & USBFS_DIEPCTL_STALL)) { + ep->datax_pid = 0U; + usb_clearepstall(USBx, ep); + u8RetFlag = 1U; + } + u32dxepctl |= (USBFS_DIEPCTL_CNAK | USBFS_DIEPCTL_USBAEP | USBFS_DIEPCTL_EPENA); + break; + case USB_EP_TX_DIS: + u32dxepctl &= (~USBFS_DIEPCTL_USBAEP); + break; + default: + break; + } + /* Write register */ + if (1U != u8RetFlag) { + WRITE_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL, u32dxepctl); + } + } else { + u32dxepctl = READ_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL); + + switch (Status) { + case USB_EP_RX_STALL: + u32dxepctl |= USBFS_DOEPCTL_STALL; + break; + case USB_EP_RX_NAK: + u32dxepctl |= USBFS_DOEPCTL_SNAK; + break; + case USB_EP_RX_VALID: + if (0UL != (u32dxepctl & USBFS_DOEPCTL_STALL)) { + ep->datax_pid = 0U; + usb_clearepstall(USBx, ep); + u8RetFlag = 1U; + } + u32dxepctl |= (USBFS_DOEPCTL_CNAK | USBFS_DOEPCTL_USBAEP | USBFS_DOEPCTL_EPENA); + break; + case USB_EP_RX_DIS: + u32dxepctl &= (~USBFS_DOEPCTL_USBAEP); + break; + default: + break; + } + /* Write register */ + if (1U != u8RetFlag) { + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL, u32dxepctl); + } + } +} + +/** + * @brief enable the EP0 to be actiove + * @param [in] USBx usb instance + * @retval None + */ +void usb_ep0activate(LL_USB_TypeDef *USBx) +{ + uint32_t u32EnumSpeed; + uint32_t u32DiepctlTmp; + + u32EnumSpeed = READ_REG32(USBx->DREGS->DSTS) & USBFS_DSTS_ENUMSPD; + u32DiepctlTmp = READ_REG32(USBx->INEP_REGS[0]->DIEPCTL); + /* Set the MPS of the DIEPCTL0 based on the enumeration speed */ + if ((DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ == u32EnumSpeed) + || (DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ == u32EnumSpeed) + || (DSTS_ENUMSPD_FS_PHY_48MHZ == u32EnumSpeed)) { + u32DiepctlTmp &= (~USBFS_DIEPCTL_MPSIZ); + } else if (DSTS_ENUMSPD_LS_PHY_6MHZ == u32EnumSpeed) { + u32DiepctlTmp &= (~USBFS_DIEPCTL_MPSIZ); + u32DiepctlTmp |= (3UL << USBFS_DIEPCTL_MPSIZ_POS); + } else { + ; + } + WRITE_REG32(USBx->INEP_REGS[0]->DIEPCTL, u32DiepctlTmp); + SET_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_CGINAK); +} + +/** + * @brief enable an EP to be active + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @retval None + */ +void usb_epactive(LL_USB_TypeDef *USBx, USB_DEV_EP *ep) +{ + uint32_t u32Addr; + uint32_t u32dxepctl; + uint32_t u32Daintmsk; + + if (ep->ep_dir == 1U) { + u32Addr = (uint32_t)(&(USBx->INEP_REGS[ep->epidx]->DIEPCTL)); + u32Daintmsk = 1UL << ep->epidx; + } else { + u32Addr = (uint32_t)(&(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL)); + u32Daintmsk = 1UL << (USBFS_DAINTMSK_OEPINTM_POS + ep->epidx); + } + u32dxepctl = READ_REG32(*(__IO uint32_t *)u32Addr); + if (0UL == (u32dxepctl & USBFS_DIEPCTL_USBAEP)) { + u32dxepctl = ((ep->maxpacket << USBFS_DIEPCTL_MPSIZ_POS) + | (((uint32_t)ep->trans_type) << USBFS_DIEPCTL_EPTYP_POS) + | (((uint32_t)ep->tx_fifo_num) << USBFS_DIEPCTL_TXFNUM_POS) + | USBFS_DIEPCTL_SD0PID_SEVNFRM + | USBFS_DIEPCTL_USBAEP); + + WRITE_REG32(*(__IO uint32_t *)u32Addr, u32dxepctl); + } + SET_REG32_BIT(USBx->DREGS->DAINTMSK, u32Daintmsk); +} + +/** + * @brief enable an EP to be deactive state if it is active + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @retval None + */ +void usb_epdeactive(LL_USB_TypeDef *USBx, USB_DEV_EP *ep) +{ + uint32_t u32Daintmsk; + + if (ep->ep_dir == 1U) { + CLR_REG32_BIT(USBx->INEP_REGS[ep->epidx]->DIEPCTL, USBFS_DIEPCTL_USBAEP); + u32Daintmsk = 1UL << ep->epidx; + } else { + CLR_REG32_BIT(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL, USBFS_DOEPCTL_USBAEP); + u32Daintmsk = 1UL << (USBFS_DAINTMSK_OEPINTM_POS + ep->epidx); + } + CLR_REG32_BIT(USBx->DREGS->DAINTMSK, u32Daintmsk); +} + +/** + * @brief Setup the data into the EP and begin to transmit data. + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_epntransbegin(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint8_t u8DmaEn) +{ + uint32_t u32depctl; + uint32_t u32DeptsizTmp; + uint32_t u32Pktcnt; + uint32_t u32Xfersize; + + if (ep->ep_dir == 1U) { + u32depctl = READ_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL); + /* Zero Length Packet? */ + if (ep->xfer_len == 0UL) { + u32Xfersize = 0UL; + u32Pktcnt = 1UL; + u32DeptsizTmp = (u32Xfersize << USBFS_DIEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DIEPTSIZ_PKTCNT_POS); + } else { + /* Program the transfer size and packet count + * as follows: xfersize = N * maxpacket + + * short_packet pktcnt = N + (short_packet + * exist ? 1 : 0) + */ + u32Xfersize = ep->xfer_len; + u32Pktcnt = (ep->xfer_len - 1U + ep->maxpacket) / ep->maxpacket; + u32DeptsizTmp = (u32Xfersize << USBFS_DIEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DIEPTSIZ_PKTCNT_POS); + if (ep->trans_type == EP_TYPE_ISOC) { + u32DeptsizTmp |= (1UL << USBFS_DIEPTSIZ_MCNT_POS); + } + } + MODIFY_REG32(USBx->INEP_REGS[ep->epidx]->DIEPTSIZ, USBFS_DIEPTSIZ_XFRSIZ | USBFS_DIEPTSIZ_PKTCNT, u32DeptsizTmp); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->INEP_REGS[ep->epidx]->DIEPDMA, ep->dma_addr); + } else { + if (ep->trans_type != EP_TYPE_ISOC) { + /* Enable the Tx FIFO Empty Interrupt for this EP */ + if (ep->xfer_len > 0U) { + SET_REG32_BIT(USBx->DREGS->DIEPEMPMSK, 1UL << ep->epidx); + } + } + } + + if (ep->trans_type == EP_TYPE_ISOC) { + if (((READ_REG32(USBx->DREGS->DSTS) >> USBFS_DSTS_FNSOF_POS) & 0x1U) == 0U) { + u32depctl |= USBFS_DIEPCTL_SODDFRM; + } else { + u32depctl |= USBFS_DIEPCTL_SD0PID_SEVNFRM; + } + } + + u32depctl |= (USBFS_DIEPCTL_CNAK | USBFS_DIEPCTL_EPENA); + WRITE_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL, u32depctl); + + if (ep->trans_type == EP_TYPE_ISOC) { + usb_wrpkt(USBx, ep->xfer_buff, ep->epidx, (uint16_t)ep->xfer_len, u8DmaEn); + } + } else { + u32depctl = READ_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL); + /* Program the transfer size and packet count as follows: + * pktcnt = N + * xfersize = N * maxpacket + */ + if (ep->xfer_len == 0U) { + u32Xfersize = ep->maxpacket; + u32Pktcnt = 1UL; + u32DeptsizTmp = (u32Xfersize << USBFS_DOEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DOEPTSIZ_PKTCNT_POS); + } else { + u32Pktcnt = (ep->xfer_len + (ep->maxpacket - 1U)) / ep->maxpacket; + u32Xfersize = u32Pktcnt * ep->maxpacket; + u32DeptsizTmp = (u32Xfersize << USBFS_DOEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DOEPTSIZ_PKTCNT_POS); + ep->xfer_len = u32Xfersize; + } + MODIFY_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPTSIZ, USBFS_DOEPTSIZ_XFRSIZ | USBFS_DOEPTSIZ_PKTCNT, u32DeptsizTmp); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPDMA, ep->dma_addr); + } + + if (ep->trans_type == EP_TYPE_ISOC) { + if (0U != ep->datax_pid) { + u32depctl |= USBFS_DOEPCTL_SD1PID; + } else { + u32depctl |= USBFS_DOEPCTL_SD0PID; + } + } + u32depctl |= (USBFS_DOEPCTL_CNAK | USBFS_DOEPCTL_EPENA); + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL, u32depctl); + } +} + +/** + * @brief Setup the data into the EP0 and begin to transmit data. + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_ep0transbegin(LL_USB_TypeDef *USBx, USB_DEV_EP *ep, uint8_t u8DmaEn) +{ + uint32_t u32depctl; + uint32_t u32DeptsizTmp; + uint32_t u32Pktcnt; + uint32_t u32Xfersize; + + if (ep->ep_dir == 1U) { + u32depctl = READ_REG32(USBx->INEP_REGS[0]->DIEPCTL); + /* Zero Length Packet? */ + if (ep->xfer_len == 0U) { + u32Xfersize = 0UL; + u32Pktcnt = 1UL; + u32DeptsizTmp = (u32Xfersize << USBFS_DIEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DIEPTSIZ_PKTCNT_POS); + } else { + if (ep->xfer_len > ep->maxpacket) { + ep->xfer_len = ep->maxpacket; + u32Xfersize = ep->maxpacket; + } else { + u32Xfersize = ep->xfer_len; + } + u32Pktcnt = 1UL; + u32DeptsizTmp = (u32Xfersize << USBFS_DIEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DIEPTSIZ_PKTCNT_POS); + } + MODIFY_REG32(USBx->INEP_REGS[0]->DIEPTSIZ, USBFS_DIEPTSIZ_XFRSIZ | USBFS_DIEPTSIZ_PKTCNT, u32DeptsizTmp); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->INEP_REGS[ep->epidx]->DIEPDMA, ep->dma_addr); + } + + u32depctl |= (USBFS_DIEPCTL_CNAK | USBFS_DIEPCTL_EPENA); + WRITE_REG32(USBx->INEP_REGS[0]->DIEPCTL, u32depctl); + + if (u8DmaEn == 0U) { + /* Enable the Tx FIFO Empty Interrupt for this EP */ + if (ep->xfer_len > 0U) { + SET_REG32_BIT(USBx->DREGS->DIEPEMPMSK, 1UL << ep->epidx); + } + } + } else { + u32depctl = READ_REG32(USBx->OUTEP_REGS[0]->DOEPCTL); + /* Program the transfer size and packet count as follows: + * xfersize = N * (maxpacket + 4 - (maxpacket % 4)) + * pktcnt = N */ + if (ep->xfer_len == 0U) { + u32Xfersize = 0UL; + u32Pktcnt = 1UL; + } else { + ep->xfer_len = LL_MIN(ep->rem_data_len, ep->maxpacket); + u32Xfersize = ep->xfer_len; + u32Pktcnt = 1UL; + } + u32DeptsizTmp = (u32Xfersize << USBFS_DOEPTSIZ_XFRSIZ_POS) | (u32Pktcnt << USBFS_DOEPTSIZ_PKTCNT_POS); + MODIFY_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPTSIZ, USBFS_DOEPTSIZ_XFRSIZ | USBFS_DOEPTSIZ_PKTCNT, u32DeptsizTmp); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPDMA, ep->dma_addr); + } + u32depctl |= (USBFS_DOEPCTL_CNAK | USBFS_DOEPCTL_EPENA); + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL, u32depctl); + } +} + +/** + * @brief Set the EP to be stall status + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @retval None + */ +void usb_setepstall(LL_USB_TypeDef *USBx, USB_DEV_EP *ep) +{ + uint32_t u32depctl; + + if (ep->ep_dir == 1U) { + u32depctl = READ_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL); + if (0UL != (u32depctl & USBFS_DIEPCTL_EPENA)) { + u32depctl |= USBFS_DIEPCTL_EPDIS; + } + u32depctl |= USBFS_DIEPCTL_STALL; + WRITE_REG32(USBx->INEP_REGS[ep->epidx]->DIEPCTL, u32depctl); + } else { + u32depctl = READ_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL); + u32depctl |= USBFS_DOEPCTL_STALL; + WRITE_REG32(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL, u32depctl); + } +} + +/** + * @brief clear the stall status of a EP + * @param [in] USBx usb instance + * @param [in] ep endpoint instance + * @retval None + */ +void usb_clearepstall(LL_USB_TypeDef *USBx, USB_DEV_EP *ep) +{ + uint32_t tmp_depctl_addr; + uint32_t u32depctl; + + if (ep->ep_dir == 1U) { + tmp_depctl_addr = (uint32_t)(&(USBx->INEP_REGS[ep->epidx]->DIEPCTL)); + } else { + tmp_depctl_addr = (uint32_t)(&(USBx->OUTEP_REGS[ep->epidx]->DOEPCTL)); + } + u32depctl = READ_REG32(tmp_depctl_addr); + + u32depctl &= (~USBFS_DIEPCTL_STALL); + if ((ep->trans_type == EP_TYPE_INTR) || (ep->trans_type == EP_TYPE_BULK)) { + u32depctl |= USBFS_DIEPCTL_SD0PID_SEVNFRM; + } + + WRITE_REG32(*(__IO uint32_t *)tmp_depctl_addr, u32depctl); +} + +/** + * @brief configure the EPO to receive data packets + * @param [in] USBx usb instance + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_ep0revcfg(LL_USB_TypeDef *USBx, uint8_t u8DmaEn, uint8_t *u8RevBuf) +{ + uint32_t u32deptsize; + uint32_t u32doepctl; + + u32deptsize = (3UL << USBFS_DOEPTSIZ0_STUPCNT_POS) + | (1UL << USBFS_DOEPTSIZ0_PKTCNT_POS) + | (64UL << USBFS_DOEPTSIZ0_XFRSIZ_POS); + + WRITE_REG32(USBx->OUTEP_REGS[0]->DOEPTSIZ, u32deptsize); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->OUTEP_REGS[0]->DOEPDMA, (uint32_t)&u8RevBuf); + u32doepctl = READ_REG32(USBx->OUTEP_REGS[0]->DOEPCTL); + u32doepctl |= (USBFS_DOEPCTL_EPENA | USBFS_DOEPCTL_USBAEP); + WRITE_REG32(USBx->OUTEP_REGS[0]->DOEPCTL, u32doepctl); + } +} + +/** + * @brief enable remote wakeup active + * @param [in] USBx usb instance + * @retval None + */ +void usb_remotewakeupen(LL_USB_TypeDef *USBx) +{ + uint32_t u32dsts; + + u32dsts = READ_REG32(USBx->DREGS->DSTS); + if (0UL != (u32dsts & USBFS_DSTS_SUSPSTS)) { + /* un-gate USB Core clock */ + CLR_REG32_BIT(*USBx->GCCTL, USBFS_GCCTL_GATEHCLK | USBFS_GCCTL_STPPCLK); + } + + SET_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_RWUSIG); + usb_mdelay(5UL); + CLR_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_RWUSIG); +} + +/** + * @brief control the device to connect or disconnect + * @param [in] USBx usb instance + * @param [in] link 0(conn) or 1(disconn) + * @retval None + */ +void usb_ctrldevconnect(LL_USB_TypeDef *USBx, uint8_t link) +{ + if (0U == link) { + CLR_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_SDIS); + } else { + SET_REG32_BIT(USBx->DREGS->DCTL, USBFS_DCTL_SDIS); + } + usb_mdelay(3UL); +} +#endif + +#ifdef USE_HOST_MODE +/** + * @brief Initializes the USB controller when it is host mode + * @param [in] USBx usb instance + * @param [in] basic_cfgs usb core basic cfgs + * @retval None + */ +void usb_hostmodeinit(LL_USB_TypeDef *USBx, USB_CORE_BASIC_CFGS *basic_cfgs) +{ + __IO uint8_t u8Tmp = 0U; + WRITE_REG32(*USBx->GCCTL, 0UL); /* reset the register-GCCTL */ +#ifdef USB_HS_EXTERNAL_PHY + usb_fslspclkselset(USBx, HCFG_30_60_MHZ); /* PHY clock is running at 6MHz */ +#else + usb_fslspclkselset(USBx, HCFG_6_MHZ); /* PHY clock is running at 6MHz */ +#endif + usb_hprtrst(USBx); /* reset the port */ + usb_enumspeed(USBx); /* FS or LS bases on the maximum speed supported by the connected device */ + usb_sethostfifo(USBx); + /* Flush all the txFIFO and the whole rxFIFO */ + usb_txfifoflush(USBx, 0x10UL); + usb_rxfifoflush(USBx); + /* Clear all HC Interrupt bits that are pending */ + while (u8Tmp < basic_cfgs->host_chnum) { + WRITE_REG32(USBx->HC_REGS[u8Tmp]->HCINT, 0xFFFFFFFFUL); + WRITE_REG32(USBx->HC_REGS[u8Tmp]->HCINTMSK, 0UL); + u8Tmp++; + } + usb_hostinten(USBx, basic_cfgs->dmaen); +} + +/** + * @brief set the vbus if state is 1 or reset the vbus if state is 0. + * @param [in] USBx usb instance + * @param [in] u8State the vbus state it would be. + * @retval None + */ +void usb_vbusctrl(LL_USB_TypeDef *USBx, uint8_t u8State) +{ + uint32_t u32hprt; + + /* enable or disable the external charge pump */ + usb_bsp_drivevbus(USBx, u8State); + u32hprt = usb_rdhprt(USBx); + if ((0UL == (u32hprt & USBFS_HPRT_PWPR)) && (1U == u8State)) { + u32hprt |= USBFS_HPRT_PWPR; + WRITE_REG32(*USBx->HPRT, u32hprt); + } + if ((0UL != (u32hprt & USBFS_HPRT_PWPR)) && (0U == u8State)) { + u32hprt &= (~USBFS_HPRT_PWPR); + WRITE_REG32(*USBx->HPRT, u32hprt); + } +} + +/** + * @brief Enables the related interrupts when the core is host mode + * @param [in] USBx usb instance + * @param [in] u8DmaEn USB DMA status + * @retval None + */ +void usb_hostinten(LL_USB_TypeDef *USBx, uint8_t u8DmaEn) +{ + uint32_t u32gIntmsk = 0UL; + WRITE_REG32(USBx->GREGS->GINTMSK, 0UL); + /* Clear the pending interrupt bits */ + WRITE_REG32(USBx->GREGS->GINTSTS, 0xFFFFFFFFUL); + + /* Enable the normal interrupt bits */ + usb_normalinten(USBx); + + if (u8DmaEn == 0U) { + u32gIntmsk |= USBFS_GINTMSK_RXFNEM; + } + u32gIntmsk |= (USBFS_GINTMSK_HPRTIM + | USBFS_GINTMSK_HCIM + | USBFS_GINTMSK_DISCIM + | USBFS_GINTMSK_SOFM + | USBFS_GINTMSK_IPXFRM_INCOMPISOOUTM); + SET_REG32_BIT(USBx->GREGS->GINTMSK, u32gIntmsk); +} + +/** + * @brief Reset the port, the 1'b0 state must last at lease 10ms. + * @param [in] USBx usb instance + * @retval None + */ +void usb_hprtrst(LL_USB_TypeDef *USBx) +{ + uint32_t u32hprt; + u32hprt = usb_rdhprt(USBx); + u32hprt |= USBFS_HPRT_PRST; + WRITE_REG32(*USBx->HPRT, u32hprt); + usb_mdelay(10UL); + u32hprt &= ~USBFS_HPRT_PRST; + WRITE_REG32(*USBx->HPRT, u32hprt); + usb_mdelay(20UL); + + //SET_REG32_BIT(*USBx->HPRT, USBFS_HPRT_PRST); + //usb_mdelay(10UL); + //CLR_REG32_BIT(*USBx->HPRT, USBFS_HPRT_PRST); + //usb_mdelay(20UL); +} + +/** + * @brief Prepares transferring packets on a host channel + * @param [in] USBx usb instance + * @param [in] hc_num channel index + * @param [in] pCh channel structure + * @param [in] u8DmaEn USB DMA status + * @retval status in byte + */ +uint8_t usb_inithch(LL_USB_TypeDef *USBx, uint8_t hc_num, USB_HOST_CH *pCh, uint8_t u8DmaEn) +{ + uint32_t u32hcintmsk = 0UL; + uint32_t u32hcchar = 0UL; + + WRITE_REG32(USBx->HC_REGS[hc_num]->HCINT, 0xFFFFFFFFUL); + if (u8DmaEn == 1U) { + u32hcintmsk |= USBFS_HCINTMSK_AHBERRM; + } + switch (pCh->ep_type) { + case EP_TYPE_CTRL: + case EP_TYPE_BULK: + u32hcintmsk |= (USBFS_HCINTMSK_XFRCM + | USBFS_HCINTMSK_STALLM + | USBFS_HCINTMSK_TXERRM + | USBFS_HCINTMSK_DTERRM + | USBFS_HCINTMSK_NAKM); + if (0U != pCh->is_epin) { + u32hcintmsk |= USBFS_HCINTMSK_BBERRM; + } else { + u32hcintmsk |= USBHS_HCINT_NYET; + if (0U != pCh->do_ping) { + u32hcintmsk |= USBFS_HCINTMSK_ACKM; + } + } + break; + case EP_TYPE_INTR: + u32hcintmsk |= (USBFS_HCINTMSK_XFRCM + | USBFS_HCINTMSK_NAKM + | USBFS_HCINTMSK_STALLM + | USBFS_HCINTMSK_TXERRM + | USBFS_HCINTMSK_DTERRM + | USBFS_HCINTMSK_FRMORM); + if (0U != pCh->is_epin) { + u32hcintmsk |= USBFS_HCINTMSK_BBERRM; + } + break; + case EP_TYPE_ISOC: + u32hcintmsk |= (USBFS_HCINTMSK_XFRCM + | USBFS_HCINTMSK_FRMORM + | USBFS_HCINTMSK_ACKM); + + if (0U != pCh->is_epin) { + u32hcintmsk |= (USBFS_HCINTMSK_TXERRM | USBFS_HCINTMSK_BBERRM); + } + break; + default: + break; + } + + WRITE_REG32(USBx->HC_REGS[hc_num]->HCINTMSK, u32hcintmsk); + SET_REG32_BIT(USBx->HREGS->HAINTMSK, 1UL << hc_num); + + /* enable the host channel interrupts */ + SET_REG32_BIT(USBx->GREGS->GINTMSK, USBFS_GINTMSK_HCIM); + + /* modify HCCHAR */ + u32hcchar |= (((uint32_t)pCh->dev_addr) << USBFS_HCCHAR_DAD_POS); + u32hcchar |= (((uint32_t)pCh->ep_idx) << USBFS_HCCHAR_EPNUM_POS); + u32hcchar |= (((uint32_t)pCh->is_epin) << USBFS_HCCHAR_EPDIR_POS); + u32hcchar |= (((uint32_t)pCh->ep_type) << USBFS_HCCHAR_EPTYP_POS); + u32hcchar |= (((uint32_t)pCh->max_packet) << USBFS_HCCHAR_MPSIZ_POS); + if (PRTSPD_LOW_SPEED == pCh->ch_speed) { + u32hcchar |= USBFS_HCCHAR_LSDEV; + } else { + u32hcchar &= ~USBFS_HCCHAR_LSDEV; + } + + if (pCh->ep_type == EP_TYPE_INTR) { + u32hcchar |= USBFS_HCCHAR_ODDFRM; + } + WRITE_REG32(USBx->HC_REGS[hc_num]->HCCHAR, u32hcchar); + return USB_OK; +} + +/** + * @brief Start transfer on the channel whose index is hc_num. + * @param [in] USBx usb instance + * @param [in] hc_num channel index + * @param [in] pCh channel structure + * @param [in] u8DmaEn USB DMA status + * @retval status in 8 bits + */ +uint8_t usb_hchtransbegin(LL_USB_TypeDef *USBx, uint8_t hc_num, USB_HOST_CH *pCh, uint8_t u8DmaEn) +{ + uint32_t u32hcchar; + uint32_t u32hctsiz = 0UL; + uint32_t u32hnptxsts; + uint32_t u32hptxsts; + uint16_t u16LenWords; + uint16_t u16NumPacket; + uint16_t u16MaxHcPktCount = 256U; + + /* Compute the expected number of packets associated to the transfer */ + if (pCh->xfer_len > 0U) { + u16NumPacket = (uint16_t)((pCh->xfer_len + + (uint32_t)pCh->max_packet - 1UL) / (uint32_t)pCh->max_packet); + + if (u16NumPacket > u16MaxHcPktCount) { + u16NumPacket = u16MaxHcPktCount; + pCh->xfer_len = (uint32_t)u16NumPacket * (uint32_t)pCh->max_packet; + } + } else { + u16NumPacket = 1U; + } + if (0U != pCh->is_epin) { + pCh->xfer_len = (uint32_t)u16NumPacket * (uint32_t)pCh->max_packet; + } + + u32hctsiz |= (((uint32_t)pCh->xfer_len) << USBFS_HCTSIZ_XFRSIZ_POS); + u32hctsiz |= (((uint32_t)u16NumPacket) << USBFS_HCTSIZ_PKTCNT_POS); + u32hctsiz |= (((uint32_t)pCh->pid_type) << USBFS_HCTSIZ_DPID_POS); + WRITE_REG32(USBx->HC_REGS[hc_num]->HCTSIZ, u32hctsiz); + + if (u8DmaEn == 1U) { + WRITE_REG32(USBx->HC_REGS[hc_num]->HCDMA, pCh->xfer_buff); + } + + u32hcchar = READ_REG32(USBx->HC_REGS[hc_num]->HCCHAR); + u32hcchar |= (usb_ifevenframe(USBx) << USBFS_HCCHAR_ODDFRM_POS); + + /* enable this host channel whose number is hc_num */ + u32hcchar |= USBFS_HCCHAR_CHENA; + u32hcchar &= ~USBFS_HCCHAR_CHDIS; + WRITE_REG32(USBx->HC_REGS[hc_num]->HCCHAR, u32hcchar); + + if (u8DmaEn == 0U) { + if ((pCh->is_epin == 0U) && (pCh->xfer_len > 0U)) { + switch (pCh->ep_type) { + /* Non-periodic transmit */ + case EP_TYPE_CTRL: + case EP_TYPE_BULK: + u32hnptxsts = READ_REG32(USBx->GREGS->HNPTXSTS); + u16LenWords = (uint16_t)((pCh->xfer_len + 3UL) / 4UL); + /* check if the amount of free space available in the non-periodic txFIFO is enough */ + if (u16LenWords > ((u32hnptxsts & USBFS_HNPTXSTS_NPTXFSAV) >> USBFS_HNPTXSTS_NPTXFSAV_POS)) { + /* enable interrrupt of nptxfempty of GINTMSK*/ + SET_REG32_BIT(USBx->GREGS->GINTMSK, USBFS_GINTMSK_NPTXFEM); + } + break; + /* Periodic trnsmit */ + case EP_TYPE_INTR: + case EP_TYPE_ISOC: + u32hptxsts = READ_REG32(USBx->HREGS->HPTXSTS); + u16LenWords = (uint16_t)((pCh->xfer_len + 3UL) / 4UL); + /* check if the space of periodic TxFIFO is enough */ + if (u16LenWords > ((u32hptxsts & USBFS_HPTXSTS_PTXFSAVL) >> USBFS_HPTXSTS_PTXFSAVL_POS)) { + /* enable interrrupt of ptxfempty of GINTMSK */ + SET_REG32_BIT(USBx->GREGS->GINTMSK, USBFS_GINTMSK_PTXFEM); + } + break; + default: + break; + } + + usb_wrpkt(USBx, pCh->xfer_buff, hc_num, (uint16_t)pCh->xfer_len, u8DmaEn); + } + } + return USB_OK; +} + +/** + * @brief Stop the host and flush all the txFIFOs and the whole rxFIFO. + * @param [in] USBx usb instance + * @param [in] u8ChNum Host channel number + * @retval None + */ +void usb_hoststop(LL_USB_TypeDef *USBx, uint8_t u8ChNum) +{ + __IO uint32_t u32Tmp = 0UL; + + WRITE_REG32(USBx->HREGS->HAINTMSK, 0UL); + WRITE_REG32(USBx->HREGS->HAINT, 0xFFFFFFFFUL); + + do { + usb_chrst(USBx, (uint8_t)u32Tmp); + u32Tmp++; + } while (u32Tmp < u8ChNum); + /* flush all the txFIFOs and the whole rxFIFO */ + usb_rxfifoflush(USBx); + usb_txfifoflush(USBx, 0x10UL); +} + +/** + * @brief make the channel to halt + * @param [in] USBx usb instance + * @param [in] hc_num channel index + * @retval None + */ +void usb_hchstop(LL_USB_TypeDef *USBx, uint8_t hc_num) +{ + uint32_t u32hcchar; + + u32hcchar = READ_REG32(USBx->HC_REGS[hc_num]->HCCHAR); + u32hcchar |= (USBFS_HCCHAR_CHENA | USBFS_HCCHAR_CHDIS); + /* Check for space in the request queue to issue the halt. */ + if ((EP_TYPE_CTRL == ((u32hcchar & USBFS_HCCHAR_EPTYP) >> USBFS_HCCHAR_EPTYP_POS)) + || (EP_TYPE_BULK == ((u32hcchar & USBFS_HCCHAR_EPTYP) >> USBFS_HCCHAR_EPTYP_POS))) { + if (0UL == (READ_REG32(USBx->GREGS->HNPTXSTS) & USBFS_HNPTXSTS_NPTQXSAV)) { + u32hcchar &= (~USBFS_HCCHAR_CHENA); + } + } else { + if (0UL == (READ_REG32(USBx->HREGS->HPTXSTS) & USBFS_HPTXSTS_PTXQSAV)) { + u32hcchar &= (~USBFS_HCCHAR_CHENA); + } + } + WRITE_REG32(USBx->HC_REGS[hc_num]->HCCHAR, u32hcchar); +} + +#endif + +/** + * @} +*/ + +#endif /* LL_USB_ENABLE */ + +/** + * @} +*/ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_utility.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_utility.c new file mode 100644 index 00000000..0900b323 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_utility.c @@ -0,0 +1,396 @@ +/** + ******************************************************************************* + * @file hc32_ll_utility.c + * @brief This file provides utility functions for DDL. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_UTILITY UTILITY + * @brief DDL Utility Driver + * @{ + */ + +#if (LL_UTILITY_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @defgroup UTILITY_Local_Variables UTILITY Local Variables + * @{ + */ + +static uint32_t m_u32TickStep = 0UL; +static __IO uint32_t m_u32TickCount = 0UL; + +#if (LL_PRINT_ENABLE == DDL_ON) +static void *m_pvPrintDevice = NULL; +static uint32_t m_u32PrintTimeout = 0UL; +#endif + +/** + * @} + */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @defgroup UTILITY_Local_Functions UTILITY Local Functions + * @{ + */ +#if (LL_PRINT_ENABLE == DDL_ON) + +/** + * @brief Set print device. + * @param [in] pvPrintDevice Pointer to print device + * @retval None + */ +__STATIC_INLINE void LL_SetPrintDevice(void *pvPrintDevice) +{ + m_pvPrintDevice = pvPrintDevice; +} + +/** + * @brief Get print device. + * @param None + * @retval Pointer to print device + */ +__STATIC_INLINE void *LL_GetPrintDevice(void) +{ + return m_pvPrintDevice; +} + +/** + * @brief Set print timeout. + * @param [in] u32Timeout Print timeout value + * @retval None + */ +__STATIC_INLINE void LL_SetPrintTimeout(uint32_t u32Timeout) +{ + m_u32PrintTimeout = u32Timeout; +} + +/** + * @brief Get print timeout. + * @param None + * @retval Print timeout value + */ +__STATIC_INLINE uint32_t LL_GetPrintTimeout(void) +{ + return m_u32PrintTimeout; +} +#endif /* LL_PRINT_ENABLE */ + +/** + * @} + */ + +/** + * @defgroup UTILITY_Global_Functions UTILITY Global Functions + * @{ + */ + +/** + * @brief Delay function, delay ms approximately + * @param [in] u32Count ms + * @retval None + */ +void DDL_DelayMS(uint32_t u32Count) +{ + __IO uint32_t i; + const uint32_t u32Cyc = (HCLK_VALUE + 10000UL - 1UL) / 10000UL; + + while (u32Count-- > 0UL) { + i = u32Cyc; + while (i-- > 0UL) { + } + } +} + +/** + * @brief Delay function, delay us approximately + * @param [in] u32Count us + * @retval None + */ +void DDL_DelayUS(uint32_t u32Count) +{ + __IO uint32_t i; + const uint32_t u32Cyc = (HCLK_VALUE + 10000000UL - 1UL) / 10000000UL; + + while (u32Count-- > 0UL) { + i = u32Cyc; + while (i-- > 0UL) { + } + } +} + +/** + * @brief This function Initializes the interrupt frequency of the SysTick. + * @param [in] u32Freq SysTick interrupt frequency (1 to 1000). + * @retval int32_t: + * - LL_OK: SysTick Initializes succeed + * - LL_ERR: SysTick Initializes failed + */ +__WEAKDEF int32_t SysTick_Init(uint32_t u32Freq) +{ + int32_t i32Ret = LL_ERR; + + if ((0UL != u32Freq) && (u32Freq <= 1000UL)) { + m_u32TickStep = 1000UL / u32Freq; + /* Configure the SysTick interrupt */ + if (0UL == SysTick_Config(HCLK_VALUE / u32Freq)) { + i32Ret = LL_OK; + } + } + + return i32Ret; +} + +/** + * @brief This function provides minimum delay (in milliseconds). + * @param [in] u32Delay Delay specifies the delay time. + * @retval None + */ +__WEAKDEF void SysTick_Delay(uint32_t u32Delay) +{ + const uint32_t tickStart = SysTick_GetTick(); + uint32_t tickEnd = u32Delay; + uint32_t tickMax; + + if (m_u32TickStep != 0UL) { + tickMax = 0xFFFFFFFFUL / m_u32TickStep * m_u32TickStep; + /* Add a freq to guarantee minimum wait */ + if ((u32Delay >= tickMax) || ((tickMax - u32Delay) < m_u32TickStep)) { + tickEnd = tickMax; + } + while ((SysTick_GetTick() - tickStart) < tickEnd) { + } + } +} + +/** + * @brief This function is called to increment a global variable "u32TickCount". + * @note This variable is incremented in SysTick ISR. + * @param None + * @retval None + */ +__WEAKDEF void SysTick_IncTick(void) +{ + m_u32TickCount += m_u32TickStep; +} + +/** + * @brief Provides a tick value in millisecond. + * @param None + * @retval Tick value + */ +__WEAKDEF uint32_t SysTick_GetTick(void) +{ + return m_u32TickCount; +} + +/** + * @brief Suspend SysTick increment. + * @param None + * @retval None + */ +__WEAKDEF void SysTick_Suspend(void) +{ + /* Disable SysTick Interrupt */ + SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk; +} + +/** + * @brief Resume SysTick increment. + * @param None + * @retval None + */ +__WEAKDEF void SysTick_Resume(void) +{ + /* Enable SysTick Interrupt */ + SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; +} + +#ifdef __DEBUG +/** + * @brief DDL assert error handle function + * @param [in] file Point to the current assert the wrong file. + * @param [in] line Point line assert the wrong file in the current. + * @retval None + */ +__WEAKDEF void DDL_AssertHandler(const char *file, int line) +{ + /* Users can re-implement this function to print information */ + DDL_Printf("Wrong parameters value: file %s on line %d\r\n", file, line); + + for (;;) { + } +} +#endif /* __DEBUG */ + +#if (LL_PRINT_ENABLE == DDL_ON) + +#if (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || \ + (defined (__ICCARM__)) || (defined (__CC_ARM)) +/** + * @brief Re-target fputc function. + * @param [in] ch + * @param [in] f + * @retval int32_t + */ +int32_t fputc(int32_t ch, FILE *f) +{ + (void)f; /* Prevent unused argument compilation warning */ + + return (LL_OK == DDL_ConsoleOutputChar((char)ch)) ? ch : -1; +} + +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) +/** + * @brief Re-target _write function. + * @param [in] fd + * @param [in] data + * @param [in] size + * @retval int32_t + */ +int32_t _write(int fd, char data[], int32_t size) +{ + int32_t i = -1; + + if (NULL != data) { + (void)fd; /* Prevent unused argument compilation warning */ + + for (i = 0; i < size; i++) { + if (LL_OK != DDL_ConsoleOutputChar(data[i])) { + break; + } + } + } + + return i ? i : -1; +} +#endif + +/** + * @brief Initialize printf function + * @param [in] vpDevice Pointer to print device + * @param [in] u32Param Print device parameter + * @param [in] pfnPreinit The function pointer for initializing clock, port, print device etc. + * @retval int32_t: + * - LL_OK: Initialize successfully. + * - LL_ERR: The callback function pfnPreinit occurs error. + * - LL_ERR_INVD_PARAM: The pointer pfnPreinit is NULL. + */ +int32_t LL_PrintfInit(void *vpDevice, uint32_t u32Param, int32_t (*pfnPreinit)(void *vpDevice, uint32_t u32Param)) +{ + int32_t i32Ret = LL_ERR_INVD_PARAM; + + if (NULL != pfnPreinit) { + i32Ret = pfnPreinit(vpDevice, u32Param); /* The callback function initialize clock, port, print device etc */ + if (LL_OK == i32Ret) { + LL_SetPrintDevice(vpDevice); + LL_SetPrintTimeout((u32Param == 0UL) ? 0UL : (HCLK_VALUE / u32Param)); + } else { + i32Ret = LL_ERR; + DDL_ASSERT(i32Ret == LL_OK); /* Initialize unsuccessfully */ + } + } + + return i32Ret; +} + +/** + * @brief Transmit character. + * @param [in] cData The character for transmitting + * @retval int32_t: + * - LL_OK: Transmit successfully. + * - LL_ERR_TIMEOUT: Transmit timeout. + * - LL_ERR_INVD_PARAM: The print device is invalid. + */ +__WEAKDEF int32_t DDL_ConsoleOutputChar(char cData) +{ + uint32_t u32TxEmpty = 0UL; + __IO uint32_t u32TmpCount = 0UL; + int32_t i32Ret = LL_ERR_INVD_PARAM; + uint32_t u32Timeout = LL_GetPrintTimeout(); + CM_USART_TypeDef *USARTx = (CM_USART_TypeDef *)LL_GetPrintDevice(); + + if (NULL != USARTx) { + /* Wait TX data register empty */ + while ((u32TmpCount <= u32Timeout) && (0UL == u32TxEmpty)) { + u32TxEmpty = READ_REG32_BIT(USARTx->SR, USART_SR_TXE); + u32TmpCount++; + } + + if (0UL != u32TxEmpty) { + WRITE_REG32(USARTx->DR, (uint32_t)cData); + i32Ret = LL_OK; + } else { + i32Ret = LL_ERR_TIMEOUT; + } + } + + return i32Ret; +} + +#endif /* LL_PRINT_ENABLE */ + +/** + * @} + */ + +#endif /* LL_UTILITY_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_wdt.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_wdt.c new file mode 100644 index 00000000..b16d4602 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32_ll_wdt.c @@ -0,0 +1,256 @@ +/** + ******************************************************************************* + * @file hc32_ll_wdt.c + * @brief This file provides firmware functions to manage the General Watch Dog + * Timer(WDT). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32_ll_wdt.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_WDT WDT + * @brief General Watch Dog Timer + * @{ + */ + +#if (LL_WDT_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup WDT_Local_Macros WDT Local Macros + * @{ + */ + +/* WDT Refresh Key */ +#define WDT_REFRESH_KEY_START (0x0123UL) +#define WDT_REFRESH_KEY_END (0x3210UL) + +/* WDT clear flag timeout(ms) */ +#define WDT_CLR_FLAG_TIMEOUT (5UL) + +/* WDT Registers Clear Mask */ +#define WDT_CR_CLR_MASK (WDT_CR_PERI | WDT_CR_CKS | WDT_CR_WDPT | \ + WDT_CR_SLPOFF | WDT_CR_ITS) + +/** + * @defgroup WDT_Check_Parameters_Validity WDT Check Parameters Validity + * @{ + */ +#define IS_WDT_CNT_PERIOD(x) \ +( ((x) == WDT_CNT_PERIOD256) || \ + ((x) == WDT_CNT_PERIOD4096) || \ + ((x) == WDT_CNT_PERIOD16384) || \ + ((x) == WDT_CNT_PERIOD65536)) + +#define IS_WDT_CLK_DIV(x) \ +( ((x) == WDT_CLK_DIV4) || \ + ((x) == WDT_CLK_DIV64) || \ + ((x) == WDT_CLK_DIV128) || \ + ((x) == WDT_CLK_DIV256) || \ + ((x) == WDT_CLK_DIV512) || \ + ((x) == WDT_CLK_DIV1024) || \ + ((x) == WDT_CLK_DIV2048) || \ + ((x) == WDT_CLK_DIV8192)) + +#define IS_WDT_REFRESH_RANGE(x) \ +( ((x) == WDT_RANGE_0TO100PCT) || \ + ((x) == WDT_RANGE_0TO25PCT) || \ + ((x) == WDT_RANGE_25TO50PCT) || \ + ((x) == WDT_RANGE_0TO50PCT) || \ + ((x) == WDT_RANGE_50TO75PCT) || \ + ((x) == WDT_RANGE_0TO25PCT_50TO75PCT) || \ + ((x) == WDT_RANGE_25TO75PCT) || \ + ((x) == WDT_RANGE_0TO75PCT) || \ + ((x) == WDT_RANGE_75TO100PCT) || \ + ((x) == WDT_RANGE_0TO25PCT_75TO100PCT) || \ + ((x) == WDT_RANGE_25TO50PCT_75TO100PCT) || \ + ((x) == WDT_RANGE_0TO50PCT_75TO100PCT) || \ + ((x) == WDT_RANGE_50TO100PCT) || \ + ((x) == WDT_RANGE_0TO25PCT_50TO100PCT) || \ + ((x) == WDT_RANGE_25TO100PCT)) + +#define IS_WDT_LPM_CNT(x) \ +( ((x) == WDT_LPM_CNT_CONTINUE) || \ + ((x) == WDT_LPM_CNT_STOP)) + +#define IS_WDT_EXP_TYPE(x) \ +( ((x) == WDT_EXP_TYPE_INT) || \ + ((x) == WDT_EXP_TYPE_RST)) + +#define IS_WDT_FLAG(x) \ +( ((x) != 0UL) && \ + (((x) | WDT_FLAG_ALL) == WDT_FLAG_ALL)) + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup WDT_Global_Functions WDT Global Functions + * @{ + */ + +/** + * @brief Initializes WDT. + * @param [in] pstcWdtInit Pointer to a @ref stc_wdt_init_t structure + * @retval int32_t: + * - LL_OK: Initializes success + * - LL_ERR_INVD_PARAM: pstcWdtInit == NULL + */ +int32_t WDT_Init(const stc_wdt_init_t *pstcWdtInit) +{ + int32_t i32Ret = LL_OK; + + if (NULL == pstcWdtInit) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check parameters */ + DDL_ASSERT(IS_WDT_CNT_PERIOD(pstcWdtInit->u32CountPeriod)); + DDL_ASSERT(IS_WDT_CLK_DIV(pstcWdtInit->u32ClockDiv)); + DDL_ASSERT(IS_WDT_REFRESH_RANGE(pstcWdtInit->u32RefreshRange)); + DDL_ASSERT(IS_WDT_LPM_CNT(pstcWdtInit->u32LPMCount)); + DDL_ASSERT(IS_WDT_EXP_TYPE(pstcWdtInit->u32ExceptionType)); + + /* WDT CR Configuration(Software Start Mode) */ + MODIFY_REG32(CM_WDT->CR, WDT_CR_CLR_MASK, + (pstcWdtInit->u32CountPeriod | pstcWdtInit->u32ClockDiv | + pstcWdtInit->u32RefreshRange | pstcWdtInit->u32LPMCount | + pstcWdtInit->u32ExceptionType)); + } + + return i32Ret; +} + +/** + * @brief WDT feed dog. + * @note In software startup mode, Start counter when refreshing for the first time. + * @param None + * @retval None + */ +void WDT_FeedDog(void) +{ + WRITE_REG32(CM_WDT->RR, WDT_REFRESH_KEY_START); + WRITE_REG32(CM_WDT->RR, WDT_REFRESH_KEY_END); +} + +/** + * @brief Get WDT flag status. + * @param [in] u32Flag WDT flag type + * This parameter can be one or any combination of the following values: + * @arg WDT_FLAG_UDF: Count underflow flag + * @arg WDT_FLAG_REFRESH: Refresh error flag + * @arg WDT_FLAG_ALL: All of the above + * @retval An @ref en_flag_status_t enumeration type value. + */ +en_flag_status_t WDT_GetStatus(uint32_t u32Flag) +{ + en_flag_status_t enFlagSta = RESET; + + /* Check parameters */ + DDL_ASSERT(IS_WDT_FLAG(u32Flag)); + + if (0UL != (READ_REG32_BIT(CM_WDT->SR, u32Flag))) { + enFlagSta = SET; + } + + return enFlagSta; +} + +/** + * @brief Clear WDT flag. + * @param [in] u32Flag WDT flag type + * This parameter can be one or any combination of the following values: + * @arg WDT_FLAG_UDF: Count underflow flag + * @arg WDT_FLAG_REFRESH: Refresh error flag + * @arg WDT_FLAG_ALL: All of the above + * @retval int32_t: + * - LL_OK: Clear flag success + * - LL_ERR_TIMEOUT: Clear flag timeout + */ +int32_t WDT_ClearStatus(uint32_t u32Flag) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + + /* Check parameters */ + DDL_ASSERT(IS_WDT_FLAG(u32Flag)); + + CLR_REG32_BIT(CM_WDT->SR, u32Flag); + /* Waiting for FLAG bit clear */ + u32Count = WDT_CLR_FLAG_TIMEOUT * (HCLK_VALUE / 20000UL); + while (0UL != READ_REG32_BIT(CM_WDT->SR, u32Flag)) { + if (0UL == u32Count) { + i32Ret = LL_ERR_TIMEOUT; + break; + } + u32Count--; + } + + return i32Ret; +} + +/** + * @} + */ + +#endif /* LL_WDT_ENABLE */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32f4a0_ll_interrupts_share.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32f4a0_ll_interrupts_share.c new file mode 100644 index 00000000..50a19377 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/hc32_ll_driver/src/hc32f4a0_ll_interrupts_share.c @@ -0,0 +1,4719 @@ +/** + ******************************************************************************* + * @file hc32f4a0_ll_interrupts_share.c + * @brief This file provides firmware functions to manage the Share Interrupt + * Controller (SHARE_INTERRUPTS). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32f4a0_ll_interrupts_share.h" +#include "hc32_ll_utility.h" + +/** + * @addtogroup LL_Driver + * @{ + */ + +/** + * @defgroup LL_HC32F4A0_SHARE_INTERRUPTS SHARE_INTERRUPTS + * @brief Share Interrupts Driver Library + * @{ + */ + +#if (LL_INTERRUPTS_SHARE_ENABLE == DDL_ON) + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup Share_Interrupts_Global_Functions Share Interrupts Global Functions + * @{ + */ +/** + * @brief Share IRQ configure + * @param [in] enIntSrc: Peripheral interrupt source @ref en_int_src_t + * @param [in] enNewState: An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Share IRQ configure successfully + */ +int32_t INTC_ShareIrqCmd(en_int_src_t enIntSrc, en_functional_state_t enNewState) +{ + __IO uint32_t *INTC_VSSELx; + + DDL_ASSERT(IS_FUNCTIONAL_STATE(enNewState)); + + INTC_VSSELx = (__IO uint32_t *)(((uint32_t)&CM_INTC->VSSEL128) + (4U * ((uint32_t)enIntSrc / 0x20U))); + if (ENABLE == enNewState) { + SET_REG32_BIT(*INTC_VSSELx, (1UL << ((uint32_t)enIntSrc & 0x1FUL))); + } else { + CLR_REG32_BIT(*INTC_VSSELx, (1UL << ((uint32_t)enIntSrc & 0x1FUL))); + } + return LL_OK; +} + +/** + * @brief Interrupt No.128 share IRQ handler + * @param None + * @retval None + */ +void IRQ128_Handler(void) +{ + const uint32_t VSSEL128 = CM_INTC->VSSEL128; + + /* external interrupt 00 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR0) && (0UL != (VSSEL128 & BIT_MASK_00))) { + EXTINT00_IrqHandler(); + } + /* external interrupt 01 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR1) && (0UL != (VSSEL128 & BIT_MASK_01))) { + EXTINT01_IrqHandler(); + } + /* external interrupt 02 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR2) && (0UL != (VSSEL128 & BIT_MASK_02))) { + EXTINT02_IrqHandler(); + } + /* external interrupt 03 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR3) && (0UL != (VSSEL128 & BIT_MASK_03))) { + EXTINT03_IrqHandler(); + } + /* external interrupt 04 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR4) && (0UL != (VSSEL128 & BIT_MASK_04))) { + EXTINT04_IrqHandler(); + } + /* external interrupt 05 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR5) && (0UL != (VSSEL128 & BIT_MASK_05))) { + EXTINT05_IrqHandler(); + } + /* external interrupt 06 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR6) && (0UL != (VSSEL128 & BIT_MASK_06))) { + EXTINT06_IrqHandler(); + } + /* external interrupt 07 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR7) && (0UL != (VSSEL128 & BIT_MASK_07))) { + EXTINT07_IrqHandler(); + } + /* external interrupt 08 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR8) && (0UL != (VSSEL128 & BIT_MASK_08))) { + EXTINT08_IrqHandler(); + } + /* external interrupt 09 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR9) && (0UL != (VSSEL128 & BIT_MASK_09))) { + EXTINT09_IrqHandler(); + } + /* external interrupt 10 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR10) && (0UL != (VSSEL128 & BIT_MASK_10))) { + EXTINT10_IrqHandler(); + } + /* external interrupt 11 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR11) && (0UL != (VSSEL128 & BIT_MASK_11))) { + EXTINT11_IrqHandler(); + } + /* external interrupt 12 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR12) && (0UL != (VSSEL128 & BIT_MASK_12))) { + EXTINT12_IrqHandler(); + } + /* external interrupt 13 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR13) && (0UL != (VSSEL128 & BIT_MASK_13))) { + EXTINT13_IrqHandler(); + } + /* external interrupt 14 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR14) && (0UL != (VSSEL128 & BIT_MASK_14))) { + EXTINT14_IrqHandler(); + } + /* external interrupt 15 */ + if ((1UL == bCM_INTC->EIRQFR_b.EIRQFR15) && (0UL != (VSSEL128 & BIT_MASK_15))) { + EXTINT15_IrqHandler(); + } +} + +/** + * @brief Interrupt No.129 share IRQ handler + * @param None + * @retval None + */ +void IRQ129_Handler(void) +{ + const uint32_t VSSEL129 = CM_INTC->VSSEL129; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + + /* DMA1 Ch.0 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL0_b.IE) { + /* DMA1 Ch.0 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC0) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC0) && (0UL != (VSSEL129 & BIT_MASK_00))) { + DMA1_TC0_IrqHandler(); + } + } + /* DMA1 ch.0 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC0) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC0) && (0UL != (VSSEL129 & BIT_MASK_08))) { + DMA1_BTC0_IrqHandler(); + } + } + /* DMA1 ch.0 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_00 | BIT_MASK_16); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_00 | BIT_MASK_16)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error0_IrqHandler(); + } + } + /* DMA1 Ch.1 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL1_b.IE) { + /* DMA1 Ch.1 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC1) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC1) && (0UL != (VSSEL129 & BIT_MASK_01))) { + DMA1_TC1_IrqHandler(); + } + } + /* DMA1 ch.1 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC1) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC1) && (0UL != (VSSEL129 & BIT_MASK_09))) { + DMA1_BTC1_IrqHandler(); + } + } + /* DMA1 ch.1 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_01 | BIT_MASK_17); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_01 | BIT_MASK_17)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error1_IrqHandler(); + } + } + /* DMA1 Ch.2 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL2_b.IE) { + /* DMA1 Ch.2 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC2) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC2) && (0UL != (VSSEL129 & BIT_MASK_02))) { + DMA1_TC2_IrqHandler(); + } + } + /* DMA1 ch.2 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC2) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC2) && (0UL != (VSSEL129 & BIT_MASK_10))) { + DMA1_BTC2_IrqHandler(); + } + } + /* DMA1 ch.2 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_02 | BIT_MASK_18); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_02 | BIT_MASK_18)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error2_IrqHandler(); + } + } + /* DMA1 Ch.3 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL3_b.IE) { + /* DMA1 Ch.3 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC3) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC3) && (0UL != (VSSEL129 & BIT_MASK_03))) { + DMA1_TC3_IrqHandler(); + } + } + /* DMA1 ch.3 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC3) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC3) && (0UL != (VSSEL129 & BIT_MASK_11))) { + DMA1_BTC3_IrqHandler(); + } + } + /* DMA1 ch.3 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_03 | BIT_MASK_19); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_03 | BIT_MASK_19)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error3_IrqHandler(); + } + } + /* DMA1 Ch.4 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL4_b.IE) { + /* DMA1 Ch.4 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC4) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC4) && (0UL != (VSSEL129 & BIT_MASK_04))) { + DMA1_TC4_IrqHandler(); + } + } + /* DMA1 ch.4 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC4) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC4) && (0UL != (VSSEL129 & BIT_MASK_12))) { + DMA1_BTC4_IrqHandler(); + } + } + /* DMA1 ch.4 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_04 | BIT_MASK_20); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_04 | BIT_MASK_20)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error4_IrqHandler(); + } + } + /* DMA1 Ch.5 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL5_b.IE) { + /* DMA1 Ch.5 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC5) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC5) && (0UL != (VSSEL129 & BIT_MASK_05))) { + DMA1_TC5_IrqHandler(); + } + } + /* DMA1 ch.5 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC5) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC5) && (0UL != (VSSEL129 & BIT_MASK_13))) { + DMA1_BTC5_IrqHandler(); + } + } + /* DMA1 ch.5 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_05 | BIT_MASK_21); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_05 | BIT_MASK_21)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error5_IrqHandler(); + } + } + /* DMA1 Ch.6 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL6_b.IE) { + /* DMA1 Ch.6 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC6) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC6) && (0UL != (VSSEL129 & BIT_MASK_06))) { + DMA1_TC6_IrqHandler(); + } + } + /* DMA1 ch.6 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC6) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC6) && (0UL != (VSSEL129 & BIT_MASK_14))) { + DMA1_BTC6_IrqHandler(); + } + } + /* DMA1 ch.6 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_06 | BIT_MASK_22); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_06 | BIT_MASK_22)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error6_IrqHandler(); + } + } + /* DMA1 Ch.7 interrupt enabled */ + if (1UL == bCM_DMA1->CHCTL7_b.IE) { + /* DMA1 Ch.7 Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKTC7) { + if ((1UL == bCM_DMA1->INTSTAT1_b.TC7) && (0UL != (VSSEL129 & BIT_MASK_07))) { + DMA1_TC7_IrqHandler(); + } + } + /* DMA1 ch.7 Block Tx completed */ + if (0UL == bCM_DMA1->INTMASK1_b.MSKBTC7) { + if ((1UL == bCM_DMA1->INTSTAT1_b.BTC7) && (0UL != (VSSEL129 & BIT_MASK_15))) { + DMA1_BTC7_IrqHandler(); + } + } + /* DMA1 ch.7 Transfer/Request Error */ + u32Tmp1 = CM_DMA1->INTSTAT0 & (BIT_MASK_07 | BIT_MASK_22); + u32Tmp2 = (uint32_t)(~(CM_DMA1->INTMASK0) & (BIT_MASK_07 | BIT_MASK_22)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL129 & BIT_MASK_16))) { + DMA1_Error7_IrqHandler(); + } + } + /* EFM error */ + if (1UL == bCM_EFM->FITE_b.PEERRITE) { + /* EFM program/erase/protect/otp error */ + u32Tmp1 = CM_EFM->FSR & (EFM_FSR_PRTWERR0 | EFM_FSR_PGSZERR0 | EFM_FSR_MISMTCH0 | \ + EFM_FSR_PRTWERR1 | EFM_FSR_PGSZERR1 | EFM_FSR_MISMTCH1 | \ + EFM_FSR_OTPWERR0); + if ((0UL != u32Tmp1) && (0UL != (VSSEL129 & BIT_MASK_17))) { + EFM_ProgramEraseError_IrqHandler(); + } + } + /* EFM read collision error*/ + if (1UL == bCM_EFM->FITE_b.COLERRITE) { + /* EFM read collision */ + u32Tmp1 = CM_EFM->FSR & (EFM_FSR_COLERR0 | EFM_FSR_COLERR1); + if ((0UL != u32Tmp1) && (0UL != (VSSEL129 & BIT_MASK_18))) { + EFM_ColError_IrqHandler(); + } + } + /* EFM operate end */ + if (1UL == bCM_EFM->FITE_b.OPTENDITE) { + /* EFM operate end */ + u32Tmp1 = CM_EFM->FSR & (EFM_FSR_OPTEND0 | EFM_FSR_OPTEND1); + if ((0UL != u32Tmp1) && (0UL != (VSSEL129 & BIT_MASK_19))) { + EFM_OpEnd_IrqHandler(); + } + } + /* QSPI access error */ + u32Tmp1 = CM_QSPI->SR & QSPI_SR_RAER; + if ((0UL != u32Tmp1) && (0UL != (VSSEL129 & BIT_MASK_22))) { + QSPI_Error_IrqHandler(); + } + /*DCU1 */ + u32Tmp1 = CM_DCU1->INTSEL; + u32Tmp2 = CM_DCU1->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_23))) { + DCU1_IrqHandler(); + } + /*DCU2 */ + u32Tmp1 = CM_DCU2->INTSEL; + u32Tmp2 = CM_DCU2->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_24))) { + DCU2_IrqHandler(); + } + /*DCU3 */ + u32Tmp1 = CM_DCU3->INTSEL; + u32Tmp2 = CM_DCU3->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_25))) { + DCU3_IrqHandler(); + } + /*DCU4 */ + u32Tmp1 = CM_DCU4->INTSEL; + u32Tmp2 = CM_DCU4->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_26))) { + DCU4_IrqHandler(); + } + /*DCU5 */ + u32Tmp1 = CM_DCU5->INTSEL; + u32Tmp2 = CM_DCU5->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_27))) { + DCU5_IrqHandler(); + } + /*DCU6 */ + u32Tmp1 = CM_DCU6->INTSEL; + u32Tmp2 = CM_DCU6->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_28))) { + DCU6_IrqHandler(); + } + /*DCU7 */ + u32Tmp1 = CM_DCU7->INTSEL; + u32Tmp2 = CM_DCU7->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_29))) { + DCU7_IrqHandler(); + } + /*DCU8 */ + u32Tmp1 = CM_DCU8->INTSEL; + u32Tmp2 = CM_DCU8->FLAG; + if ((0UL != (u32Tmp1 & u32Tmp2 & 0x0E7FUL)) && (0UL != (VSSEL129 & BIT_MASK_30))) { + DCU8_IrqHandler(); + } +} + +/** + * @brief Interrupt No.130 share IRQ handler + * @param None + * @retval None + */ +void IRQ130_Handler(void) +{ + const uint32_t VSSEL130 = CM_INTC->VSSEL130; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + + /* MAU square */ + if (0UL != (VSSEL130 & BIT_MASK_19)) { + MAU_Sqrt_IrqHandler(); + } else { + /* DMA2 Ch.0 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL0_b.IE) { + /* DMA2 Ch.0 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC0) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC0) && (0UL != (VSSEL130 & BIT_MASK_00))) { + DMA2_TC0_IrqHandler(); + } + } + /* DMA2 ch.0 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC0) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC0) && (0UL != (VSSEL130 & BIT_MASK_08))) { + DMA2_BTC0_IrqHandler(); + } + } + /* DMA2 ch.0 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_00 | BIT_MASK_16); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_00 | BIT_MASK_16)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error0_IrqHandler(); + } + } + /* DMA2 Ch.1 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL1_b.IE) { + /* DMA2 Ch.1 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC1) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC1) && (0UL != (VSSEL130 & BIT_MASK_01))) { + DMA2_TC1_IrqHandler(); + } + } + /* DMA2 ch.1 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC1) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC1) && (0UL != (VSSEL130 & BIT_MASK_09))) { + DMA2_BTC1_IrqHandler(); + } + } + /* DMA2 ch.1 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_01 | BIT_MASK_17); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_01 | BIT_MASK_17)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error1_IrqHandler(); + } + } + /* DMA2 Ch.2 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL2_b.IE) { + /* DMA2 Ch.2 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC2) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC2) && (0UL != (VSSEL130 & BIT_MASK_02))) { + DMA2_TC2_IrqHandler(); + } + } + /* DMA2 ch.2 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC2) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC2) && (0UL != (VSSEL130 & BIT_MASK_10))) { + DMA2_BTC2_IrqHandler(); + } + } + /* DMA2 ch.2 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_02 | BIT_MASK_18); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_02 | BIT_MASK_18)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error2_IrqHandler(); + } + } + /* DMA2 Ch.3 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL3_b.IE) { + /* DMA2 Ch.3 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC3) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC3) && (0UL != (VSSEL130 & BIT_MASK_03))) { + DMA2_TC3_IrqHandler(); + } + } + /* DMA2 ch.3 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC3) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC3) && (0UL != (VSSEL130 & BIT_MASK_11))) { + DMA2_BTC3_IrqHandler(); + } + } + /* DMA2 ch.3 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_03 | BIT_MASK_19); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_03 | BIT_MASK_19)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error3_IrqHandler(); + } + } + /* DMA2 Ch.4 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL4_b.IE) { + /* DMA2 Ch.4 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC4) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC4) && (0UL != (VSSEL130 & BIT_MASK_04))) { + DMA2_TC4_IrqHandler(); + } + } + /* DMA2 ch.4 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC4) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC4) && (0UL != (VSSEL130 & BIT_MASK_12))) { + DMA2_BTC4_IrqHandler(); + } + } + /* DMA2 ch.4 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_04 | BIT_MASK_20); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_04 | BIT_MASK_20)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error4_IrqHandler(); + } + } + /* DMA2 Ch.5 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL5_b.IE) { + /* DMA2 Ch.5 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC5) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC5) && (0UL != (VSSEL130 & BIT_MASK_05))) { + DMA2_TC5_IrqHandler(); + } + } + /* DMA2 ch.5 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC5) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC5) && (0UL != (VSSEL130 & BIT_MASK_13))) { + DMA2_BTC5_IrqHandler(); + } + } + /* DMA2 ch.5 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_05 | BIT_MASK_21); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_05 | BIT_MASK_21)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error5_IrqHandler(); + } + } + /* DMA2 Ch.6 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL6_b.IE) { + /* DMA2 Ch.6 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC6) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC6) && (0UL != (VSSEL130 & BIT_MASK_06))) { + DMA2_TC6_IrqHandler(); + } + } + /* DMA2 ch.6 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC6) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC6) && (0UL != (VSSEL130 & BIT_MASK_14))) { + DMA2_BTC6_IrqHandler(); + } + } + /* DMA2 ch.6 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_06 | BIT_MASK_22); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_06 | BIT_MASK_22)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error6_IrqHandler(); + } + } + /* DMA2 Ch.7 interrupt enabled */ + if (1UL == bCM_DMA2->CHCTL7_b.IE) { + /* DMA2 Ch.7 Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKTC7) { + if ((1UL == bCM_DMA2->INTSTAT1_b.TC7) && (0UL != (VSSEL130 & BIT_MASK_07))) { + DMA2_TC7_IrqHandler(); + } + } + /* DMA2 ch.7 Block Tx completed */ + if (0UL == bCM_DMA2->INTMASK1_b.MSKBTC7) { + if ((1UL == bCM_DMA2->INTSTAT1_b.BTC7) && (0UL != (VSSEL130 & BIT_MASK_15))) { + DMA2_BTC7_IrqHandler(); + } + } + /* DMA2 ch.7 Transfer/Request Error */ + u32Tmp1 = CM_DMA2->INTSTAT0 & (BIT_MASK_07 | BIT_MASK_22); + u32Tmp2 = (uint32_t)(~(CM_DMA2->INTMASK0) & (BIT_MASK_07 | BIT_MASK_22)); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL130 & BIT_MASK_16))) { + DMA2_Error7_IrqHandler(); + } + } + /* DVP frame start */ + if (1UL == bCM_DVP->IER_b.FSIEN) { + if ((1UL == bCM_DVP->STR_b.FSF) && (0UL != (VSSEL130 & BIT_MASK_20))) { + DVP_FrameStart_IrqHandler(); + } + } + /* DVP line start */ + if (1UL == bCM_DVP->IER_b.LSIEN) { + if ((1UL == bCM_DVP->STR_b.LSF) && (0UL != (VSSEL130 & BIT_MASK_21))) { + DVP_LineStart_IrqHandler(); + } + } + /* DVP line end */ + if (1UL == bCM_DVP->IER_b.LEIEN) { + if ((1UL == bCM_DVP->STR_b.LEF) && (0UL != (VSSEL130 & BIT_MASK_22))) { + DVP_LineEnd_IrqHandler(); + } + } + /* DVP frame end */ + if (1UL == bCM_DVP->IER_b.FEIEN) { + if ((1UL == bCM_DVP->STR_b.FEF) && (0UL != (VSSEL130 & BIT_MASK_23))) { + DVP_FrameEnd_IrqHandler(); + } + } + /* DVP software sync err */ + if (1UL == bCM_DVP->IER_b.SQUERIEN) { + if ((1UL == bCM_DVP->STR_b.SQUERF) && (0UL != (VSSEL130 & BIT_MASK_24))) { + DVP_SWSyncError_IrqHandler(); + } + } + /* DVP fifo overfolw err */ + if (1UL == bCM_DVP->IER_b.FIFOERIEN) { + if ((1UL == bCM_DVP->STR_b.FIFOERF) && (0UL != (VSSEL130 & BIT_MASK_25))) { + DVP_FifoError_IrqHandler(); + } + } + /* FMAC 1 */ + if (1UL == bCM_FMAC1->IER_b.INTEN) { + if ((1UL == bCM_FMAC1->STR_b.READY) && (0UL != (VSSEL130 & BIT_MASK_27))) { + FMAC1_IrqHandler(); + } + } + /* FMAC 2 */ + if (1UL == bCM_FMAC2->IER_b.INTEN) { + if ((1UL == bCM_FMAC2->STR_b.READY) && (0UL != (VSSEL130 & BIT_MASK_28))) { + FMAC2_IrqHandler(); + } + } + /* FMAC 3 */ + if (1UL == bCM_FMAC3->IER_b.INTEN) { + if ((1UL == bCM_FMAC3->STR_b.READY) && (0UL != (VSSEL130 & BIT_MASK_29))) { + FMAC3_IrqHandler(); + } + } + /* FMAC 4 */ + if (1UL == bCM_FMAC4->IER_b.INTEN) { + if ((1UL == bCM_FMAC4->STR_b.READY) && (0UL != (VSSEL130 & BIT_MASK_30))) { + FMAC4_IrqHandler(); + } + } + } +} + +/** + * @brief Interrupt No.131 share IRQ handler + * @param None + * @retval None + */ +void IRQ131_Handler(void) +{ + const uint32_t VSSEL131 = CM_INTC->VSSEL131; + uint32_t u32Tmp1; + + /* Timer0 unit1, Ch.A compare match */ + if (1UL == bCM_TMR0_1->BCONR_b.INTENA) { + if ((1UL == bCM_TMR0_1->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_00))) { + TMR0_1_CmpA_IrqHandler(); + } + } + /* Timer0 unit1, Ch.B compare match */ + if (1UL == bCM_TMR0_1->BCONR_b.INTENB) { + if ((1UL == bCM_TMR0_1->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_01))) { + TMR0_1_CmpB_IrqHandler(); + } + } + /* Timer0 unit2, Ch.A compare match */ + if (1UL == bCM_TMR0_2->BCONR_b.INTENA) { + if ((1UL == bCM_TMR0_2->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_02))) { + TMR0_2_CmpA_IrqHandler(); + } + } + /* Timer0 unit2, Ch.B compare match */ + if (1UL == bCM_TMR0_2->BCONR_b.INTENB) { + if ((1UL == bCM_TMR0_2->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_03))) { + TMR0_2_CmpB_IrqHandler(); + } + } + /* Timer2 unit1, Ch.A compare match */ + if (1UL == bCM_TMR2_1->ICONR_b.CMENA) { + if ((1UL == bCM_TMR2_1->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_04))) { + TMR2_1_CmpA_IrqHandler(); + } + } + /* Timer2 unit1, Ch.B compare match */ + if (1UL == bCM_TMR2_1->ICONR_b.CMENB) { + if ((1UL == bCM_TMR2_1->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_05))) { + TMR2_1_CmpB_IrqHandler(); + } + } + /* Timer2 unit1, Ch.A overflow */ + if (1UL == bCM_TMR2_1->ICONR_b.OVENA) { + if ((1UL == bCM_TMR2_1->STFLR_b.OVFA) && (0UL != (VSSEL131 & BIT_MASK_06))) { + TMR2_1_OvfA_IrqHandler(); + } + } + /* Timer2 unit1, Ch.B overflow */ + if (1UL == bCM_TMR2_1->ICONR_b.OVENB) { + if ((1UL == bCM_TMR2_1->STFLR_b.OVFB) && (0UL != (VSSEL131 & BIT_MASK_07))) { + TMR2_1_OvfB_IrqHandler(); + } + } + /* Timer2 unit2, Ch.A compare match */ + if (1UL == bCM_TMR2_2->ICONR_b.CMENA) { + if ((1UL == bCM_TMR2_2->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_08))) { + TMR2_2_CmpA_IrqHandler(); + } + } + /* Timer2 unit2, Ch.B compare match */ + if (1UL == bCM_TMR2_2->ICONR_b.CMENB) { + if ((1UL == bCM_TMR2_2->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_09))) { + TMR2_2_CmpB_IrqHandler(); + } + } + /* Timer2 unit2, Ch.A overflow */ + if (1UL == bCM_TMR2_2->ICONR_b.OVENA) { + if ((1UL == bCM_TMR2_2->STFLR_b.OVFA) && (0UL != (VSSEL131 & BIT_MASK_10))) { + TMR2_2_OvfA_IrqHandler(); + } + } + /* Timer2 unit2, Ch.B overflow */ + if (1UL == bCM_TMR2_2->ICONR_b.OVENB) { + if ((1UL == bCM_TMR2_2->STFLR_b.OVFB) && (0UL != (VSSEL131 & BIT_MASK_11))) { + TMR2_2_OvfB_IrqHandler(); + } + } + /* Timer2 unit3, Ch.A compare match */ + if (1UL == bCM_TMR2_3->ICONR_b.CMENA) { + if ((1UL == bCM_TMR2_3->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_12))) { + TMR2_3_CmpA_IrqHandler(); + } + } + /* Timer2 unit3, Ch.B compare match */ + if (1UL == bCM_TMR2_3->ICONR_b.CMENB) { + if ((1UL == bCM_TMR2_3->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_13))) { + TMR2_3_CmpB_IrqHandler(); + } + } + /* Timer2 unit3, Ch.A overflow */ + if (1UL == bCM_TMR2_3->ICONR_b.OVENA) { + if ((1UL == bCM_TMR2_3->STFLR_b.OVFA) && (0UL != (VSSEL131 & BIT_MASK_14))) { + TMR2_3_OvfA_IrqHandler(); + } + } + /* Timer2 unit3, Ch.B overflow */ + if (1UL == bCM_TMR2_3->ICONR_b.OVENB) { + if ((1UL == bCM_TMR2_3->STFLR_b.OVFB) && (0UL != (VSSEL131 & BIT_MASK_15))) { + TMR2_3_OvfB_IrqHandler(); + } + } + /* Timer2 unit4, Ch.A compare match */ + if (1UL == bCM_TMR2_4->ICONR_b.CMENA) { + if ((1UL == bCM_TMR2_4->STFLR_b.CMFA) && (0UL != (VSSEL131 & BIT_MASK_16))) { + TMR2_4_CmpA_IrqHandler(); + } + } + /* Timer2 unit4, Ch.B compare match */ + if (1UL == bCM_TMR2_4->ICONR_b.CMENB) { + if ((1UL == bCM_TMR2_4->STFLR_b.CMFB) && (0UL != (VSSEL131 & BIT_MASK_17))) { + TMR2_4_CmpB_IrqHandler(); + } + } + /* Timer2 unit4, Ch.A overflow */ + if (1UL == bCM_TMR2_4->ICONR_b.OVENA) { + if ((1UL == bCM_TMR2_4->STFLR_b.OVFA) && (0UL != (VSSEL131 & BIT_MASK_18))) { + TMR2_4_OvfA_IrqHandler(); + } + } + /* Timer2 unit4, Ch.B overflow */ + if (1UL == bCM_TMR2_4->ICONR_b.OVENB) { + if ((1UL == bCM_TMR2_4->STFLR_b.OVFB) && (0UL != (VSSEL131 & BIT_MASK_19))) { + TMR2_4_OvfB_IrqHandler(); + } + } + /* RTC time stamp 0 */ + if (1UL == bCM_RTC->TPCR0_b.TPIE0) { + if ((1UL == bCM_RTC->TPSR_b.TPF0) && (0UL != (VSSEL131 & BIT_MASK_24))) { + RTC_TimeStamp0_IrqHandler(); + } + } + /* RTC time stamp 1 */ + if (1UL == bCM_RTC->TPCR1_b.TPIE1) { + if ((1UL == bCM_RTC->TPSR_b.TPF1) && (0UL != (VSSEL131 & BIT_MASK_24))) { + RTC_TimeStamp1_IrqHandler(); + } + } + /* RTC alarm */ + if (1UL == bCM_RTC->CR2_b.ALMIE) { + if ((1UL == bCM_RTC->CR2_b.ALMF) && (0UL != (VSSEL131 & BIT_MASK_25))) { + RTC_Alarm_IrqHandler(); + } + } + /* RTC period */ + if (1UL == bCM_RTC->CR2_b.PRDIE) { + if ((1UL == bCM_RTC->CR2_b.PRDF) && (0UL != (VSSEL131 & BIT_MASK_26))) { + RTC_Period_IrqHandler(); + } + } + /* XTAL stop */ + if (1UL == bCM_CMU->XTALSTDCR_b.XTALSTDIE) { + if ((1UL == bCM_CMU->XTALSTDSR_b.XTALSTDF) && (0UL != (VSSEL131 & BIT_MASK_29))) { + CLK_XtalStop_IrqHandler(); + } + } + /* Wakeup timer overflow */ + if (1UL == bCM_PWC->WKTC2_b.WKTCE) { + if ((1UL == bCM_PWC->WKTC2_b.WKOVF) && (0UL != (VSSEL131 & BIT_MASK_30))) { + PWC_WakeupTimer_IrqHandler(); + } + } + /* SWDT underflow or refresh error */ + u32Tmp1 = CM_SWDT->SR & (SWDT_SR_UDF | SWDT_SR_REF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL131 & BIT_MASK_31))) { + SWDT_IrqHandler(); + } +} + +/** + * @brief Interrupt No.132 share IRQ handler + * @param None + * @retval None + */ +void IRQ132_Handler(void) +{ + const uint32_t VSSEL132 = CM_INTC->VSSEL132; + + /* Timer6 Ch.1 general compare match A */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMAF) && (0UL != (VSSEL132 & BIT_MASK_00))) { + TMR6_1_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.1 general compare match B */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMBF) && (0UL != (VSSEL132 & BIT_MASK_01))) { + TMR6_1_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.1 general compare match C */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMCF) && (0UL != (VSSEL132 & BIT_MASK_02))) { + TMR6_1_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.1 general compare match D */ + if (1UL == bCM_TMR6_1->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMDF) && (0UL != (VSSEL132 & BIT_MASK_03))) { + TMR6_1_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.1 general compare match E */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMEF) && (0UL != (VSSEL132 & BIT_MASK_04))) { + TMR6_1_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.1 general compare match F */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMFF) && (0UL != (VSSEL132 & BIT_MASK_05))) { + TMR6_1_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.1 overflow*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_1->STFLR_b.OVFF) && (0UL != (VSSEL132 & BIT_MASK_06))) { + TMR6_1_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.1 underflow*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_1->STFLR_b.UDFF) && (0UL != (VSSEL132 & BIT_MASK_07))) { + TMR6_1_GUdf_IrqHandler(); + } + } + /* Timer4 Ch.1 U phase higher compare match */ + if (1UL == bCM_TMR4_1->OCSRU_b.OCIEH) { + if ((1UL == bCM_TMR4_1->OCSRU_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_08))) { + TMR4_1_GCmpUH_IrqHandler(); + } + } + /* Timer4 Ch.1 U phase lower compare match */ + if (1UL == bCM_TMR4_1->OCSRU_b.OCIEL) { + if ((1UL == bCM_TMR4_1->OCSRU_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_09))) { + TMR4_1_GCmpUL_IrqHandler(); + } + } + /* Timer4 Ch.1 V phase higher compare match */ + if (1UL == bCM_TMR4_1->OCSRV_b.OCIEH) { + if ((1UL == bCM_TMR4_1->OCSRV_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_10))) { + TMR4_1_GCmpVH_IrqHandler(); + } + } + /* Timer4 Ch.1 V phase lower compare match */ + if (1UL == bCM_TMR4_1->OCSRV_b.OCIEL) { + if ((1UL == bCM_TMR4_1->OCSRV_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_11))) { + TMR4_1_GCmpVL_IrqHandler(); + } + } + /* Timer4 Ch.1 W phase higher compare match */ + if (1UL == bCM_TMR4_1->OCSRW_b.OCIEH) { + if ((1UL == bCM_TMR4_1->OCSRW_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_12))) { + TMR4_1_GCmpWH_IrqHandler(); + } + } + /* Timer4 Ch.1 W phase lower compare match */ + if (1UL == bCM_TMR4_1->OCSRW_b.OCIEL) { + if ((1UL == bCM_TMR4_1->OCSRW_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_13))) { + TMR4_1_GCmpWL_IrqHandler(); + } + } + /* Timer4 Ch.1 overflow */ + if (1UL == bCM_TMR4_1->CCSR_b.IRQPEN) { + if ((1UL == bCM_TMR4_1->CCSR_b.IRQPF) && (0UL != (VSSEL132 & BIT_MASK_14))) { + TMR4_1_Ovf_IrqHandler(); + } + } + /* Timer4 Ch.1 underflow */ + if (1UL == bCM_TMR4_1->CCSR_b.IRQZEN) { + if ((1UL == bCM_TMR4_1->CCSR_b.IRQZF) && (0UL != (VSSEL132 & BIT_MASK_15))) { + TMR4_1_Udf_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match A */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMAF) && (0UL != (VSSEL132 & BIT_MASK_16))) { + TMR6_2_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match B */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMBF) && (0UL != (VSSEL132 & BIT_MASK_17))) { + TMR6_2_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match C */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMCF) && (0UL != (VSSEL132 & BIT_MASK_18))) { + TMR6_2_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match D */ + if (1UL == bCM_TMR6_2->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMDF) && (0UL != (VSSEL132 & BIT_MASK_19))) { + TMR6_2_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match E */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMEF) && (0UL != (VSSEL132 & BIT_MASK_20))) { + TMR6_2_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.2 general compare match F */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMFF) && (0UL != (VSSEL132 & BIT_MASK_21))) { + TMR6_2_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.2 overflow*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_2->STFLR_b.OVFF) && (0UL != (VSSEL132 & BIT_MASK_22))) { + TMR6_2_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.2 underflow*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_2->STFLR_b.UDFF) && (0UL != (VSSEL132 & BIT_MASK_23))) { + TMR6_2_GUdf_IrqHandler(); + } + } + /* Timer4 Ch.2 U phase higher compare match */ + if (1UL == bCM_TMR4_2->OCSRU_b.OCIEH) { + if ((1UL == bCM_TMR4_2->OCSRU_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_24))) { + TMR4_2_GCmpUH_IrqHandler(); + } + } + /* Timer4 Ch.2 U phase lower compare match */ + if (1UL == bCM_TMR4_2->OCSRU_b.OCIEL) { + if ((1UL == bCM_TMR4_2->OCSRU_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_25))) { + TMR4_2_GCmpUL_IrqHandler(); + } + } + /* Timer4 Ch.2 V phase higher compare match */ + if (1UL == bCM_TMR4_2->OCSRV_b.OCIEH) { + if ((1UL == bCM_TMR4_2->OCSRV_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_26))) { + TMR4_2_GCmpVH_IrqHandler(); + } + } + /* Timer4 Ch.2 V phase lower compare match */ + if (1UL == bCM_TMR4_2->OCSRV_b.OCIEL) { + if ((1UL == bCM_TMR4_2->OCSRV_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_27))) { + TMR4_2_GCmpVL_IrqHandler(); + } + } + /* Timer4 Ch.2 W phase higher compare match */ + if (1UL == bCM_TMR4_2->OCSRW_b.OCIEH) { + if ((1UL == bCM_TMR4_2->OCSRW_b.OCFH) && (0UL != (VSSEL132 & BIT_MASK_28))) { + TMR4_2_GCmpWH_IrqHandler(); + } + } + /* Timer4 Ch.2 W phase lower compare match */ + if (1UL == bCM_TMR4_2->OCSRW_b.OCIEL) { + if ((1UL == bCM_TMR4_2->OCSRW_b.OCFL) && (0UL != (VSSEL132 & BIT_MASK_29))) { + TMR4_2_GCmpWL_IrqHandler(); + } + } + /* Timer4 Ch.2 overflow */ + if (1UL == bCM_TMR4_2->CCSR_b.IRQPEN) { + if ((1UL == bCM_TMR4_2->CCSR_b.IRQPF) && (0UL != (VSSEL132 & BIT_MASK_30))) { + TMR4_2_Ovf_IrqHandler(); + } + } + /* Timer4 Ch.2 underflow */ + if (1UL == bCM_TMR4_2->CCSR_b.IRQZEN) { + if ((1UL == bCM_TMR4_2->CCSR_b.IRQZF) && (0UL != (VSSEL132 & BIT_MASK_31))) { + TMR4_2_Udf_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.133 share IRQ handler + * @param None + * @retval None + */ +void IRQ133_Handler(void) +{ + const uint32_t VSSEL133 = CM_INTC->VSSEL133; + + /* Timer6 Ch.3 general compare match A */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMAF) && (0UL != (VSSEL133 & BIT_MASK_00))) { + TMR6_3_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.3 general compare match B */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMBF) && (0UL != (VSSEL133 & BIT_MASK_01))) { + TMR6_3_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.3 general compare match C */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMCF) && (0UL != (VSSEL133 & BIT_MASK_02))) { + TMR6_3_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.3 general compare match D */ + if (1UL == bCM_TMR6_3->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMDF) && (0UL != (VSSEL133 & BIT_MASK_03))) { + TMR6_3_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.3 general compare match E */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMEF) && (0UL != (VSSEL133 & BIT_MASK_04))) { + TMR6_3_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.3 general compare match F */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMFF) && (0UL != (VSSEL133 & BIT_MASK_05))) { + TMR6_3_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.3 overflow*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_3->STFLR_b.OVFF) && (0UL != (VSSEL133 & BIT_MASK_06))) { + TMR6_3_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.3 underflow*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_3->STFLR_b.UDFF) && (0UL != (VSSEL133 & BIT_MASK_07))) { + TMR6_3_GUdf_IrqHandler(); + } + } + /* Timer4 Ch.3 U phase higher compare match */ + if (1UL == bCM_TMR4_3->OCSRU_b.OCIEH) { + if ((1UL == bCM_TMR4_3->OCSRU_b.OCFH) && (0UL != (VSSEL133 & BIT_MASK_08))) { + TMR4_3_GCmpUH_IrqHandler(); + } + } + /* Timer4 Ch.3 U phase lower compare match */ + if (1UL == bCM_TMR4_3->OCSRU_b.OCIEL) { + if ((1UL == bCM_TMR4_3->OCSRU_b.OCFL) && (0UL != (VSSEL133 & BIT_MASK_09))) { + TMR4_3_GCmpUL_IrqHandler(); + } + } + /* Timer4 Ch.3 V phase higher compare match */ + if (1UL == bCM_TMR4_3->OCSRV_b.OCIEH) { + if ((1UL == bCM_TMR4_3->OCSRV_b.OCFH) && (0UL != (VSSEL133 & BIT_MASK_10))) { + TMR4_3_GCmpVH_IrqHandler(); + } + } + /* Timer4 Ch.3 V phase lower compare match */ + if (1UL == bCM_TMR4_3->OCSRV_b.OCIEL) { + if ((1UL == bCM_TMR4_3->OCSRV_b.OCFL) && (0UL != (VSSEL133 & BIT_MASK_11))) { + TMR4_3_GCmpVL_IrqHandler(); + } + } + /* Timer4 Ch.3 W phase higher compare match */ + if (1UL == bCM_TMR4_3->OCSRW_b.OCIEH) { + if ((1UL == bCM_TMR4_3->OCSRW_b.OCFH) && (0UL != (VSSEL133 & BIT_MASK_12))) { + TMR4_3_GCmpWH_IrqHandler(); + } + } + /* Timer4 Ch.3 W phase lower compare match */ + if (1UL == bCM_TMR4_3->OCSRW_b.OCIEL) { + if ((1UL == bCM_TMR4_3->OCSRW_b.OCFL) && (0UL != (VSSEL133 & BIT_MASK_13))) { + TMR4_3_GCmpWL_IrqHandler(); + } + } + /* Timer4 Ch.3 overflow */ + if (1UL == bCM_TMR4_3->CCSR_b.IRQPEN) { + if ((1UL == bCM_TMR4_3->CCSR_b.IRQPF) && (0UL != (VSSEL133 & BIT_MASK_14))) { + TMR4_3_Ovf_IrqHandler(); + } + } + /* Timer4 Ch.3 underflow */ + if (1UL == bCM_TMR4_3->CCSR_b.IRQZEN) { + if ((1UL == bCM_TMR4_3->CCSR_b.IRQZF) && (0UL != (VSSEL133 & BIT_MASK_15))) { + TMR4_3_Udf_IrqHandler(); + } + } + /* Timer6 Ch.1 dead time */ + if (1UL == bCM_TMR6_1->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_1->STFLR_b.DTEF) && (0UL != (VSSEL133 & BIT_MASK_16))) { + TMR6_1_GDte_IrqHandler(); + } + } + /* Timer6 Ch.1 specified up compare match A*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMSAUF) && (0UL != (VSSEL133 & BIT_MASK_19))) { + TMR6_1_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.1 specified down compare match A*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMSADF) && (0UL != (VSSEL133 & BIT_MASK_19))) { + TMR6_1_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.1 specified up compare match B*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMSBUF) && (0UL != (VSSEL133 & BIT_MASK_20))) { + TMR6_1_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.1 specified down compare match B*/ + if (1UL == bCM_TMR6_1->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_1->STFLR_b.CMSBDF) && (0UL != (VSSEL133 & BIT_MASK_20))) { + TMR6_1_SCmpDownB_IrqHandler(); + } + } + /* Timer4 Ch.1 U phase reload */ + if (0UL == bCM_TMR4_1->RCSR_b.RTIDU) { + if ((1UL == bCM_TMR4_1->RCSR_b.RTIFU) && (0UL != (VSSEL133 & BIT_MASK_21))) { + TMR4_1_ReloadU_IrqHandler(); + } + } + /* Timer4 Ch.1 V phase reload */ + if (0UL == bCM_TMR4_1->RCSR_b.RTIDV) { + if ((1UL == bCM_TMR4_1->RCSR_b.RTIFV) && (0UL != (VSSEL133 & BIT_MASK_22))) { + TMR4_1_ReloadV_IrqHandler(); + } + } + /* Timer4 Ch.1 W phase reload */ + if (0UL == bCM_TMR4_1->RCSR_b.RTIDW) { + if ((1UL == bCM_TMR4_1->RCSR_b.RTIFW) && (0UL != (VSSEL133 & BIT_MASK_23))) { + TMR4_1_ReloadW_IrqHandler(); + } + } + /* Timer6 Ch.2 dead time */ + if (1UL == bCM_TMR6_2->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_2->STFLR_b.DTEF) && (0UL != (VSSEL133 & BIT_MASK_24))) { + TMR6_2_GDte_IrqHandler(); + } + } + /* Timer6 Ch.2 specified up compare match A*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMSAUF) && (0UL != (VSSEL133 & BIT_MASK_27))) { + TMR6_2_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.2 specified down compare match A*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMSADF) && (0UL != (VSSEL133 & BIT_MASK_27))) { + TMR6_2_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.2 specified up compare match B*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMSBUF) && (0UL != (VSSEL133 & BIT_MASK_28))) { + TMR6_2_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.2 specified down compare match B*/ + if (1UL == bCM_TMR6_2->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_2->STFLR_b.CMSBDF) && (0UL != (VSSEL133 & BIT_MASK_28))) { + TMR6_2_SCmpDownB_IrqHandler(); + } + } + /* Timer4 Ch.2 U phase reload */ + if (0UL == bCM_TMR4_2->RCSR_b.RTIDU) { + if ((1UL == bCM_TMR4_2->RCSR_b.RTIFU) && (0UL != (VSSEL133 & BIT_MASK_29))) { + TMR4_2_ReloadU_IrqHandler(); + } + } + /* Timer4 Ch.2 V phase reload */ + if (0UL == bCM_TMR4_2->RCSR_b.RTIDV) { + if ((1UL == bCM_TMR4_2->RCSR_b.RTIFV) && (0UL != (VSSEL133 & BIT_MASK_30))) { + TMR4_2_ReloadV_IrqHandler(); + } + } + /* Timer4 Ch.2 W phase reload */ + if (0UL == bCM_TMR4_2->RCSR_b.RTIDW) { + if ((1UL == bCM_TMR4_2->RCSR_b.RTIFW) && (0UL != (VSSEL133 & BIT_MASK_31))) { + TMR4_2_ReloadW_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.134 share IRQ handler + * @param None + * @retval None + */ +void IRQ134_Handler(void) +{ + const uint32_t VSSEL134 = CM_INTC->VSSEL134; + + /* Timer6 Ch.3 dead time */ + if (1UL == bCM_TMR6_3->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_3->STFLR_b.DTEF) && (0UL != (VSSEL134 & BIT_MASK_00))) { + TMR6_3_GDte_IrqHandler(); + } + } + /* Timer6 Ch.3 specified up compare match A*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMSAUF) && (0UL != (VSSEL134 & BIT_MASK_03))) { + TMR6_3_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.3 specified down compare match A*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMSADF) && (0UL != (VSSEL134 & BIT_MASK_03))) { + TMR6_3_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.3 specified up compare match B*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMSBUF) && (0UL != (VSSEL134 & BIT_MASK_04))) { + TMR6_3_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.3 specified down compare match B*/ + if (1UL == bCM_TMR6_3->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_3->STFLR_b.CMSBDF) && (0UL != (VSSEL134 & BIT_MASK_04))) { + TMR6_3_SCmpDownB_IrqHandler(); + } + } + /* Timer4 Ch.3 U phase reload */ + if (0UL == bCM_TMR4_3->RCSR_b.RTIDU) { + if ((1UL == bCM_TMR4_3->RCSR_b.RTIFU) && (0UL != (VSSEL134 & BIT_MASK_05))) { + TMR4_3_ReloadU_IrqHandler(); + } + } + /* Timer4 Ch.3 V phase reload */ + if (0UL == bCM_TMR4_3->RCSR_b.RTIDV) { + if ((1UL == bCM_TMR4_3->RCSR_b.RTIFV) && (0UL != (VSSEL134 & BIT_MASK_06))) { + TMR4_3_ReloadV_IrqHandler(); + } + } + /* Timer4 Ch.3 W phase reload */ + if (0UL == bCM_TMR4_3->RCSR_b.RTIDW) { + if ((1UL == bCM_TMR4_3->RCSR_b.RTIFW) && (0UL != (VSSEL134 & BIT_MASK_07))) { + TMR4_3_ReloadW_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match A */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMAF) && (0UL != (VSSEL134 & BIT_MASK_16))) { + TMR6_4_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match B */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMBF) && (0UL != (VSSEL134 & BIT_MASK_17))) { + TMR6_4_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match C */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMCF) && (0UL != (VSSEL134 & BIT_MASK_18))) { + TMR6_4_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match D */ + if (1UL == bCM_TMR6_4->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMDF) && (0UL != (VSSEL134 & BIT_MASK_19))) { + TMR6_4_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match E */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMEF) && (0UL != (VSSEL134 & BIT_MASK_20))) { + TMR6_4_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.4 general compare match F */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMFF) && (0UL != (VSSEL134 & BIT_MASK_21))) { + TMR6_4_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.4 overflow*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_4->STFLR_b.OVFF) && (0UL != (VSSEL134 & BIT_MASK_22))) { + TMR6_4_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.4 underflow*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_4->STFLR_b.UDFF) && (0UL != (VSSEL134 & BIT_MASK_23))) { + TMR6_4_GUdf_IrqHandler(); + } + } + /* Timer6 Ch.4 dead time */ + if (1UL == bCM_TMR6_4->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_4->STFLR_b.DTEF) && (0UL != (VSSEL134 & BIT_MASK_24))) { + TMR6_4_Gdte_IrqHandler(); + } + } + /* Timer6 Ch.4 specified up compare match A*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMSAUF) && (0UL != (VSSEL134 & BIT_MASK_27))) { + TMR6_4_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.4 specified down compare match A*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMSADF) && (0UL != (VSSEL134 & BIT_MASK_27))) { + TMR6_4_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.4 specified up compare match B*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMSBUF) && (0UL != (VSSEL134 & BIT_MASK_28))) { + TMR6_4_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.4 specified down compare match B*/ + if (1UL == bCM_TMR6_4->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_4->STFLR_b.CMSBDF) && (0UL != (VSSEL134 & BIT_MASK_28))) { + TMR6_4_SCmpDownB_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.135 share IRQ handler + * @param None + * @retval None + */ +void IRQ135_Handler(void) +{ + const uint32_t VSSEL135 = CM_INTC->VSSEL135; + + /* Timer6 Ch.5 general compare match A */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMAF) && (0UL != (VSSEL135 & BIT_MASK_00))) { + TMR6_5_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.5 general compare match B */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMBF) && (0UL != (VSSEL135 & BIT_MASK_01))) { + TMR6_5_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.5 general compare match C */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMCF) && (0UL != (VSSEL135 & BIT_MASK_02))) { + TMR6_5_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.5 general compare match D */ + if (1UL == bCM_TMR6_5->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMDF) && (0UL != (VSSEL135 & BIT_MASK_03))) { + TMR6_5_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.5 general compare match E */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMEF) && (0UL != (VSSEL135 & BIT_MASK_04))) { + TMR6_5_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.5 general compare match F */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMFF) && (0UL != (VSSEL135 & BIT_MASK_05))) { + TMR6_5_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.5 overflow*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_5->STFLR_b.OVFF) && (0UL != (VSSEL135 & BIT_MASK_06))) { + TMR6_5_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.5 underflow*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_5->STFLR_b.UDFF) && (0UL != (VSSEL135 & BIT_MASK_07))) { + TMR6_5_GUdf_IrqHandler(); + } + } + /* Timer6 Ch.5 dead time */ + if (1UL == bCM_TMR6_5->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_5->STFLR_b.DTEF) && (0UL != (VSSEL135 & BIT_MASK_08))) { + TMR6_5_Gdte_IrqHandler(); + } + } + /* Timer6 Ch.5 specified up compare match A*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMSAUF) && (0UL != (VSSEL135 & BIT_MASK_11))) { + TMR6_5_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.5 specified down compare match A*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMSADF) && (0UL != (VSSEL135 & BIT_MASK_11))) { + TMR6_5_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.5 specified up compare match B*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMSBUF) && (0UL != (VSSEL135 & BIT_MASK_12))) { + TMR6_5_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.5 specified down compare match B*/ + if (1UL == bCM_TMR6_5->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_5->STFLR_b.CMSBDF) && (0UL != (VSSEL135 & BIT_MASK_12))) { + TMR6_5_SCmpDownB_IrqHandler(); + } + } + /* TimerA Ch.1 overflow */ + if (1UL == bCM_TMRA_1->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_1->BCSTR_b.OVFF) && (0UL != (VSSEL135 & BIT_MASK_13))) { + TMRA_1_Ovf_IrqHandler(); + } + } + /* TimerA Ch.1 underflow */ + if (1UL == bCM_TMRA_1->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_1->BCSTR_b.UDFF) && (0UL != (VSSEL135 & BIT_MASK_14))) { + TMRA_1_Udf_IrqHandler(); + } + } + /* TimerA Ch.1 compare match 1 */ + if (1UL == bCM_TMRA_1->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_1->STFLR_b.CMPF1) && (0UL != (VSSEL135 & BIT_MASK_15))) { + TMRA_1_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.1 compare match 2 */ + if (1UL == bCM_TMRA_1->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_1->STFLR_b.CMPF2) && (0UL != (VSSEL135 & BIT_MASK_15))) { + TMRA_1_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.1 compare match 3 */ + if (1UL == bCM_TMRA_1->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_1->STFLR_b.CMPF3) && (0UL != (VSSEL135 & BIT_MASK_15))) { + TMRA_1_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.1 compare match 4 */ + if (1UL == bCM_TMRA_1->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_1->STFLR_b.CMPF4) && (0UL != (VSSEL135 & BIT_MASK_15))) { + TMRA_1_Cmp4_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match A */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMAF) && (0UL != (VSSEL135 & BIT_MASK_16))) { + TMR6_6_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match B */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMBF) && (0UL != (VSSEL135 & BIT_MASK_17))) { + TMR6_6_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match C */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMCF) && (0UL != (VSSEL135 & BIT_MASK_18))) { + TMR6_6_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match D */ + if (1UL == bCM_TMR6_6->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMDF) && (0UL != (VSSEL135 & BIT_MASK_19))) { + TMR6_6_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match E */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMEF) && (0UL != (VSSEL135 & BIT_MASK_20))) { + TMR6_6_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.6 general compare match F */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMFF) && (0UL != (VSSEL135 & BIT_MASK_21))) { + TMR6_6_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.6 overflow*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_6->STFLR_b.OVFF) && (0UL != (VSSEL135 & BIT_MASK_22))) { + TMR6_6_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.6 underflow*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_6->STFLR_b.UDFF) && (0UL != (VSSEL135 & BIT_MASK_23))) { + TMR6_6_GUdf_IrqHandler(); + } + } + /* Timer6 Ch.6 dead time */ + if (1UL == bCM_TMR6_6->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_6->STFLR_b.DTEF) && (0UL != (VSSEL135 & BIT_MASK_24))) { + TMR6_6_Gdte_IrqHandler(); + } + } + /* Timer6 Ch.6 specified up compare match A*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMSAUF) && (0UL != (VSSEL135 & BIT_MASK_27))) { + TMR6_6_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.6 specified down compare match A*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMSADF) && (0UL != (VSSEL135 & BIT_MASK_27))) { + TMR6_6_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.6 specified up compare match B*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMSBUF) && (0UL != (VSSEL135 & BIT_MASK_28))) { + TMR6_6_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.6 specified down compare match B*/ + if (1UL == bCM_TMR6_6->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_6->STFLR_b.CMSBDF) && (0UL != (VSSEL135 & BIT_MASK_28))) { + TMR6_6_SCmpDownB_IrqHandler(); + } + } + /* TimerA Ch.2 overflow */ + if (1UL == bCM_TMRA_2->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_2->BCSTR_b.OVFF) && (0UL != (VSSEL135 & BIT_MASK_29))) { + TMRA_2_Ovf_IrqHandler(); + } + } + /* TimerA Ch.2 underflow */ + if (1UL == bCM_TMRA_2->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_2->BCSTR_b.UDFF) && (0UL != (VSSEL135 & BIT_MASK_30))) { + TMRA_2_Udf_IrqHandler(); + } + } + /* TimerA Ch.2 compare match 1 */ + if (1UL == bCM_TMRA_2->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_2->STFLR_b.CMPF1) && (0UL != (VSSEL135 & BIT_MASK_31))) { + TMRA_2_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.2 compare match 2 */ + if (1UL == bCM_TMRA_2->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_2->STFLR_b.CMPF2) && (0UL != (VSSEL135 & BIT_MASK_31))) { + TMRA_2_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.2 compare match 3 */ + if (1UL == bCM_TMRA_2->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_2->STFLR_b.CMPF3) && (0UL != (VSSEL135 & BIT_MASK_31))) { + TMRA_2_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.2 compare match 4 */ + if (1UL == bCM_TMRA_2->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_2->STFLR_b.CMPF4) && (0UL != (VSSEL135 & BIT_MASK_31))) { + TMRA_2_Cmp4_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.136 share IRQ handler + * @param None + * @retval None + */ +void IRQ136_Handler(void) +{ + const uint32_t VSSEL136 = CM_INTC->VSSEL136; + + /* Timer6 Ch.7 general compare match A */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMAF) && (0UL != (VSSEL136 & BIT_MASK_00))) { + TMR6_7_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.7 general compare match B */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMBF) && (0UL != (VSSEL136 & BIT_MASK_01))) { + TMR6_7_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.7 general compare match C */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMCF) && (0UL != (VSSEL136 & BIT_MASK_02))) { + TMR6_7_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.7 general compare match D */ + if (1UL == bCM_TMR6_7->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMDF) && (0UL != (VSSEL136 & BIT_MASK_03))) { + TMR6_7_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.7 general compare match E */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMEF) && (0UL != (VSSEL136 & BIT_MASK_04))) { + TMR6_7_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.7 general compare match F */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMFF) && (0UL != (VSSEL136 & BIT_MASK_05))) { + TMR6_7_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.7 overflow*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_7->STFLR_b.OVFF) && (0UL != (VSSEL136 & BIT_MASK_06))) { + TMR6_7_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.7 underflow*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_7->STFLR_b.UDFF) && (0UL != (VSSEL136 & BIT_MASK_07))) { + TMR6_7_GUdf_IrqHandler(); + } + } + /* Timer6 Ch.7 dead time */ + if (1UL == bCM_TMR6_7->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_7->STFLR_b.DTEF) && (0UL != (VSSEL136 & BIT_MASK_08))) { + TMR6_7_Gdte_IrqHandler(); + } + } + /* Timer6 Ch.7 specified up compare match A*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMSAUF) && (0UL != (VSSEL136 & BIT_MASK_11))) { + TMR6_7_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.7 specified down compare match A*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMSADF) && (0UL != (VSSEL136 & BIT_MASK_11))) { + TMR6_7_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.7 specified up compare match B*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMSBUF) && (0UL != (VSSEL136 & BIT_MASK_12))) { + TMR6_7_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.7 specified down compare match B*/ + if (1UL == bCM_TMR6_7->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_7->STFLR_b.CMSBDF) && (0UL != (VSSEL136 & BIT_MASK_12))) { + TMR6_7_SCmpDownB_IrqHandler(); + } + } + /* TimerA Ch.3 overflow */ + if (1UL == bCM_TMRA_3->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_3->BCSTR_b.OVFF) && (0UL != (VSSEL136 & BIT_MASK_13))) { + TMRA_3_Ovf_IrqHandler(); + } + } + /* TimerA Ch.3 underflow */ + if (1UL == bCM_TMRA_3->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_3->BCSTR_b.UDFF) && (0UL != (VSSEL136 & BIT_MASK_14))) { + TMRA_3_Udf_IrqHandler(); + } + } + /* TimerA Ch.3 compare match 1 */ + if (1UL == bCM_TMRA_3->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_3->STFLR_b.CMPF1) && (0UL != (VSSEL136 & BIT_MASK_15))) { + TMRA_3_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.3 compare match 2 */ + if (1UL == bCM_TMRA_3->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_3->STFLR_b.CMPF2) && (0UL != (VSSEL136 & BIT_MASK_15))) { + TMRA_3_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.3 compare match 3 */ + if (1UL == bCM_TMRA_3->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_3->STFLR_b.CMPF3) && (0UL != (VSSEL136 & BIT_MASK_15))) { + TMRA_3_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.3 compare match 4 */ + if (1UL == bCM_TMRA_3->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_3->STFLR_b.CMPF4) && (0UL != (VSSEL136 & BIT_MASK_15))) { + TMRA_3_Cmp4_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match A */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENA) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMAF) && (0UL != (VSSEL136 & BIT_MASK_16))) { + TMR6_8_GCmpA_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match B */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENB) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMBF) && (0UL != (VSSEL136 & BIT_MASK_17))) { + TMR6_8_GCmpB_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match C */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENC) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMCF) && (0UL != (VSSEL136 & BIT_MASK_18))) { + TMR6_8_GCmpC_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match D */ + if (1UL == bCM_TMR6_8->ICONR_b.INTEND) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMDF) && (0UL != (VSSEL136 & BIT_MASK_19))) { + TMR6_8_GCmpD_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match E */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENE) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMEF) && (0UL != (VSSEL136 & BIT_MASK_20))) { + TMR6_8_GCmpE_IrqHandler(); + } + } + /* Timer6 Ch.8 general compare match F */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENF) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMFF) && (0UL != (VSSEL136 & BIT_MASK_21))) { + TMR6_8_GCmpF_IrqHandler(); + } + } + /* Timer6 Ch.8 overflow*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENOVF) { + if ((1UL == bCM_TMR6_8->STFLR_b.OVFF) && (0UL != (VSSEL136 & BIT_MASK_22))) { + TMR6_8_GOvf_IrqHandler(); + } + } + /* Timer6 Ch.8 underflow*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENUDF) { + if ((1UL == bCM_TMR6_8->STFLR_b.UDFF) && (0UL != (VSSEL136 & BIT_MASK_23))) { + TMR6_8_GUdf_IrqHandler(); + } + } + /* Timer6 Ch.8 dead time */ + if (1UL == bCM_TMR6_8->ICONR_b.INTENDTE) { + if ((1UL == bCM_TMR6_8->STFLR_b.DTEF) && (0UL != (VSSEL136 & BIT_MASK_24))) { + TMR6_8_Gdte_IrqHandler(); + } + } + /* Timer6 Ch.8 specified up compare match A*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENSAU) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMSAUF) && (0UL != (VSSEL136 & BIT_MASK_27))) { + TMR6_8_SCmpUpA_IrqHandler(); + } + } + /* Timer6 Ch.8 specified down compare match A*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENSAD) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMSADF) && (0UL != (VSSEL136 & BIT_MASK_27))) { + TMR6_8_SCmpDownA_IrqHandler(); + } + } + /* Timer6 Ch.8 specified up compare match B*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENSBU) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMSBUF) && (0UL != (VSSEL136 & BIT_MASK_28))) { + TMR6_8_SCmpUpB_IrqHandler(); + } + } + /* Timer6 Ch.8 specified down compare match B*/ + if (1UL == bCM_TMR6_8->ICONR_b.INTENSBD) { + if ((1UL == bCM_TMR6_8->STFLR_b.CMSBDF) && (0UL != (VSSEL136 & BIT_MASK_28))) { + TMR6_8_SCmpDownB_IrqHandler(); + } + } + /* TimerA Ch.4 overflow */ + if (1UL == bCM_TMRA_4->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_4->BCSTR_b.OVFF) && (0UL != (VSSEL136 & BIT_MASK_29))) { + TMRA_4_Ovf_IrqHandler(); + } + } + /* TimerA Ch.4 underflow */ + if (1UL == bCM_TMRA_4->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_4->BCSTR_b.UDFF) && (0UL != (VSSEL136 & BIT_MASK_30))) { + TMRA_4_Udf_IrqHandler(); + } + } + /* TimerA Ch.4 compare match 1 */ + if (1UL == bCM_TMRA_4->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_4->STFLR_b.CMPF1) && (0UL != (VSSEL136 & BIT_MASK_31))) { + TMRA_4_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.4 compare match 2 */ + if (1UL == bCM_TMRA_4->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_4->STFLR_b.CMPF2) && (0UL != (VSSEL136 & BIT_MASK_31))) { + TMRA_4_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.4 compare match 3 */ + if (1UL == bCM_TMRA_4->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_4->STFLR_b.CMPF3) && (0UL != (VSSEL136 & BIT_MASK_31))) { + TMRA_4_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.4 compare match 4 */ + if (1UL == bCM_TMRA_4->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_4->STFLR_b.CMPF4) && (0UL != (VSSEL136 & BIT_MASK_31))) { + TMRA_4_Cmp4_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.137 share IRQ handler + * @param None + * @retval None + */ +void IRQ137_Handler(void) +{ + const uint32_t VSSEL137 = CM_INTC->VSSEL137; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + + /* EMB0 */ + u32Tmp1 = CM_EMB0->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB0->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_00))) { + EMB_GR0_IrqHandler(); + } + /* EMB1 */ + u32Tmp1 = CM_EMB1->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB1->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_01))) { + EMB_GR1_IrqHandler(); + } + /* EMB2 */ + u32Tmp1 = CM_EMB2->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB2->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_02))) { + EMB_GR2_IrqHandler(); + } + /* EMB3 */ + u32Tmp1 = CM_EMB3->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB3->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_03))) { + EMB_GR3_IrqHandler(); + } + /* EMB4 */ + u32Tmp1 = CM_EMB4->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB4->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_04))) { + EMB_GR4_IrqHandler(); + } + /* EMB5 */ + u32Tmp1 = CM_EMB5->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB5->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_05))) { + EMB_GR5_IrqHandler(); + } + /* EMB6 */ + u32Tmp1 = CM_EMB6->INTEN & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + u32Tmp2 = CM_EMB6->STAT & (BIT_MASK_01 | BIT_MASK_02 | BIT_MASK_03 | \ + BIT_MASK_08 | BIT_MASK_09 | BIT_MASK_10 | BIT_MASK_11); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL137 & BIT_MASK_06))) { + EMB_GR6_IrqHandler(); + } + /* USB HS EP1 out */ + + /* USB HS EP1 in */ + + /* USB HS global */ + + /* USB HS wakeup */ + + if (1UL == bCM_USART1->CR1_b.RIE) { + /* USART Ch.1 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART1->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL137 & BIT_MASK_12))) { + USART1_RxError_IrqHandler(); + } + /* USART Ch.1 Rx end */ + if ((1UL == bCM_USART1->SR_b.RXNE) && (0UL != (VSSEL137 & BIT_MASK_13))) { + USART1_RxFull_IrqHandler(); + } + } + /* USART Ch.1 Tx buffer empty */ + if (1UL == bCM_USART1->CR1_b.TXEIE) { + if ((1UL == bCM_USART1->SR_b.TXE) && (0UL != (VSSEL137 & BIT_MASK_14))) { + USART1_TxEmpty_IrqHandler(); + } + } + /* USART Ch.1 Tx end */ + if (1UL == bCM_USART1->CR1_b.TCIE) { + if ((1UL == bCM_USART1->SR_b.TC) && (0UL != (VSSEL137 & BIT_MASK_15))) { + USART1_TxComplete_IrqHandler(); + } + } + /* USART Ch.1 Tx timeout */ + if (1UL == bCM_USART1->CR1_b.RTOIE) { + if ((1UL == bCM_USART1->SR_b.RTOF) && (0UL != (VSSEL137 & BIT_MASK_16))) { + USART1_RxTO_IrqHandler(); + } + } + if (1UL == bCM_USART2->CR1_b.RIE) { + /* USART Ch.2 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART2->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL137 & BIT_MASK_17))) { + USART2_RxError_IrqHandler(); + } + /* USART Ch.2 Rx end */ + if ((1UL == bCM_USART2->SR_b.RXNE) && (0UL != (VSSEL137 & BIT_MASK_18))) { + USART2_RxFull_IrqHandler(); + } + } + /* USART Ch.2 Tx buffer empty */ + if (1UL == bCM_USART2->CR1_b.TXEIE) { + if ((1UL == bCM_USART2->SR_b.TXE) && (0UL != (VSSEL137 & BIT_MASK_19))) { + USART2_TxEmpty_IrqHandler(); + } + } + /* USART Ch.2 Tx end */ + if (1UL == bCM_USART2->CR1_b.TCIE) { + if ((1UL == bCM_USART2->SR_b.TC) && (0UL != (VSSEL137 & BIT_MASK_20))) { + USART2_TxComplete_IrqHandler(); + } + } + /* USART Ch.2 Tx timeout */ + if (1UL == bCM_USART2->CR1_b.RTOIE) { + if ((1UL == bCM_USART2->SR_b.RTOF) && (0UL != (VSSEL137 & BIT_MASK_21))) { + USART2_RxTO_IrqHandler(); + } + } + /* SPI Ch.1 Rx end */ + if (1UL == bCM_SPI1->CR1_b.RXIE) { + if ((1UL == bCM_SPI1->SR_b.RDFF) && (0UL != (VSSEL137 & BIT_MASK_22))) { + SPI1_RxFull_IrqHandler(); + } + } + /* SPI Ch.1 Tx buffer empty */ + if (1UL == bCM_SPI1->CR1_b.TXIE) { + if ((1UL == bCM_SPI1->SR_b.TDEF) && (0UL != (VSSEL137 & BIT_MASK_23))) { + SPI1_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.1 Bus idle */ + if (1UL == bCM_SPI1->CR1_b.IDIE) { + if ((0UL == bCM_SPI1->SR_b.IDLNF) && (0UL != (VSSEL137 & BIT_MASK_24))) { + SPI1_Idle_IrqHandler(); + } + } + /* SPI Ch.1 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI1->CR1_b.EIE) { + u32Tmp1 = CM_SPI1->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL137 & BIT_MASK_25))) { + SPI1_Error_IrqHandler(); + } + } + /* SPI Ch.2 Rx end */ + if (1UL == bCM_SPI2->CR1_b.RXIE) { + if ((1UL == bCM_SPI2->SR_b.RDFF) && (0UL != (VSSEL137 & BIT_MASK_27))) { + SPI2_RxFull_IrqHandler(); + } + } + /* SPI Ch.2 Tx buffer empty */ + if (1UL == bCM_SPI2->CR1_b.TXIE) { + if ((1UL == bCM_SPI2->SR_b.TDEF) && (0UL != (VSSEL137 & BIT_MASK_28))) { + SPI2_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.2 Bus idle */ + if (1UL == bCM_SPI2->CR1_b.IDIE) { + if ((0UL == bCM_SPI2->SR_b.IDLNF) && (0UL != (VSSEL137 & BIT_MASK_29))) { + SPI2_Idle_IrqHandler(); + } + } + /* SPI Ch.2 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI2->CR1_b.EIE) { + u32Tmp1 = CM_SPI2->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL137 & BIT_MASK_30))) { + SPI2_Error_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.138 share IRQ handler + * @param None + * @retval None + */ +void IRQ138_Handler(void) +{ + const uint32_t VSSEL138 = CM_INTC->VSSEL138; + uint32_t u32Tmp1; + uint8_t RTIF; + uint8_t RTIE; + uint8_t ERRINT; + uint8_t TTCFG; + + /* TimerA Ch.5 overflow */ + if (1UL == bCM_TMRA_5->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_5->BCSTR_b.OVFF) && (0UL != (VSSEL138 & BIT_MASK_00))) { + TMRA_5_Ovf_IrqHandler(); + } + } + /* TimerA Ch.5 underflow */ + if (1UL == bCM_TMRA_5->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_5->BCSTR_b.UDFF) && (0UL != (VSSEL138 & BIT_MASK_01))) { + TMRA_5_Udf_IrqHandler(); + } + } + /* TimerA Ch.5 compare match 1 */ + if (1UL == bCM_TMRA_5->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_5->STFLR_b.CMPF1) && (0UL != (VSSEL138 & BIT_MASK_02))) { + TMRA_5_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.5 compare match 2 */ + if (1UL == bCM_TMRA_5->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_5->STFLR_b.CMPF2) && (0UL != (VSSEL138 & BIT_MASK_02))) { + TMRA_5_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.5 compare match 3 */ + if (1UL == bCM_TMRA_5->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_5->STFLR_b.CMPF3) && (0UL != (VSSEL138 & BIT_MASK_02))) { + TMRA_5_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.5 compare match 4 */ + if (1UL == bCM_TMRA_5->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_5->STFLR_b.CMPF4) && (0UL != (VSSEL138 & BIT_MASK_02))) { + TMRA_5_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.6 overflow */ + if (1UL == bCM_TMRA_6->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_6->BCSTR_b.OVFF) && (0UL != (VSSEL138 & BIT_MASK_03))) { + TMRA_6_Ovf_IrqHandler(); + } + } + /* TimerA Ch.6 underflow */ + if (1UL == bCM_TMRA_6->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_6->BCSTR_b.UDFF) && (0UL != (VSSEL138 & BIT_MASK_04))) { + TMRA_6_Udf_IrqHandler(); + } + } + /* TimerA Ch.6 compare match 1 */ + if (1UL == bCM_TMRA_6->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_6->STFLR_b.CMPF1) && (0UL != (VSSEL138 & BIT_MASK_05))) { + TMRA_6_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.6 compare match 2 */ + if (1UL == bCM_TMRA_6->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_6->STFLR_b.CMPF2) && (0UL != (VSSEL138 & BIT_MASK_05))) { + TMRA_6_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.6 compare match 3 */ + if (1UL == bCM_TMRA_6->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_6->STFLR_b.CMPF3) && (0UL != (VSSEL138 & BIT_MASK_05))) { + TMRA_6_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.6 compare match 4 */ + if (1UL == bCM_TMRA_6->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_6->STFLR_b.CMPF4) && (0UL != (VSSEL138 & BIT_MASK_05))) { + TMRA_6_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.7 overflow */ + if (1UL == bCM_TMRA_7->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_7->BCSTR_b.OVFF) && (0UL != (VSSEL138 & BIT_MASK_06))) { + TMRA_7_Ovf_IrqHandler(); + } + } + /* TimerA Ch.7 underflow */ + if (1UL == bCM_TMRA_7->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_7->BCSTR_b.UDFF) && (0UL != (VSSEL138 & BIT_MASK_07))) { + TMRA_7_Udf_IrqHandler(); + } + } + /* TimerA Ch.7 compare match 1 */ + if (1UL == bCM_TMRA_7->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_7->STFLR_b.CMPF1) && (0UL != (VSSEL138 & BIT_MASK_08))) { + TMRA_7_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.7 compare match 2 */ + if (1UL == bCM_TMRA_7->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_7->STFLR_b.CMPF2) && (0UL != (VSSEL138 & BIT_MASK_08))) { + TMRA_7_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.7 compare match 3 */ + if (1UL == bCM_TMRA_7->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_7->STFLR_b.CMPF3) && (0UL != (VSSEL138 & BIT_MASK_08))) { + TMRA_7_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.7 compare match 4 */ + if (1UL == bCM_TMRA_7->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_7->STFLR_b.CMPF4) && (0UL != (VSSEL138 & BIT_MASK_08))) { + TMRA_7_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.8 overflow */ + if (1UL == bCM_TMRA_8->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_8->BCSTR_b.OVFF) && (0UL != (VSSEL138 & BIT_MASK_09))) { + TMRA_8_Ovf_IrqHandler(); + } + } + /* TimerA Ch.8 underflow */ + if (1UL == bCM_TMRA_8->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_8->BCSTR_b.UDFF) && (0UL != (VSSEL138 & BIT_MASK_10))) { + TMRA_8_Udf_IrqHandler(); + } + } + /* TimerA Ch.8 compare match 1 */ + if (1UL == bCM_TMRA_8->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_8->STFLR_b.CMPF1) && (0UL != (VSSEL138 & BIT_MASK_11))) { + TMRA_8_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.8 compare match 2 */ + if (1UL == bCM_TMRA_8->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_8->STFLR_b.CMPF2) && (0UL != (VSSEL138 & BIT_MASK_11))) { + TMRA_8_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.8 compare match 3 */ + if (1UL == bCM_TMRA_8->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_8->STFLR_b.CMPF3) && (0UL != (VSSEL138 & BIT_MASK_11))) { + TMRA_8_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.8 compare match 4 */ + if (1UL == bCM_TMRA_8->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_8->STFLR_b.CMPF4) && (0UL != (VSSEL138 & BIT_MASK_11))) { + TMRA_8_Cmp4_IrqHandler(); + } + } + if (1UL == bCM_USART3->CR1_b.RIE) { + /* USART Ch.3 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART3->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL138 & BIT_MASK_12))) { + USART3_RxError_IrqHandler(); + } + /* USART Ch.3 Rx end */ + if ((1UL == bCM_USART3->SR_b.RXNE) && (0UL != (VSSEL138 & BIT_MASK_13))) { + USART3_RxFull_IrqHandler(); + } + } + /* USART Ch.3 Tx buffer empty */ + if (1UL == bCM_USART3->CR1_b.TXEIE) { + if ((1UL == bCM_USART3->SR_b.TXE) && (0UL != (VSSEL138 & BIT_MASK_14))) { + USART3_TxEmpty_IrqHandler(); + } + } + /* USART Ch.3 Tx end */ + if (1UL == bCM_USART3->CR1_b.TCIE) { + if ((1UL == bCM_USART3->SR_b.TC) && (0UL != (VSSEL138 & BIT_MASK_15))) { + USART3_TxComplete_IrqHandler(); + } + } + if (1UL == bCM_USART4->CR1_b.RIE) { + /* USART Ch.4 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART4->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL138 & BIT_MASK_16))) { + USART4_RxError_IrqHandler(); + } + /* USART Ch.4 Rx end */ + if ((1UL == bCM_USART4->SR_b.RXNE) && (0UL != (VSSEL138 & BIT_MASK_17))) { + USART4_RxFull_IrqHandler(); + } + } + /* USART Ch.4 Tx buffer empty */ + if (1UL == bCM_USART4->CR1_b.TXEIE) { + if ((1UL == bCM_USART4->SR_b.TXE) && (0UL != (VSSEL138 & BIT_MASK_18))) { + USART4_TxEmpty_IrqHandler(); + } + } + /* USART Ch.4 Tx end */ + if (1UL == bCM_USART4->CR1_b.TCIE) { + if ((1UL == bCM_USART4->SR_b.TC) && (0UL != (VSSEL138 & BIT_MASK_19))) { + USART4_TxComplete_IrqHandler(); + } + } + /* CAN Ch.1 */ + if (0UL != (VSSEL138 & BIT_MASK_20)) { + RTIF = CM_CAN1->RTIF; + RTIE = CM_CAN1->RTIE; + ERRINT = CM_CAN1->ERRINT; + TTCFG = CM_CAN1->TTCFG; + if ((0U != (TTCFG & CAN_TTCFG_TEIF)) || \ + (0U != (RTIF & CAN_RTIF_AIF)) || \ + (0U != (RTIF & RTIE & 0xFEU)) || \ + ((0U != (ERRINT & CAN_ERRINT_BEIE)) && \ + (0U != (ERRINT & CAN_ERRINT_BEIF))) || \ + ((0U != (ERRINT & CAN_ERRINT_ALIE)) && \ + (0U != (ERRINT & CAN_ERRINT_ALIF))) || \ + ((0U != (ERRINT & CAN_ERRINT_EPIE)) && \ + (0U != (ERRINT & CAN_ERRINT_EPIF))) || \ + ((0U != (TTCFG & CAN_TTCFG_TTIE)) && \ + (0U != (TTCFG & CAN_TTCFG_TTIF))) || \ + ((0U != (TTCFG & CAN_TTCFG_WTIE)) && \ + (0U != (TTCFG & CAN_TTCFG_WTIF)))) { + CAN1_IrqHandler(); + } + } + /* CAN Ch.2 */ + if (0UL != (VSSEL138 & BIT_MASK_21)) { + RTIF = CM_CAN2->RTIF; + RTIE = CM_CAN2->RTIE; + ERRINT = CM_CAN2->ERRINT; + TTCFG = CM_CAN2->TTCFG; + if ((0U != (TTCFG & CAN_TTCFG_TEIF)) || \ + (0U != (RTIF & CAN_RTIF_AIF)) || \ + (0U != (RTIF & RTIE & 0xFEU)) || \ + ((0U != (ERRINT & CAN_ERRINT_BEIE)) && \ + (0U != (ERRINT & CAN_ERRINT_BEIF))) || \ + ((0U != (ERRINT & CAN_ERRINT_ALIE)) && \ + (0U != (ERRINT & CAN_ERRINT_ALIF))) || \ + ((0U != (ERRINT & CAN_ERRINT_EPIE)) && \ + (0U != (ERRINT & CAN_ERRINT_EPIF))) || \ + ((0U != (TTCFG & CAN_TTCFG_TTIE)) && \ + (0U != (TTCFG & CAN_TTCFG_TTIF))) || \ + ((0U != (TTCFG & CAN_TTCFG_WTIE)) && \ + (0U != (TTCFG & CAN_TTCFG_WTIF)))) { + CAN2_IrqHandler(); + } + } + /* SPI Ch.3 Rx end */ + if (1UL == bCM_SPI3->CR1_b.RXIE) { + if ((1UL == bCM_SPI3->SR_b.RDFF) && (0UL != (VSSEL138 & BIT_MASK_22))) { + SPI3_RxFull_IrqHandler(); + } + } + /* SPI Ch.3 Tx buffer empty */ + if (1UL == bCM_SPI3->CR1_b.TXIE) { + if ((1UL == bCM_SPI3->SR_b.TDEF) && (0UL != (VSSEL138 & BIT_MASK_23))) { + SPI3_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.3 Bus idle */ + if (1UL == bCM_SPI3->CR1_b.IDIE) { + if ((0UL == bCM_SPI3->SR_b.IDLNF) && (0UL != (VSSEL138 & BIT_MASK_24))) { + SPI3_Idle_IrqHandler(); + } + } + /* SPI Ch.3 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI3->CR1_b.EIE) { + u32Tmp1 = CM_SPI3->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL138 & BIT_MASK_25))) { + SPI3_Error_IrqHandler(); + } + } + /* SPI Ch.4 Rx end */ + if (1UL == bCM_SPI4->CR1_b.RXIE) { + if ((1UL == bCM_SPI4->SR_b.RDFF) && (0UL != (VSSEL138 & BIT_MASK_27))) { + SPI4_RxFull_IrqHandler(); + } + } + /* SPI Ch.4 Tx buffer empty */ + if (1UL == bCM_SPI4->CR1_b.TXIE) { + if ((1UL == bCM_SPI4->SR_b.TDEF) && (0UL != (VSSEL138 & BIT_MASK_28))) { + SPI4_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.4 Bus idle */ + if (1UL == bCM_SPI4->CR1_b.IDIE) { + if ((0UL == bCM_SPI4->SR_b.IDLNF) && (0UL != (VSSEL138 & BIT_MASK_29))) { + SPI4_Idle_IrqHandler(); + } + } + /* SPI Ch.4 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI4->CR1_b.EIE) { + u32Tmp1 = CM_SPI4->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL138 & BIT_MASK_30))) { + SPI4_Error_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.139 share IRQ handler + * @param None + * @retval None + */ +void IRQ139_Handler(void) +{ + const uint32_t VSSEL139 = CM_INTC->VSSEL139; + uint32_t u32Tmp1; + + /* TimerA Ch.9 overflow */ + if (1UL == bCM_TMRA_9->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_9->BCSTR_b.OVFF) && (0UL != (VSSEL139 & BIT_MASK_00))) { + TMRA_9_Ovf_IrqHandler(); + } + } + /* TimerA Ch.9 underflow */ + if (1UL == bCM_TMRA_9->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_9->BCSTR_b.UDFF) && (0UL != (VSSEL139 & BIT_MASK_01))) { + TMRA_9_Udf_IrqHandler(); + } + } + /* TimerA Ch.9 compare match 1 */ + if (1UL == bCM_TMRA_9->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_9->STFLR_b.CMPF1) && (0UL != (VSSEL139 & BIT_MASK_02))) { + TMRA_9_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.9 compare match 2 */ + if (1UL == bCM_TMRA_9->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_9->STFLR_b.CMPF2) && (0UL != (VSSEL139 & BIT_MASK_02))) { + TMRA_9_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.9 compare match 3 */ + if (1UL == bCM_TMRA_9->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_9->STFLR_b.CMPF3) && (0UL != (VSSEL139 & BIT_MASK_02))) { + TMRA_9_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.9 compare match 4 */ + if (1UL == bCM_TMRA_9->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_9->STFLR_b.CMPF4) && (0UL != (VSSEL139 & BIT_MASK_02))) { + TMRA_9_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.10 overflow */ + if (1UL == bCM_TMRA_10->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_10->BCSTR_b.OVFF) && (0UL != (VSSEL139 & BIT_MASK_03))) { + TMRA_10_Ovf_IrqHandler(); + } + } + /* TimerA Ch.10 underflow */ + if (1UL == bCM_TMRA_10->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_10->BCSTR_b.UDFF) && (0UL != (VSSEL139 & BIT_MASK_04))) { + TMRA_10_Udf_IrqHandler(); + } + } + /* TimerA Ch.10 compare match 1 */ + if (1UL == bCM_TMRA_10->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_10->STFLR_b.CMPF1) && (0UL != (VSSEL139 & BIT_MASK_05))) { + TMRA_10_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.10 compare match 2 */ + if (1UL == bCM_TMRA_10->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_10->STFLR_b.CMPF2) && (0UL != (VSSEL139 & BIT_MASK_05))) { + TMRA_10_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.10 compare match 3 */ + if (1UL == bCM_TMRA_10->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_10->STFLR_b.CMPF3) && (0UL != (VSSEL139 & BIT_MASK_05))) { + TMRA_10_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.10 compare match 4 */ + if (1UL == bCM_TMRA_10->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_10->STFLR_b.CMPF4) && (0UL != (VSSEL139 & BIT_MASK_05))) { + TMRA_10_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.11 overflow */ + if (1UL == bCM_TMRA_11->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_11->BCSTR_b.OVFF) && (0UL != (VSSEL139 & BIT_MASK_06))) { + TMRA_11_Ovf_IrqHandler(); + } + } + /* TimerA Ch.11 underflow */ + if (1UL == bCM_TMRA_11->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_11->BCSTR_b.UDFF) && (0UL != (VSSEL139 & BIT_MASK_07))) { + TMRA_11_Udf_IrqHandler(); + } + } + /* TimerA Ch.11 compare match 1 */ + if (1UL == bCM_TMRA_11->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_11->STFLR_b.CMPF1) && (0UL != (VSSEL139 & BIT_MASK_08))) { + TMRA_11_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.11 compare match 2 */ + if (1UL == bCM_TMRA_11->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_11->STFLR_b.CMPF2) && (0UL != (VSSEL139 & BIT_MASK_08))) { + TMRA_11_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.11 compare match 3 */ + if (1UL == bCM_TMRA_11->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_11->STFLR_b.CMPF3) && (0UL != (VSSEL139 & BIT_MASK_08))) { + TMRA_11_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.11 compare match 4 */ + if (1UL == bCM_TMRA_11->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_11->STFLR_b.CMPF4) && (0UL != (VSSEL139 & BIT_MASK_08))) { + TMRA_11_Cmp4_IrqHandler(); + } + } + /* TimerA Ch.12 overflow */ + if (1UL == bCM_TMRA_12->BCSTR_b.ITENOVF) { + if ((1UL == bCM_TMRA_12->BCSTR_b.OVFF) && (0UL != (VSSEL139 & BIT_MASK_09))) { + TMRA_12_Ovf_IrqHandler(); + } + } + /* TimerA Ch.12 underflow */ + if (1UL == bCM_TMRA_12->BCSTR_b.ITENUDF) { + if ((1UL == bCM_TMRA_12->BCSTR_b.UDFF) && (0UL != (VSSEL139 & BIT_MASK_10))) { + TMRA_12_Udf_IrqHandler(); + } + } + /* TimerA Ch.12 compare match 1 */ + if (1UL == bCM_TMRA_12->ICONR_b.ITEN1) { + if ((1UL == bCM_TMRA_12->STFLR_b.CMPF1) && (0UL != (VSSEL139 & BIT_MASK_11))) { + TMRA_12_Cmp1_IrqHandler(); + } + } + /* TimerA Ch.12 compare match 2 */ + if (1UL == bCM_TMRA_12->ICONR_b.ITEN2) { + if ((1UL == bCM_TMRA_12->STFLR_b.CMPF2) && (0UL != (VSSEL139 & BIT_MASK_11))) { + TMRA_12_Cmp2_IrqHandler(); + } + } + /* TimerA Ch.12 compare match 3 */ + if (1UL == bCM_TMRA_12->ICONR_b.ITEN3) { + if ((1UL == bCM_TMRA_12->STFLR_b.CMPF3) && (0UL != (VSSEL139 & BIT_MASK_11))) { + TMRA_12_Cmp3_IrqHandler(); + } + } + /* TimerA Ch.12 compare match 4 */ + if (1UL == bCM_TMRA_12->ICONR_b.ITEN4) { + if ((1UL == bCM_TMRA_12->STFLR_b.CMPF4) && (0UL != (VSSEL139 & BIT_MASK_11))) { + TMRA_12_Cmp4_IrqHandler(); + } + } + /* USART Ch.5 LIN bus break */ + if (1UL == bCM_USART5->CR2_b.LBDIE) { + if ((1UL == bCM_USART5->SR_b.LBD) && (0UL != (VSSEL139 & BIT_MASK_12))) { + USART5_LinBreakField_IrqHandler(); + } + } + /* USART Ch.5 LIN bus wakeup */ + if (1UL == bCM_USART5->CR2_b.WKUPE) { + if ((1UL == bCM_USART5->SR_b.WKUP) && (0UL != (VSSEL139 & BIT_MASK_12))) { + USART5_LinWakeup_IrqHandler(); + } + } + if (1UL == bCM_USART5->CR1_b.RIE) { + /* USART Ch.5 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART5->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL139 & BIT_MASK_13))) { + USART5_RxError_IrqHandler(); + } + /* USART Ch.5 Rx end */ + if ((1UL == bCM_USART5->SR_b.RXNE) && (0UL != (VSSEL139 & BIT_MASK_14))) { + USART5_RxFull_IrqHandler(); + } + } + /* USART Ch.5 Tx buffer empty */ + if (1UL == bCM_USART5->CR1_b.TXEIE) { + if ((1UL == bCM_USART5->SR_b.TXE) && (0UL != (VSSEL139 & BIT_MASK_15))) { + USART5_TxEmpty_IrqHandler(); + } + } + /* USART Ch.5 Tx end */ + if (1UL == bCM_USART5->CR1_b.TCIE) { + if ((1UL == bCM_USART5->SR_b.TC) && (0UL != (VSSEL139 & BIT_MASK_16))) { + USART5_TxComplete_IrqHandler(); + } + } + if (1UL == bCM_USART6->CR1_b.RIE) { + /* USART Ch.6 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART6->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL139 & BIT_MASK_17))) { + USART6_RxError_IrqHandler(); + } + /* USART Ch.6 Rx end */ + if ((1UL == bCM_USART6->SR_b.RXNE) && (0UL != (VSSEL139 & BIT_MASK_18))) { + USART6_RxFull_IrqHandler(); + } + } + /* USART Ch.6 Tx buffer empty */ + if (1UL == bCM_USART6->CR1_b.TXEIE) { + if ((1UL == bCM_USART6->SR_b.TXE) && (0UL != (VSSEL139 & BIT_MASK_19))) { + USART6_TxEmpty_IrqHandler(); + } + } + /* USART Ch.6 Tx end */ + if (1UL == bCM_USART6->CR1_b.TCIE) { + if ((1UL == bCM_USART6->SR_b.TC) && (0UL != (VSSEL139 & BIT_MASK_20))) { + USART6_TxComplete_IrqHandler(); + } + } + /* USART Ch.6 Tx timeout */ + if (1UL == bCM_USART6->CR1_b.RTOIE) { + if ((1UL == bCM_USART6->SR_b.RTOF) && (0UL != (VSSEL139 & BIT_MASK_21))) { + USART6_RxTO_IrqHandler(); + } + } + /* SPI Ch.5 Rx end */ + if (1UL == bCM_SPI5->CR1_b.RXIE) { + if ((1UL == bCM_SPI5->SR_b.RDFF) && (0UL != (VSSEL139 & BIT_MASK_22))) { + SPI5_RxFull_IrqHandler(); + } + } + /* SPI Ch.5 Tx buffer empty */ + if (1UL == bCM_SPI5->CR1_b.TXIE) { + if ((1UL == bCM_SPI5->SR_b.TDEF) && (0UL != (VSSEL139 & BIT_MASK_23))) { + SPI5_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.5 Bus idle */ + if (1UL == bCM_SPI5->CR1_b.IDIE) { + if ((0UL == bCM_SPI5->SR_b.IDLNF) && (0UL != (VSSEL139 & BIT_MASK_24))) { + SPI5_Idle_IrqHandler(); + } + } + /* SPI Ch.5 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI5->CR1_b.EIE) { + u32Tmp1 = CM_SPI5->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL139 & BIT_MASK_25))) { + SPI5_Error_IrqHandler(); + } + } + /* SPI Ch.6 Rx end */ + if (1UL == bCM_SPI6->CR1_b.RXIE) { + if ((1UL == bCM_SPI6->SR_b.RDFF) && (0UL != (VSSEL139 & BIT_MASK_27))) { + SPI6_RxFull_IrqHandler(); + } + } + /* SPI Ch.6 Tx buffer empty */ + if (1UL == bCM_SPI6->CR1_b.TXIE) { + if ((1UL == bCM_SPI6->SR_b.TDEF) && (0UL != (VSSEL139 & BIT_MASK_28))) { + SPI6_TxEmpty_IrqHandler(); + } + } + /* SPI Ch.6 Bus idle */ + if (1UL == bCM_SPI6->CR1_b.IDIE) { + if ((0UL == bCM_SPI6->SR_b.IDLNF) && (0UL != (VSSEL139 & BIT_MASK_29))) { + SPI6_Idle_IrqHandler(); + } + } + /* SPI Ch.6 parity/overflow/underflow/mode error */ + if (1UL == bCM_SPI6->CR1_b.EIE) { + u32Tmp1 = CM_SPI6->SR & (SPI_SR_OVRERF | SPI_SR_MODFERF | SPI_SR_PERF | SPI_SR_UDRERF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL139 & BIT_MASK_30))) { + SPI6_Error_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.140 share IRQ handler + * @param None + * @retval None + */ +void IRQ140_Handler(void) +{ + const uint32_t VSSEL140 = CM_INTC->VSSEL140; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + uint16_t NORINTST; + uint16_t NORINTSGEN; + uint16_t ERRINTSGEN; + uint32_t MMC_REVSTSR; + uint32_t MMC_TRSSTSR; + uint32_t MMC_RITCTLR; + uint32_t MMC_TITCTLR; + uint32_t DMA_DMASTSR; + uint32_t DMA_INTENAR; + uint32_t PTP_INTE; + uint32_t PMT_INTMASK; + uint32_t PMT_INTSTSR; + uint32_t PTP_INTMASK; + uint32_t PTP_INTSTSR; + + /* I2S Ch.1 Tx */ + if (1UL == bCM_I2S1->CTRL_b.TXIE) { + if ((1UL == bCM_I2S1->SR_b.TXBA) && (0UL != (VSSEL140 & BIT_MASK_00))) { + I2S1_Tx_IrqHandler(); + } + } + /* I2S Ch.1 Rx */ + if (1UL == bCM_I2S1->CTRL_b.RXIE) { + if ((1UL == bCM_I2S1->SR_b.RXBA) && (0UL != (VSSEL140 & BIT_MASK_01))) { + I2S1_Rx_IrqHandler(); + } + } + /* I2S Ch.1 Error */ + if (1UL == bCM_I2S1->CTRL_b.EIE) { + u32Tmp1 = CM_I2S1->ER & (I2S_ER_TXERR | I2S_ER_RXERR); + if ((0UL != u32Tmp1) && (0UL != (VSSEL140 & BIT_MASK_02))) { + I2S1_Error_IrqHandler(); + } + } + /* I2S Ch.2 Tx */ + if (1UL == bCM_I2S2->CTRL_b.TXIE) { + if ((1UL == bCM_I2S2->SR_b.TXBA) && (0UL != (VSSEL140 & BIT_MASK_03))) { + I2S2_Tx_IrqHandler(); + } + } + /* I2S Ch.2 Rx */ + if (1UL == bCM_I2S2->CTRL_b.RXIE) { + if ((1UL == bCM_I2S2->SR_b.RXBA) && (0UL != (VSSEL140 & BIT_MASK_04))) { + I2S2_Rx_IrqHandler(); + } + } + /* I2S Ch.2 Error */ + if (1UL == bCM_I2S2->CTRL_b.EIE) { + u32Tmp1 = CM_I2S2->ER & (I2S_ER_TXERR | I2S_ER_RXERR); + if ((0UL != u32Tmp1) && (0UL != (VSSEL140 & BIT_MASK_05))) { + I2S2_Error_IrqHandler(); + } + } + if (1UL == bCM_USART7->CR1_b.RIE) { + /* USART Ch.7 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART7->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL140 & BIT_MASK_06))) { + USART7_RxError_IrqHandler(); + } + /* USART Ch.7 Rx end */ + if ((1UL == bCM_USART7->SR_b.RXNE) && (0UL != (VSSEL140 & BIT_MASK_07))) { + USART7_RxFull_IrqHandler(); + } + } + /* USART Ch.7 Tx buffer empty */ + if (1UL == bCM_USART7->CR1_b.TXEIE) { + if ((1UL == bCM_USART7->SR_b.TXE) && (0UL != (VSSEL140 & BIT_MASK_08))) { + USART7_TxEmpty_IrqHandler(); + } + } + /* USART Ch.7 Tx end */ + if (1UL == bCM_USART7->CR1_b.TCIE) { + if ((1UL == bCM_USART7->SR_b.TC) && (0UL != (VSSEL140 & BIT_MASK_09))) { + USART7_TxComplete_IrqHandler(); + } + } + /* USART Ch.7 Tx timeout */ + if (1UL == bCM_USART7->CR1_b.RTOIE) { + if ((1UL == bCM_USART7->SR_b.RTOF) && (0UL != (VSSEL140 & BIT_MASK_10))) { + USART7_RxTO_IrqHandler(); + } + } + if (1UL == bCM_USART8->CR1_b.RIE) { + /* USART Ch.8 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART8->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL140 & BIT_MASK_11))) { + USART8_RxError_IrqHandler(); + } + /* USART Ch.8 Rx end */ + if ((1UL == bCM_USART8->SR_b.RXNE) && (0UL != (VSSEL140 & BIT_MASK_12))) { + USART8_RxFull_IrqHandler(); + } + } + /* USART Ch.8 Tx buffer empty */ + if (1UL == bCM_USART8->CR1_b.TXEIE) { + if ((1UL == bCM_USART8->SR_b.TXE) && (0UL != (VSSEL140 & BIT_MASK_13))) { + USART8_TxEmpty_IrqHandler(); + } + } + /* USART Ch.8 Tx end */ + if (1UL == bCM_USART8->CR1_b.TCIE) { + if ((1UL == bCM_USART8->SR_b.TC) && (0UL != (VSSEL140 & BIT_MASK_14))) { + USART8_TxComplete_IrqHandler(); + } + } + /* USB FS global interrupt */ + if (1UL == bCM_USBFS->GAHBCFG_b.GINTMSK) { + u32Tmp1 = CM_USBFS->GINTMSK & 0xF77CFCFBUL; + u32Tmp2 = CM_USBFS->GINTSTS & 0xF77CFCFBUL; + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL140 & BIT_MASK_15))) { + USBFS_Global_IrqHandler(); + } + } + /* SDIO unit 1 */ + if (0UL != (VSSEL140 & BIT_MASK_20)) { + NORINTST = CM_SDIOC1->NORINTST & (SDIOC_NORINTST_CINT | SDIOC_NORINTST_CRM | SDIOC_NORINTST_CIST | \ + SDIOC_NORINTST_BRR | SDIOC_NORINTST_BWR | SDIOC_NORINTST_BGE | \ + SDIOC_NORINTST_TC | SDIOC_NORINTST_CC); + NORINTSGEN = CM_SDIOC1->NORINTSGEN & (SDIOC_NORINTSTEN_CINTEN | SDIOC_NORINTSTEN_CRMEN | \ + SDIOC_NORINTSTEN_CISTEN | SDIOC_NORINTSTEN_BRREN | \ + SDIOC_NORINTSTEN_BWREN | SDIOC_NORINTSTEN_BGEEN | \ + SDIOC_NORINTSTEN_TCEN | SDIOC_NORINTSTEN_CCEN); + ERRINTSGEN = CM_SDIOC1->ERRINTSGEN & (SDIOC_ERRINTSTEN_ACEEN | SDIOC_ERRINTSTEN_DEBEEN | \ + SDIOC_ERRINTSTEN_DCEEN | SDIOC_ERRINTSTEN_DTOEEN | \ + SDIOC_ERRINTSTEN_CIEEN | SDIOC_ERRINTSTEN_CEBEEN | \ + SDIOC_ERRINTSTEN_CCEEN | SDIOC_ERRINTSTEN_CTOEEN); + if (0U != (NORINTST & NORINTSGEN)) { + SDIOC1_Normal_IrqHandler(); + } + if ((1UL == bCM_SDIOC1->NORINTST_b.EI) && (0U != ERRINTSGEN)) { + SDIOC1_Error_IrqHandler(); + } + } + /* SDIO unit 2 */ + if (0UL != (VSSEL140 & BIT_MASK_23)) { + NORINTST = CM_SDIOC2->NORINTST & (SDIOC_NORINTST_CINT | SDIOC_NORINTST_CRM | SDIOC_NORINTST_CIST | \ + SDIOC_NORINTST_BRR | SDIOC_NORINTST_BWR | SDIOC_NORINTST_BGE | \ + SDIOC_NORINTST_TC | SDIOC_NORINTST_CC); + NORINTSGEN = CM_SDIOC2->NORINTSGEN & (SDIOC_NORINTSTEN_CINTEN | SDIOC_NORINTSTEN_CRMEN | \ + SDIOC_NORINTSTEN_CISTEN | SDIOC_NORINTSTEN_BRREN | \ + SDIOC_NORINTSTEN_BWREN | SDIOC_NORINTSTEN_BGEEN | \ + SDIOC_NORINTSTEN_TCEN | SDIOC_NORINTSTEN_CCEN); + ERRINTSGEN = CM_SDIOC2->ERRINTSGEN & (SDIOC_ERRINTSTEN_ACEEN | SDIOC_ERRINTSTEN_DEBEEN | \ + SDIOC_ERRINTSTEN_DCEEN | SDIOC_ERRINTSTEN_DTOEEN | \ + SDIOC_ERRINTSTEN_CIEEN | SDIOC_ERRINTSTEN_CEBEEN | \ + SDIOC_ERRINTSTEN_CCEEN | SDIOC_ERRINTSTEN_CTOEEN); + if (0U != (NORINTST & NORINTSGEN)) { + SDIOC2_Normal_IrqHandler(); + } + if ((1UL == bCM_SDIOC2->NORINTST_b.EI) && (0U != ERRINTSGEN)) { + SDIOC2_Error_IrqHandler(); + } + } + /* Ethernat global */ + MMC_REVSTSR = CM_ETH->MMC_REVSTSR & (ETH_MMC_REVSTSR_RXOEIS | ETH_MMC_REVSTSR_RXLEIS | \ + ETH_MMC_REVSTSR_RXUGIS | ETH_MMC_REVSTSR_RXREIS | \ + ETH_MMC_REVSTSR_RXAEIS | ETH_MMC_REVSTSR_RXCEIS | \ + ETH_MMC_REVSTSR_RXMGIS | ETH_MMC_REVSTSR_RXBGIS); + MMC_TRSSTSR = CM_ETH->MMC_TRSSTSR & (ETH_MMC_TRSSTSR_TXEDEIS | ETH_MMC_TRSSTSR_TXUGIS | \ + ETH_MMC_TRSSTSR_TXCAEIS | ETH_MMC_TRSSTSR_TXECEIS | \ + ETH_MMC_TRSSTSR_TXLCEIS | ETH_MMC_TRSSTSR_TXDEEIS | \ + ETH_MMC_TRSSTSR_TXMGIS | ETH_MMC_TRSSTSR_TXBGIS); + MMC_RITCTLR = CM_ETH->MMC_RITCTLR & (ETH_MMC_RITCTLR_RXBGIM | ETH_MMC_RITCTLR_RXMGIM | \ + ETH_MMC_RITCTLR_RXCEIM | ETH_MMC_RITCTLR_RXAEIM | \ + ETH_MMC_RITCTLR_RXREIM | ETH_MMC_RITCTLR_RXUGIM | \ + ETH_MMC_RITCTLR_RXLEIM | ETH_MMC_RITCTLR_RXOEIM); + MMC_TITCTLR = CM_ETH->MMC_TITCTLR & (ETH_MMC_TITCTLR_TXBGIM | ETH_MMC_TITCTLR_TXMGIM | \ + ETH_MMC_TITCTLR_TXDEEIM | ETH_MMC_TITCTLR_TXLCEIM | \ + ETH_MMC_TITCTLR_TXECEIM | ETH_MMC_TITCTLR_TXCAEIM | \ + ETH_MMC_TITCTLR_TXUGIM | ETH_MMC_TITCTLR_TXEDEIM); + PMT_INTMASK = bCM_ETH->MAC_INTMSKR_b.PMTIM; + PMT_INTSTSR = bCM_ETH->MAC_INTSTSR_b.PMTIS; + PTP_INTMASK = bCM_ETH->MAC_INTMSKR_b.TSPIM; + PTP_INTSTSR = bCM_ETH->MAC_INTSTSR_b.TSPIS; + PTP_INTE = bCM_ETH->PTP_TSPCTLR_b.TSPINT; + + DMA_DMASTSR = CM_ETH->DMA_DMASTSR & (ETH_DMA_DMASTSR_AIS | ETH_DMA_DMASTSR_NIS); + DMA_INTENAR = CM_ETH->DMA_INTENAR & (ETH_DMA_INTENAR_AIE | ETH_DMA_INTENAR_NIE); + if (0UL != (VSSEL140 & BIT_MASK_28)) { + if ((0UL != (MMC_REVSTSR & (~MMC_RITCTLR))) || \ + (0UL != (MMC_TRSSTSR & (~MMC_TITCTLR))) || \ + (0UL != (PMT_INTSTSR & (~PMT_INTMASK))) || \ + (0UL != (PTP_INTSTSR & (~PTP_INTMASK) & PTP_INTE)) || \ + (0UL != (DMA_DMASTSR & DMA_INTENAR))) { + ETH_Global_IrqHandler(); + } + } + + /* Ethernat wakeup */ + if (0UL == bCM_ETH->MAC_INTMSKR_b.PMTIM) { + if ((1UL == bCM_ETH->MAC_INTSTSR_b.PMTIS) && (0UL != (VSSEL140 & BIT_MASK_29))) { + ETH_Wakeup_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.141 share IRQ handler + * @param None + * @retval None + */ +void IRQ141_Handler(void) +{ + const uint32_t VSSEL141 = CM_INTC->VSSEL141; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + + /* I2S Ch.3 Tx */ + if (1UL == bCM_I2S3->CTRL_b.TXIE) { + if ((1UL == bCM_I2S3->SR_b.TXBA) && (0UL != (VSSEL141 & BIT_MASK_00))) { + I2S3_Tx_IrqHandler(); + } + } + /* I2S Ch.3 Rx */ + if (1UL == bCM_I2S3->CTRL_b.RXIE) { + if ((1UL == bCM_I2S3->SR_b.RXBA) && (0UL != (VSSEL141 & BIT_MASK_01))) { + I2S3_Rx_IrqHandler(); + } + } + /* I2S Ch.3 Error */ + if (1UL == bCM_I2S3->CTRL_b.EIE) { + u32Tmp1 = CM_I2S3->ER & (I2S_ER_TXERR | I2S_ER_RXERR); + if ((0UL != u32Tmp1) && (0UL != (VSSEL141 & BIT_MASK_02))) { + I2S3_Error_IrqHandler(); + } + } + /* I2S Ch.4 Tx */ + if (1UL == bCM_I2S4->CTRL_b.TXIE) { + if ((1UL == bCM_I2S4->SR_b.TXBA) && (0UL != (VSSEL141 & BIT_MASK_03))) { + I2S4_Tx_IrqHandler(); + } + } + /* I2S Ch.4 Rx */ + if (1UL == bCM_I2S4->CTRL_b.RXIE) { + if ((1UL == bCM_I2S4->SR_b.RXBA) && (0UL != (VSSEL141 & BIT_MASK_04))) { + I2S4_Rx_IrqHandler(); + } + } + /* I2S Ch.4 Error */ + if (1UL == bCM_I2S4->CTRL_b.EIE) { + u32Tmp1 = CM_I2S4->ER & (I2S_ER_TXERR | I2S_ER_RXERR); + if ((0UL != u32Tmp1) && (0UL != (VSSEL141 & BIT_MASK_05))) { + I2S4_Error_IrqHandler(); + } + } + if (1UL == bCM_USART9->CR1_b.RIE) { + /* USART Ch.9 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART9->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL141 & BIT_MASK_06))) { + USART9_RxError_IrqHandler(); + } + /* USART Ch.9 Rx end */ + if ((1UL == bCM_USART9->SR_b.RXNE) && (0UL != (VSSEL141 & BIT_MASK_07))) { + USART9_RxFull_IrqHandler(); + } + } + /* USART Ch.9 Tx buffer empty */ + if (1UL == bCM_USART9->CR1_b.TXEIE) { + if ((1UL == bCM_USART9->SR_b.TXE) && (0UL != (VSSEL141 & BIT_MASK_08))) { + USART9_TxEmpty_IrqHandler(); + } + } + /* USART Ch.9 Tx end */ + if (1UL == bCM_USART9->CR1_b.TCIE) { + if ((1UL == bCM_USART9->SR_b.TC) && (0UL != (VSSEL141 & BIT_MASK_09))) { + USART9_TxComplete_IrqHandler(); + } + } + /* USART Ch.10 LIN bus break */ + if (1UL == bCM_USART10->CR2_b.LBDIE) { + if ((1UL == bCM_USART10->SR_b.LBD) && (0UL != (VSSEL141 & BIT_MASK_10))) { + USART10_LinBreakField_IrqHandler(); + } + } + /* USART Ch.10 LIN bus wakeup */ + if (1UL == bCM_USART10->CR2_b.WKUPE) { + if ((1UL == bCM_USART10->SR_b.WKUP) && (0UL != (VSSEL141 & BIT_MASK_10))) { + USART10_LinWakeup_IrqHandler(); + } + } + if (1UL == bCM_USART10->CR1_b.RIE) { + /* USART Ch.10 Rx ORE/FE/PE error */ + u32Tmp1 = CM_USART10->SR & (USART_SR_PE | USART_SR_FE | USART_SR_ORE); + if ((0UL != u32Tmp1) && (0UL != (VSSEL141 & BIT_MASK_11))) { + USART10_RxError_IrqHandler(); + } + /* USART Ch.10 Rx end */ + if ((1UL == bCM_USART10->SR_b.RXNE) && (0UL != (VSSEL141 & BIT_MASK_12))) { + USART10_RxFull_IrqHandler(); + } + } + /* USART Ch.10 Tx buffer empty */ + if (1UL == bCM_USART10->CR1_b.TXEIE) { + if ((1UL == bCM_USART10->SR_b.TXE) && (0UL != (VSSEL141 & BIT_MASK_13))) { + USART10_TxEmpty_IrqHandler(); + } + } + /* USART Ch.10 Tx end */ + if (1UL == bCM_USART10->CR1_b.TCIE) { + if ((1UL == bCM_USART10->SR_b.TC) && (0UL != (VSSEL141 & BIT_MASK_14))) { + USART10_TxComplete_IrqHandler(); + } + } + /* I2C Ch.1 Rx end */ + if (1UL == bCM_I2C1->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C1->SR_b.RFULLF) && (0UL != (VSSEL141 & BIT_MASK_16))) { + I2C1_RxFull_IrqHandler(); + } + } + /* I2C Ch.1 Tx buffer empty */ + if (1UL == bCM_I2C1->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C1->SR_b.TEMPTYF) && (0UL != (VSSEL141 & BIT_MASK_17))) { + I2C1_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.1 Tx end */ + if (1UL == bCM_I2C1->CR2_b.TENDIE) { + if ((1UL == bCM_I2C1->SR_b.TENDF) && (0UL != (VSSEL141 & BIT_MASK_18))) { + I2C1_TxComplete_IrqHandler(); + } + } + /* I2C Ch.1 Error */ + u32Tmp1 = CM_I2C1->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C1->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL141 & BIT_MASK_19))) { + I2C1_Error_IrqHandler(); + } + /* I2C Ch.2 Rx end */ + if (1UL == bCM_I2C2->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C2->SR_b.RFULLF) && (0UL != (VSSEL141 & BIT_MASK_20))) { + I2C2_RxFull_IrqHandler(); + } + } + /* I2C Ch.2 Tx buffer empty */ + if (1UL == bCM_I2C2->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C2->SR_b.TEMPTYF) && (0UL != (VSSEL141 & BIT_MASK_21))) { + I2C2_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.2 Tx end */ + if (1UL == bCM_I2C2->CR2_b.TENDIE) { + if ((1UL == bCM_I2C2->SR_b.TENDF) && (0UL != (VSSEL141 & BIT_MASK_22))) { + I2C2_TxComplete_IrqHandler(); + } + } + /* I2C Ch.2 Error */ + u32Tmp1 = CM_I2C2->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C2->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL141 & BIT_MASK_23))) { + I2C2_Error_IrqHandler(); + } + /* I2C Ch.3 Rx end */ + if (1UL == bCM_I2C3->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C3->SR_b.RFULLF) && (0UL != (VSSEL141 & BIT_MASK_24))) { + I2C3_RxFull_IrqHandler(); + } + } + /* I2C Ch.3 Tx buffer empty */ + if (1UL == bCM_I2C3->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C3->SR_b.TEMPTYF) && (0UL != (VSSEL141 & BIT_MASK_25))) { + I2C3_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.3 Tx end */ + if (1UL == bCM_I2C3->CR2_b.TENDIE) { + if ((1UL == bCM_I2C3->SR_b.TENDF) && (0UL != (VSSEL141 & BIT_MASK_26))) { + I2C3_TxComplete_IrqHandler(); + } + } + /* I2C Ch.3 Error */ + u32Tmp1 = CM_I2C3->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C3->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL141 & BIT_MASK_27))) { + I2C3_Error_IrqHandler(); + } +} + +/** + * @brief Interrupt No.142 share IRQ handler + * @param None + * @retval None + */ +void IRQ142_Handler(void) +{ + const uint32_t VSSEL142 = CM_INTC->VSSEL142; + uint32_t u32Tmp1; + uint32_t u32Tmp2; + + /* I2C Ch.4 Rx end */ + if (1UL == bCM_I2C4->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C4->SR_b.RFULLF) && (0UL != (VSSEL142 & BIT_MASK_00))) { + I2C4_RxFull_IrqHandler(); + } + } + /* I2C Ch.4 Tx buffer empty */ + if (1UL == bCM_I2C4->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C4->SR_b.TEMPTYF) && (0UL != (VSSEL142 & BIT_MASK_01))) { + I2C4_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.4 Tx end */ + if (1UL == bCM_I2C4->CR2_b.TENDIE) { + if ((1UL == bCM_I2C4->SR_b.TENDF) && (0UL != (VSSEL142 & BIT_MASK_02))) { + I2C4_TxComplete_IrqHandler(); + } + } + /* I2C Ch.4 Error */ + u32Tmp1 = CM_I2C4->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C4->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL142 & BIT_MASK_03))) { + I2C4_Error_IrqHandler(); + } + /* I2C Ch.5 Rx end */ + if (1UL == bCM_I2C5->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C5->SR_b.RFULLF) && (0UL != (VSSEL142 & BIT_MASK_04))) { + I2C5_RxFull_IrqHandler(); + } + } + /* I2C Ch.5 Tx buffer empty */ + if (1UL == bCM_I2C5->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C5->SR_b.TEMPTYF) && (0UL != (VSSEL142 & BIT_MASK_05))) { + I2C5_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.5 Tx end */ + if (1UL == bCM_I2C5->CR2_b.TENDIE) { + if ((1UL == bCM_I2C5->SR_b.TENDF) && (0UL != (VSSEL142 & BIT_MASK_06))) { + I2C5_TxComplete_IrqHandler(); + } + } + /* I2C Ch.5 Error */ + u32Tmp1 = CM_I2C5->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C5->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL142 & BIT_MASK_07))) { + I2C5_Error_IrqHandler(); + } + /* I2C Ch.6 Rx end */ + if (1UL == bCM_I2C6->CR2_b.RFULLIE) { + if ((1UL == bCM_I2C6->SR_b.RFULLF) && (0UL != (VSSEL142 & BIT_MASK_08))) { + I2C6_RxFull_IrqHandler(); + } + } + /* I2C Ch.6 Tx buffer empty */ + if (1UL == bCM_I2C6->CR2_b.TEMPTYIE) { + if ((1UL == bCM_I2C6->SR_b.TEMPTYF) && (0UL != (VSSEL142 & BIT_MASK_09))) { + I2C6_TxEmpty_IrqHandler(); + } + } + /* I2C Ch.6 Tx end */ + if (1UL == bCM_I2C6->CR2_b.TENDIE) { + if ((1UL == bCM_I2C6->SR_b.TENDF) && (0UL != (VSSEL142 & BIT_MASK_10))) { + I2C6_TxComplete_IrqHandler(); + } + } + /* I2C Ch.6 Error */ + u32Tmp1 = CM_I2C6->CR2 & (I2C_CR2_SMBALRTIE | I2C_CR2_SMBHOSTIE | I2C_CR2_SMBDEFAULTIE | \ + I2C_CR2_GENCALLIE | I2C_CR2_TMOUTIE | I2C_CR2_NACKIE | \ + I2C_CR2_ARLOIE | I2C_CR2_STOPIE | I2C_CR2_SLADDR1IE | \ + I2C_CR2_SLADDR0IE | I2C_CR2_STARTIE); + u32Tmp2 = CM_I2C6->SR & (I2C_SR_SMBALRTF | I2C_SR_SMBHOSTF | I2C_SR_SMBDEFAULTF | \ + I2C_SR_GENCALLF | I2C_SR_TMOUTF | I2C_SR_NACKF | \ + I2C_SR_ARLOF | I2C_SR_STOPF | I2C_SR_SLADDR1F | \ + I2C_SR_SLADDR0F | I2C_SR_STARTF); + if ((0UL != (u32Tmp1 & u32Tmp2)) && (0UL != (VSSEL142 & BIT_MASK_11))) { + I2C6_Error_IrqHandler(); + } + /* LVD Ch.1 */ + if (1UL == bCM_PWC->PVDCR1_b.PVD1IRE) { + if ((1UL == bCM_PWC->PVDDSR_b.PVD1DETFLG) && (0UL != (VSSEL142 & BIT_MASK_13))) { + PWC_LVD1_IrqHandler(); + } + } + /* LVD Ch.2 */ + if (1UL == bCM_PWC->PVDCR1_b.PVD2IRE) { + if ((1UL == bCM_PWC->PVDDSR_b.PVD2DETFLG) && (0UL != (VSSEL142 & BIT_MASK_14))) { + PWC_LVD2_IrqHandler(); + } + } + /* FCM error */ + if (1UL == bCM_FCM->RIER_b.ERRIE) { + if ((1UL == bCM_FCM->SR_b.ERRF) && (0UL != (VSSEL142 & BIT_MASK_16))) { + FCM_Error_IrqHandler(); + } + } + /* FCM end */ + if (1UL == bCM_FCM->RIER_b.MENDIE) { + if ((1UL == bCM_FCM->SR_b.MENDF) && (0UL != (VSSEL142 & BIT_MASK_17))) { + FCM_End_IrqHandler(); + } + } + /* FCM overflow */ + if (1UL == bCM_FCM->RIER_b.OVFIE) { + if ((1UL == bCM_FCM->SR_b.OVF) && (0UL != (VSSEL142 & BIT_MASK_18))) { + FCM_Ovf_IrqHandler(); + } + } + /* WDT underflow or refresh error */ + u32Tmp1 = CM_WDT->SR & (WDT_SR_UDF | WDT_SR_REF); + if ((0UL != u32Tmp1) && (0UL != (VSSEL142 & BIT_MASK_19))) { + WDT_IrqHandler(); + } + /* CTC overflow or underflow error */ + if (1UL == bCM_CTC->CR1_b.ERRIE) { + /* underflow */ + if ((1UL == bCM_CTC->STR_b.TRMUDF) && (0UL != (VSSEL142 & BIT_MASK_20))) { + CTC_Udf_IrqHandler(); + } + /* overflow */ + if ((1UL == bCM_CTC->STR_b.TRMOVF) && (0UL != (VSSEL142 & BIT_MASK_20))) { + CTC_Ovf_IrqHandler(); + } + } +} + +/** + * @brief Interrupt No.143 share IRQ handler + * @param None + * @retval None + */ +void IRQ143_Handler(void) +{ + const uint32_t VSSEL143 = CM_INTC->VSSEL143; + uint32_t u32Tmp1; + + /* ADC unit1 sequence A */ + if (1UL == bCM_ADC1->ICR_b.EOCAIEN) { + if ((1UL == bCM_ADC1->ISR_b.EOCAF) && (0UL != (VSSEL143 & BIT_MASK_00))) { + ADC1_SeqA_IrqHandler(); + } + } + /* ADC unit1 sequence B */ + if (1UL == bCM_ADC1->ICR_b.EOCBIEN) { + if ((1UL == bCM_ADC1->ISR_b.EOCBF) && (0UL != (VSSEL143 & BIT_MASK_01))) { + ADC1_SeqB_IrqHandler(); + } + } + /* ADC unit1 window 0 compare */ + if (1UL == bCM_ADC1->AWDCR_b.AWD0IEN) { + if ((1UL == bCM_ADC1->AWDSR_b.AWD0F) && (0UL != (VSSEL143 & BIT_MASK_02))) { + ADC1_Cmp0_IrqHandler(); + } + } + /* ADC unit1 window 1 compare */ + if (1UL == bCM_ADC1->AWDCR_b.AWD1IEN) { + /* independence use */ + u32Tmp1 = (uint16_t)(CM_ADC1->AWDCR & ADC_AWDCR_AWDCM); + if ((1UL == bCM_ADC1->AWDSR_b.AWD1F) && (0UL == u32Tmp1) && (0UL != (VSSEL143 & BIT_MASK_03))) { + ADC1_Cmp1_IrqHandler(); + } + /* combination use */ + if ((1UL == bCM_ADC1->AWDSR_b.AWDCMF) && (0UL != u32Tmp1) && (0UL != (VSSEL143 & BIT_MASK_03))) { + ADC1_CmpComb_IrqHandler(); + } + } + /* ADC unit2 sequence A */ + if (1UL == bCM_ADC2->ICR_b.EOCAIEN) { + if ((1UL == bCM_ADC2->ISR_b.EOCAF) && (0UL != (VSSEL143 & BIT_MASK_04))) { + ADC2_SeqA_IrqHandler(); + } + } + /* ADC unit2 sequence B */ + if (1UL == bCM_ADC2->ICR_b.EOCBIEN) { + if ((1UL == bCM_ADC2->ISR_b.EOCBF) && (0UL != (VSSEL143 & BIT_MASK_05))) { + ADC2_SeqB_IrqHandler(); + } + } + /* ADC unit2 window 0 compare */ + if (1UL == bCM_ADC2->AWDCR_b.AWD0IEN) { + if ((1UL == bCM_ADC2->AWDSR_b.AWD0F) && (0UL != (VSSEL143 & BIT_MASK_06))) { + ADC2_Cmp0_IrqHandler(); + } + } + /* ADC unit2 window 1 compare */ + if (1UL == bCM_ADC2->AWDCR_b.AWD1IEN) { + /* independence use */ + u32Tmp1 = ((uint16_t)(CM_ADC2->AWDCR & ADC_AWDCR_AWDCM)); + if ((1UL == bCM_ADC2->AWDSR_b.AWD1F) && (0UL == u32Tmp1) && (0UL != (0UL != (VSSEL143 & BIT_MASK_07)))) { + ADC2_Cmp1_IrqHandler(); + } + /* combination use */ + if ((1UL == bCM_ADC2->AWDSR_b.AWDCMF) && (0UL != u32Tmp1) && (0UL != (0UL != (VSSEL143 & BIT_MASK_07)))) { + ADC2_CmpComb_IrqHandler(); + } + } + /* ADC unit3 sequence A */ + if (1UL == bCM_ADC3->ICR_b.EOCAIEN) { + if ((1UL == bCM_ADC3->ISR_b.EOCAF) && (0UL != (VSSEL143 & BIT_MASK_08))) { + ADC3_SeqA_IrqHandler(); + } + } + /* ADC unit3 sequence B */ + if (1UL == bCM_ADC3->ICR_b.EOCBIEN) { + if ((1UL == bCM_ADC3->ISR_b.EOCBF) && (0UL != (VSSEL143 & BIT_MASK_09))) { + ADC3_SeqB_IrqHandler(); + } + } + /* ADC unit3 window 0 compare */ + if (1UL == bCM_ADC3->AWDCR_b.AWD0IEN) { + if ((1UL == bCM_ADC3->AWDSR_b.AWD0F) && (0UL != (VSSEL143 & BIT_MASK_10))) { + ADC3_Cmp0_IrqHandler(); + } + } + /* ADC unit3 window 1 compare */ + if (1UL == bCM_ADC3->AWDCR_b.AWD1IEN) { + /* independence use */ + u32Tmp1 = (uint16_t)(CM_ADC3->AWDCR & ADC_AWDCR_AWDCM); + if ((1UL == bCM_ADC3->AWDSR_b.AWD1F) && (0UL == u32Tmp1) && (0UL != (VSSEL143 & BIT_MASK_11))) { + ADC3_Cmp1_IrqHandler(); + } + /* combination use */ + if ((1UL == bCM_ADC3->AWDSR_b.AWDCMF) && (0UL != u32Tmp1) && (0UL != (VSSEL143 & BIT_MASK_11))) { + ADC3_CmpComb_IrqHandler(); + } + } + if (0UL != (VSSEL143 & BIT_MASK_16)) { + if (0UL != (CM_NFC->IRSR & (NFC_IRSR_RBRS | NFC_IRSR_ECCERS | \ + NFC_IRSR_ECCCRS | NFC_IRSR_ECCECRS | NFC_IRSR_ECCEURS))) { + NFC_IrqHandler(); + } + } +} +/** + * @} + */ + +/** + * @defgroup Share_Interrupts_Weakdef_Prototypes Share Interrupts weak function prototypes + * @{ + */ +__WEAKDEF void EXTINT00_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT01_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT02_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT03_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT04_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT05_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT06_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT07_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT08_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT09_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT10_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT11_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT12_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT13_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT14_IrqHandler(void) +{ +} +__WEAKDEF void EXTINT15_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC0_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC1_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC2_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC3_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC4_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC5_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC6_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_TC7_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC0_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC1_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC2_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC3_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC4_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC5_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC6_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_BTC7_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error0_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error1_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error2_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error3_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error4_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error5_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error6_IrqHandler(void) +{ +} +__WEAKDEF void DMA1_Error7_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC0_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC1_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC2_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC3_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC4_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC5_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC6_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_TC7_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC0_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC1_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC2_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC3_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC4_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC5_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC6_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_BTC7_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error0_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error1_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error2_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error3_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error4_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error5_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error6_IrqHandler(void) +{ +} +__WEAKDEF void DMA2_Error7_IrqHandler(void) +{ +} +__WEAKDEF void EFM_ProgramEraseError_IrqHandler(void) +{ +} +__WEAKDEF void EFM_ColError_IrqHandler(void) +{ +} +__WEAKDEF void EFM_OpEnd_IrqHandler(void) +{ +} +__WEAKDEF void QSPI_Error_IrqHandler(void) +{ +} +__WEAKDEF void MAU_Sqrt_IrqHandler(void) +{ +} +__WEAKDEF void DVP_FrameStart_IrqHandler(void) +{ +} +__WEAKDEF void DVP_FrameEnd_IrqHandler(void) +{ +} +__WEAKDEF void DVP_LineStart_IrqHandler(void) +{ +} +__WEAKDEF void DVP_LineEnd_IrqHandler(void) +{ +} +__WEAKDEF void DVP_SWSyncError_IrqHandler(void) +{ +} +__WEAKDEF void DVP_FifoError_IrqHandler(void) +{ +} +__WEAKDEF void FMAC1_IrqHandler(void) +{ +} +__WEAKDEF void FMAC2_IrqHandler(void) +{ +} +__WEAKDEF void FMAC3_IrqHandler(void) +{ +} +__WEAKDEF void FMAC4_IrqHandler(void) +{ +} +__WEAKDEF void DCU1_IrqHandler(void) +{ +} +__WEAKDEF void DCU2_IrqHandler(void) +{ +} +__WEAKDEF void DCU3_IrqHandler(void) +{ +} +__WEAKDEF void DCU4_IrqHandler(void) +{ +} +__WEAKDEF void DCU5_IrqHandler(void) +{ +} +__WEAKDEF void DCU6_IrqHandler(void) +{ +} +__WEAKDEF void DCU7_IrqHandler(void) +{ +} +__WEAKDEF void DCU8_IrqHandler(void) +{ +} +__WEAKDEF void TMR0_1_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR0_1_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR0_2_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR0_2_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_1_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_1_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_1_OvfA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_1_OvfB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_2_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_2_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_2_OvfA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_2_OvfB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_3_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_3_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_3_OvfA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_3_OvfB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_4_CmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_4_CmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_4_OvfA_IrqHandler(void) +{ +} +__WEAKDEF void TMR2_4_OvfB_IrqHandler(void) +{ +} +__WEAKDEF void RTC_TimeStamp0_IrqHandler(void) +{ +} +__WEAKDEF void RTC_TimeStamp1_IrqHandler(void) +{ +} +__WEAKDEF void RTC_Alarm_IrqHandler(void) +{ +} +__WEAKDEF void RTC_Period_IrqHandler(void) +{ +} +__WEAKDEF void CLK_XtalStop_IrqHandler(void) +{ +} +__WEAKDEF void SWDT_IrqHandler(void) +{ +} +__WEAKDEF void WDT_IrqHandler(void) +{ +} +__WEAKDEF void PWC_WakeupTimer_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_GDte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_1_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_GDte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_2_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_GDte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_3_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_Gdte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_4_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_Gdte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_5_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_Gdte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_6_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_Gdte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_7_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpC_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpD_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpE_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GCmpF_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GOvf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_GUdf_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_Gdte_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_SCmpUpA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_SCmpDownA_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_SCmpUpB_IrqHandler(void) +{ +} +__WEAKDEF void TMR6_8_SCmpDownB_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpUH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpUL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpVH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpVL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpWH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_GCmpWL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_ReloadU_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_ReloadV_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_1_ReloadW_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpUH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpUL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpVH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpVL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpWH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_GCmpWL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_ReloadU_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_ReloadV_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_2_ReloadW_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpUH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpUL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpVH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpVL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpWH_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_GCmpWL_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_ReloadU_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_ReloadV_IrqHandler(void) +{ +} +__WEAKDEF void TMR4_3_ReloadW_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_1_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_2_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_3_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_4_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_5_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_6_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_7_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_8_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_9_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_10_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_11_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Udf_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Cmp2_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Cmp3_IrqHandler(void) +{ +} +__WEAKDEF void TMRA_12_Cmp4_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR0_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR1_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR2_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR3_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR4_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR5_IrqHandler(void) +{ +} +__WEAKDEF void EMB_GR6_IrqHandler(void) +{ +} +__WEAKDEF void USART1_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART1_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART1_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART1_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART1_RxTO_IrqHandler(void) +{ +} +__WEAKDEF void USART2_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART2_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART2_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART2_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART2_RxTO_IrqHandler(void) +{ +} +__WEAKDEF void USART3_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART3_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART3_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART3_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART4_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART4_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART4_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART4_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART5_LinBreakField_IrqHandler(void) +{ +} +__WEAKDEF void USART5_LinWakeup_IrqHandler(void) +{ +} +__WEAKDEF void USART5_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART5_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART5_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART5_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART6_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART6_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART6_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART6_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART6_RxTO_IrqHandler(void) +{ +} +__WEAKDEF void USART7_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART7_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART7_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART7_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART7_RxTO_IrqHandler(void) +{ +} +__WEAKDEF void USART8_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART8_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART8_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART8_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART9_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART9_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART9_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART9_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void USART10_LinBreakField_IrqHandler(void) +{ +} +__WEAKDEF void USART10_LinWakeup_IrqHandler(void) +{ +} +__WEAKDEF void USART10_RxError_IrqHandler(void) +{ +} +__WEAKDEF void USART10_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void USART10_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void USART10_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void SPI1_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI1_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI1_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI1_Idle_IrqHandler(void) +{ +} +__WEAKDEF void SPI2_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI2_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI2_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI2_Idle_IrqHandler(void) +{ +} +__WEAKDEF void SPI3_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI3_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI3_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI3_Idle_IrqHandler(void) +{ +} +__WEAKDEF void SPI4_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI4_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI4_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI4_Idle_IrqHandler(void) +{ +} +__WEAKDEF void SPI5_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI5_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI5_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI5_Idle_IrqHandler(void) +{ +} +__WEAKDEF void SPI6_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void SPI6_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void SPI6_Error_IrqHandler(void) +{ +} +__WEAKDEF void SPI6_Idle_IrqHandler(void) +{ +} +__WEAKDEF void CAN1_IrqHandler(void) +{ +} +__WEAKDEF void CAN2_IrqHandler(void) +{ +} +__WEAKDEF void I2S1_Tx_IrqHandler(void) +{ +} +__WEAKDEF void I2S1_Rx_IrqHandler(void) +{ +} +__WEAKDEF void I2S1_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2S2_Tx_IrqHandler(void) +{ +} +__WEAKDEF void I2S2_Rx_IrqHandler(void) +{ +} +__WEAKDEF void I2S2_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2S3_Tx_IrqHandler(void) +{ +} +__WEAKDEF void I2S3_Rx_IrqHandler(void) +{ +} +__WEAKDEF void I2S3_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2S4_Tx_IrqHandler(void) +{ +} +__WEAKDEF void I2S4_Rx_IrqHandler(void) +{ +} +__WEAKDEF void I2S4_Error_IrqHandler(void) +{ +} +__WEAKDEF void USBFS_Global_IrqHandler(void) +{ +} +__WEAKDEF void SDIOC1_Normal_IrqHandler(void) +{ +} +__WEAKDEF void SDIOC1_Error_IrqHandler(void) +{ +} +__WEAKDEF void SDIOC2_Normal_IrqHandler(void) +{ +} +__WEAKDEF void SDIOC2_Error_IrqHandler(void) +{ +} +__WEAKDEF void ETH_Global_IrqHandler(void) +{ +} +__WEAKDEF void ETH_Wakeup_IrqHandler(void) +{ +} +__WEAKDEF void I2C1_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C1_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C1_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C1_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2C2_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C2_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C2_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C2_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2C3_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C3_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C3_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C3_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2C4_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C4_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C4_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C4_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2C5_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C5_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C5_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C5_Error_IrqHandler(void) +{ +} +__WEAKDEF void I2C6_RxFull_IrqHandler(void) +{ +} +__WEAKDEF void I2C6_TxComplete_IrqHandler(void) +{ +} +__WEAKDEF void I2C6_TxEmpty_IrqHandler(void) +{ +} +__WEAKDEF void I2C6_Error_IrqHandler(void) +{ +} + +__WEAKDEF void PWC_LVD1_IrqHandler(void) +{ +} +__WEAKDEF void PWC_LVD2_IrqHandler(void) +{ +} +__WEAKDEF void FCM_Error_IrqHandler(void) +{ +} +__WEAKDEF void FCM_End_IrqHandler(void) +{ +} +__WEAKDEF void FCM_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void CTC_Udf_IrqHandler(void) +{ +} +__WEAKDEF void CTC_Ovf_IrqHandler(void) +{ +} +__WEAKDEF void ADC1_SeqA_IrqHandler(void) +{ +} +__WEAKDEF void ADC1_SeqB_IrqHandler(void) +{ +} +__WEAKDEF void ADC1_Cmp0_IrqHandler(void) +{ +} +__WEAKDEF void ADC1_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void ADC1_CmpComb_IrqHandler(void) +{ +} +__WEAKDEF void ADC2_SeqA_IrqHandler(void) +{ +} +__WEAKDEF void ADC2_SeqB_IrqHandler(void) +{ +} +__WEAKDEF void ADC2_Cmp0_IrqHandler(void) +{ +} +__WEAKDEF void ADC2_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void ADC2_CmpComb_IrqHandler(void) +{ +} +__WEAKDEF void ADC3_SeqA_IrqHandler(void) +{ +} +__WEAKDEF void ADC3_SeqB_IrqHandler(void) +{ +} +__WEAKDEF void ADC3_Cmp0_IrqHandler(void) +{ +} +__WEAKDEF void ADC3_Cmp1_IrqHandler(void) +{ +} +__WEAKDEF void ADC3_CmpComb_IrqHandler(void) +{ +} +__WEAKDEF void NFC_IrqHandler(void) +{ +} +/** + * @} + */ + +#endif /* LL_INTERRUPTS_SHARE_ENABLE */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/system_hc32f4a0.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/system_hc32f4a0.c new file mode 100644 index 00000000..b0121ba8 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/common/system_hc32f4a0.c @@ -0,0 +1,241 @@ +/** + ******************************************************************************* + * @file system_hc32f4a0.c + * @brief This file provides two functions and two global variables to be called + * from user application. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "hc32f4xx.h" +#include "hc32f4xx_conf.h" +#include "hc32_ll_def.h" + +/** + * @addtogroup CMSIS + * @{ + */ + +/** + * @addtogroup HC32F4A0_System + * @{ + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('define') + ******************************************************************************/ +/** + * @defgroup HC32F4A0_System_Local_Macros HC32F4A0 System Local Macros + * @{ + */ +#define HRC_16MHz_VALUE (16000000UL) /*!< Internal high speed RC freq. */ +#define HRC_20MHz_VALUE (20000000UL) /*!< Internal high speed RC freq. */ +/* HRC select */ +#define HRC_FREQ_MON() (*((volatile uint32_t *)(0x40010684UL))) + +/* Vector Table base offset field */ +#ifndef VECT_TAB_OFFSET +#define VECT_TAB_OFFSET (0x0UL) /*!< This value must be a multiple of 0x400. */ +#endif + +/* Re-define main function */ +#ifndef RE_DEFINE_MAIN +#define RE_DEFINE_MAIN (1) /*!< Non-zero value to re-define main function. */ +#endif +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ +/** + * @addtogroup HC32F4A0_System_Global_Variable + * @{ + */ + +/*!< System clock frequency (Core clock) */ +uint32_t SystemCoreClock; +/*!< High speed RC frequency (HCR clock) */ +uint32_t HRC_VALUE; + +/** + * @} + */ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @addtogroup HC32F4A0_System_Global_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system. Initialize the System and update + * the SystemCoreClock variable. + * @param None + * @retval None + */ +void SystemInit(void) +{ + /* FPU settings */ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << 20) | (3UL << 22)); /* set CP10 and CP11 Full Access */ +#endif + SystemCoreClockUpdate(); +#if defined (ROM_EXT_QSPI) + SystemInit_QspiMem(); +#endif /* ROM_EXT_QSPI */ + /* Configure the Vector Table relocation */ + SCB->VTOR = VECT_TAB_OFFSET; /* Vector Table Relocation */ +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * @param None + * @retval None + */ +void SystemCoreClockUpdate(void) +{ + uint8_t u8SysClkSrc; + uint32_t plln; + uint32_t pllp; + uint32_t pllm; + uint32_t u32PllSrcFreq; + + /* Select proper HRC_VALUE according to ICG1.HRCFREQSEL bit */ + if (1UL == (HRC_FREQ_MON() & 1UL)) { + HRC_VALUE = HRC_16MHz_VALUE; + } else { + HRC_VALUE = HRC_20MHz_VALUE; + } + u8SysClkSrc = CM_CMU->CKSWR & CMU_CKSWR_CKSW; + switch (u8SysClkSrc) { + case 0x00U: /* use internal high speed RC */ + SystemCoreClock = HRC_VALUE; + break; + case 0x01U: /* use internal middle speed RC */ + SystemCoreClock = MRC_VALUE; + break; + case 0x02U: /* use internal low speed RC */ + SystemCoreClock = LRC_VALUE; + break; + case 0x03U: /* use external high speed OSC */ + SystemCoreClock = XTAL_VALUE; + break; + case 0x04U: /* use external low speed OSC */ + SystemCoreClock = XTAL32_VALUE; + break; + case 0x05U: /* use PLLH */ + /* PLLCLK = ((pllsrc / pllm) * plln) / pllp */ + plln = (CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHN) >> CMU_PLLHCFGR_PLLHN_POS; + pllp = (CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHP) >> CMU_PLLHCFGR_PLLHP_POS; + pllm = (CM_CMU->PLLHCFGR & CMU_PLLHCFGR_PLLHM) >> CMU_PLLHCFGR_PLLHM_POS; + if (0UL == bCM_CMU->PLLHCFGR_b.PLLSRC) { /* use external high speed OSC as PLL source */ + u32PllSrcFreq = XTAL_VALUE; + } else { /* use internal high RC as PLL source */ + u32PllSrcFreq = HRC_VALUE; + } + SystemCoreClock = u32PllSrcFreq / (pllm + 1UL) * (plln + 1UL) / (pllp + 1UL); + break; + default: + break; + } +} + +#if (RE_DEFINE_MAIN) +#if (defined (__CC_ARM) || defined (__CLANG_ARM)) || \ + (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) +extern int32_t $Super$$main(void); +/* re-define main function */ +int $Sub$$main(void) +{ + SystemCoreClockUpdate(); + $Super$$main(); + return 0; +} +#elif defined (__ICCARM__) +extern int32_t main(void); +/* __low_level_init will auto called by IAR cstartup */ +extern void __iar_data_init3(void); +int __low_level_init(void) +{ + /* call IAR table copy function. */ + __iar_data_init3(); + SystemCoreClockUpdate(); + main(); + return 0; +} +#endif +#endif /* RE_DEFINE_MAIN */ + +#if defined (ROM_EXT_QSPI) +/** + * @brief Initialize the QSPI memory. + * @param None + * @retval None + */ +__WEAKDEF void SystemInit_QspiMem(void) +{ + /* QSPI configure */ + CM_GPIO->PWPR = 0xA501U; + /* High driver */ + CM_GPIO->PCRC7 = 0x0120U; + CM_GPIO->PCRC6 = 0x0120U; + CM_GPIO->PCRB13 = 0x0120U; + CM_GPIO->PCRB12 = 0x0120U; + CM_GPIO->PCRB10 = 0x0120U; + CM_GPIO->PCRB2 = 0x0120U; + /* Set function */ + CM_GPIO->PFSRC7 = 0x0012U; + CM_GPIO->PFSRC6 = 0x0012U; + CM_GPIO->PFSRB13 = 0x0012U; + CM_GPIO->PFSRB12 = 0x0012U; + CM_GPIO->PFSRB10 = 0x0012U; + CM_GPIO->PFSRB2 = 0x0012U; + /* qspi configure */ + CM_PWC->FCG1 &= ~0x00000008UL; + CM_QSPI->CR = 0x0002000D; + CM_QSPI->CSCR = 0x00000001; + CM_QSPI->FCR = 0x00008332; + /* XIP */ + CM_QSPI->XCMD = 0x20; + CM_QSPI->CR |= QSPI_CR_XIPE; +} +#endif /* ROM_EXT_QSPI */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Kconfig new file mode 100755 index 00000000..64b081e2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Kconfig @@ -0,0 +1,3 @@ +config BSP_USING_ETH + bool + default y \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Makefile new file mode 100755 index 00000000..385b69d4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := ethernetif.c eth_driver.c eth_netdev.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_driver.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_driver.c new file mode 100644 index 00000000..9ad1468d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_driver.c @@ -0,0 +1,286 @@ +/** + * @file ethernetif.c + * @brief support hc32f4a0-board ethernetif function and register to Lwip + * @version 3.0 + * @author AIIT XUOS Lab + * @date 2022-12-05 + */ + +#include +#include +#include +#include +#include +#include + +#include + +void eth_irq_handler(void) +{ + static x_base eth_irq_lock; + eth_irq_lock = DISABLE_INTERRUPT(); + + // handle irq + if (RESET != ETH_DMA_GetStatus(ETH_DMA_FLAG_RIS)) { + sys_sem_signal(get_eth_recv_sem()); + ETH_DMA_ClearStatus(ETH_DMA_FLAG_RIS | ETH_DMA_FLAG_NIS); + } + + ENABLE_INTERRUPT(eth_irq_lock); +} + +/** + * @brief In this function, the hardware should be initialized. + * @param netif The already initialized network interface structure for this ethernetif. + * @retval int32_t: + * - LL_OK: Initialize success + * - LL_ERR: Initialize failed + */ +int32_t low_level_init(struct netif* netif) +{ + int32_t i32Ret = LL_ERR; + stc_eth_init_t stcEthInit; + uint16_t u16RegVal; + + /* Enable ETH clock */ + FCG_Fcg1PeriphClockCmd(FCG1_PERIPH_ETHMAC, ENABLE); + /* Init Ethernet GPIO */ + Ethernet_GpioInit(); + /* Reset ETHERNET */ + (void)ETH_DeInit(); + /* Configure structure initialization */ + (void)ETH_CommStructInit(&EthHandle.stcCommInit); + (void)ETH_StructInit(&stcEthInit); + +#ifdef ETH_INTERFACE_RMII + EthHandle.stcCommInit.u32Interface = ETH_MAC_IF_RMII; +#else + EthHandle.stcCommInit.u32Interface = ETH_MAC_IF_MII; +#endif + // stcEthInit.stcMacInit.u32ReceiveAll = ETH_MAC_RX_ALL_ENABLE; + EthHandle.stcCommInit.u32ReceiveMode = ETH_RX_MD_INT; + // EthHandle.stcCommInit.u32ChecksumMode = ETH_MAC_CHECKSUM_MD_SW; + + // install irq + hc32_install_irq_handler(ð_irq_config, eth_irq_handler, ENABLE); + + /* Configure ethernet peripheral */ + if (LL_OK == ETH_Init(&EthHandle, &stcEthInit)) { + u8EthInitStatus = 1U; + i32Ret = LL_OK; + } + +#ifdef ETHERNET_LOOPBACK_TEST + /* Enable PHY loopback */ + (void)ETH_PHY_LoopBackCmd(&EthHandle, ENABLE); +#endif + + /* Initialize Tx Descriptors list: Chain Mode */ + (void)ETH_DMA_TxDescListInit(&EthHandle, EthDmaTxDscrTab, &EthTxBuff[0][0], ETH_TX_BUF_NUM); + /* Initialize Rx Descriptors list: Chain Mode */ + (void)ETH_DMA_RxDescListInit(&EthHandle, EthDmaRxDscrTab, &EthRxBuff[0][0], ETH_RX_BUF_NUM); + + /* set MAC hardware address length */ + netif->hwaddr_len = 6U; + /* set MAC hardware address */ + EthHandle.stcCommInit.u16AutoNego = ETH_AUTO_NEGO_DISABLE; + + netif->hwaddr[0] = (EthHandle.stcCommInit).au8MacAddr[0]; + netif->hwaddr[1] = (EthHandle.stcCommInit).au8MacAddr[1]; + netif->hwaddr[2] = (EthHandle.stcCommInit).au8MacAddr[2]; + netif->hwaddr[3] = (EthHandle.stcCommInit).au8MacAddr[3]; + netif->hwaddr[4] = (EthHandle.stcCommInit).au8MacAddr[4]; + netif->hwaddr[5] = (EthHandle.stcCommInit).au8MacAddr[5]; + /* maximum transfer unit */ + netif->mtu = 1500U; + + /* device capabilities */ + netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP | NETIF_FLAG_LINK_UP; + + /* Enable MAC and DMA transmission and reception */ + (void)ETH_Start(); + + /* Configure PHY LED mode */ + u16RegVal = PHY_PAGE_ADDR_7; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSR, u16RegVal); + (void)ETH_PHY_ReadReg(&EthHandle, PHY_P7_IWLFR, &u16RegVal); + MODIFY_REG16(u16RegVal, PHY_LED_SELECT, PHY_LED_SELECT_10); + (void)ETH_PHY_WriteReg(&EthHandle, PHY_P7_IWLFR, u16RegVal); + u16RegVal = PHY_PAGE_ADDR_0; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSR, u16RegVal); + +#ifdef ETH_INTERFACE_RMII + /* Disable Power Saving Mode */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_PSMR, &u16RegVal); + CLR_REG16_BIT(u16RegVal, PHY_EN_PWR_SAVE); + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSMR, u16RegVal); + + /* Configure PHY to generate an interrupt when Eth Link state changes */ + u16RegVal = PHY_PAGE_ADDR_7; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSR, u16RegVal); + /* Enable Interrupt on change of link status */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_P7_IWLFR, &u16RegVal); + SET_REG16_BIT(u16RegVal, PHY_INT_LINK_CHANGE); + (void)ETH_PHY_WriteReg(&EthHandle, PHY_P7_IWLFR, u16RegVal); + u16RegVal = PHY_PAGE_ADDR_0; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSR, u16RegVal); +#endif + + return i32Ret; +} + +/** + * @brief This function should do the actual transmission of the packet. + * @param netif The network interface structure for this ethernetif. + * @param p The MAC packet to send. + * @retval int32_t: + * - LL_OK: The packet could be sent + * - LL_ERR: The packet couldn't be sent + */ +err_t low_level_output(struct netif* netif, struct pbuf* p) +{ + err_t i32Ret; + struct pbuf* q; + uint8_t* txBuffer; + __IO stc_eth_dma_desc_t* DmaTxDesc; + uint32_t byteCnt; + uint32_t frameLength = 0UL; + uint32_t bufferOffset; + uint32_t payloadOffset; + + DmaTxDesc = EthHandle.stcTxDesc; + txBuffer = (uint8_t*)((EthHandle.stcTxDesc)->u32Buf1Addr); + bufferOffset = 0UL; + /* Copy frame from pbufs to driver buffers */ + for (q = p; q != NULL; q = q->next) { + /* If this buffer isn't available, goto error */ + if (0UL != (DmaTxDesc->u32ControlStatus & ETH_DMA_TXDESC_OWN)) { + i32Ret = (err_t)ERR_USE; + goto error; + } + + /* Get bytes in current buffer */ + byteCnt = q->len; + payloadOffset = 0UL; + /* Check if the length of data to copy is bigger than Tx buffer size */ + while ((byteCnt + bufferOffset) > ETH_TX_BUF_SIZE) { + /* Copy data to Tx buffer*/ + (void)memcpy((uint8_t*)&(txBuffer[bufferOffset]), (uint8_t*)&(((uint8_t*)q->payload)[payloadOffset]), (ETH_TX_BUF_SIZE - bufferOffset)); + /* Point to next descriptor */ + DmaTxDesc = (stc_eth_dma_desc_t*)(DmaTxDesc->u32Buf2NextDescAddr); + /* Check if the buffer is available */ + if (0UL != (DmaTxDesc->u32ControlStatus & ETH_DMA_TXDESC_OWN)) { + i32Ret = (err_t)ERR_USE; + goto error; + } + + txBuffer = (uint8_t*)(DmaTxDesc->u32Buf1Addr); + byteCnt = byteCnt - (ETH_TX_BUF_SIZE - bufferOffset); + payloadOffset = payloadOffset + (ETH_TX_BUF_SIZE - bufferOffset); + frameLength = frameLength + (ETH_TX_BUF_SIZE - bufferOffset); + bufferOffset = 0UL; + } + /* Copy the remaining bytes */ + (void)memcpy((uint8_t*)&(txBuffer[bufferOffset]), (uint8_t*)&(((uint8_t*)q->payload)[payloadOffset]), byteCnt); + bufferOffset = bufferOffset + byteCnt; + frameLength = frameLength + byteCnt; + } + /* Prepare transmit descriptors to give to DMA */ + if (LL_OK != ETH_DMA_SetTransFrame(&EthHandle, frameLength)) { + KPrintf("[%s] Error sending eth DMA frame\n", __func__); + } + i32Ret = (err_t)ERR_OK; + +error: + /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */ + if (RESET != ETH_DMA_GetStatus(ETH_DMA_FLAG_UNS)) { + /* Clear DMA UNS flag */ + ETH_DMA_ClearStatus(ETH_DMA_FLAG_UNS); + /* Resume DMA transmission */ + WRITE_REG32(CM_ETH->DMA_TXPOLLR, 0UL); + } + + return i32Ret; +} + +/** + * @brief Should allocate a pbuf and transfer the bytes of the incoming packet from the interface into the pbuf. + * @param netif The network interface structure for this ethernetif. + * @retval A pbuf filled with the received packet (including MAC header) or NULL on memory error. + */ +struct pbuf* low_level_input(struct netif* netif) +{ + struct pbuf* p = NULL; + struct pbuf* q; + uint32_t len; + uint8_t* rxBuffer; + __IO stc_eth_dma_desc_t* DmaRxDesc; + uint32_t byteCnt; + uint32_t bufferOffset; + uint32_t payloadOffset; + uint32_t i; + + /* Get received frame */ + if (LL_OK != ETH_DMA_GetReceiveFrame(&EthHandle)) { + return NULL; + } + + /* Obtain the size of the packet */ + len = (EthHandle.stcRxFrame).u32Len; + rxBuffer = (uint8_t*)(EthHandle.stcRxFrame).u32Buf; + if (len > 0UL) { + /* Allocate a pbuf chain of pbufs from the buffer */ + p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL); + // p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM); + } + if (p != NULL) { + DmaRxDesc = (EthHandle.stcRxFrame).pstcFSDesc; + bufferOffset = 0UL; + for (q = p; q != NULL; q = q->next) { + byteCnt = q->len; + payloadOffset = 0UL; + + /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size */ + while ((byteCnt + bufferOffset) > ETH_RX_BUF_SIZE) { + /* Copy data to pbuf */ + (void)memcpy((uint8_t*)&(((uint8_t*)q->payload)[payloadOffset]), (uint8_t*)&(rxBuffer[bufferOffset]), (ETH_RX_BUF_SIZE - bufferOffset)); + /* Point to next descriptor */ + DmaRxDesc = (stc_eth_dma_desc_t*)(DmaRxDesc->u32Buf2NextDescAddr); + rxBuffer = (uint8_t*)(DmaRxDesc->u32Buf1Addr); + byteCnt = byteCnt - (ETH_RX_BUF_SIZE - bufferOffset); + payloadOffset = payloadOffset + (ETH_RX_BUF_SIZE - bufferOffset); + bufferOffset = 0UL; + } + + /* Copy remaining data in pbuf */ + (void)memcpy((uint8_t*)&(((uint8_t*)q->payload)[payloadOffset]), (uint8_t*)&(rxBuffer[bufferOffset]), byteCnt); + bufferOffset = bufferOffset + byteCnt; + } + } + /* Release descriptors to DMA */ + DmaRxDesc = (EthHandle.stcRxFrame).pstcFSDesc; + for (i = 0UL; i < (EthHandle.stcRxFrame).u32SegCount; i++) { + DmaRxDesc->u32ControlStatus |= ETH_DMA_RXDESC_OWN; + DmaRxDesc = (stc_eth_dma_desc_t*)(DmaRxDesc->u32Buf2NextDescAddr); + } + /* Clear Segment_Count */ + (EthHandle.stcRxFrame).u32SegCount = 0UL; + + /* When Rx Buffer unavailable flag is set, clear it and resume reception */ + if (RESET != ETH_DMA_GetStatus(ETH_DMA_FLAG_RUS)) { + /* Clear DMA RUS flag */ + ETH_DMA_ClearStatus(ETH_DMA_FLAG_RUS); + /* Resume DMA reception */ + WRITE_REG32(CM_ETH->DMA_RXPOLLR, 0UL); + } + + return p; +} + +extern void LwipSetIPTest(int argc, char* argv[]); +int HwEthInit(void) +{ + // lwip_config_tcp(0, lwip_ipaddr, lwip_netmask, lwip_gwaddr); + LwipSetIPTest(1, NULL); + return EOK; +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_netdev.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_netdev.c new file mode 100644 index 00000000..862d80bd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/eth_netdev.c @@ -0,0 +1,204 @@ +/* + * Copyright (c) 2001-2004 Swedish Institute of Computer Science. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. The name of the author may not be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT + * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT + * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING + * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY + * OF SUCH DAMAGE. + * + * This file is part of the lwIP TCP/IP stack. + * + * Author: Adam Dunkels + */ + +/** + * @file eth_netdev.c + * @brief register net dev function for lwip + * @version 3.0 + * @author AIIT XUOS Lab + * @date 2023-08-07 + */ + +#include +#include +#include +#include +#include +#include + +static const uint32_t NETIF_NAME_LEN = 2; + +static int lwip_netdev_set_up(struct netdev* netdev) +{ + netif_set_up((struct netif*)netdev->user_data); + return ERR_OK; +} + +static int lwip_netdev_set_down(struct netdev* netif) +{ + netif_set_down((struct netif*)netif->user_data); + return ERR_OK; +} + +#ifndef ip_2_ip4 +#define ip_2_ip4(ipaddr) (ipaddr) +#endif +static int lwip_netdev_set_addr_info(struct netdev* netdev, ip_addr_t* ip_addr, ip_addr_t* netmask, ip_addr_t* gw) +{ + if (ip_addr && netmask && gw) { + netif_set_addr((struct netif*)netdev->user_data, ip_2_ip4(ip_addr), ip_2_ip4(netmask), ip_2_ip4(gw)); + } else { + if (ip_addr) { + netif_set_ipaddr((struct netif*)netdev->user_data, ip_2_ip4(ip_addr)); + } + if (netmask) { + netif_set_netmask((struct netif*)netdev->user_data, ip_2_ip4(netmask)); + } + if (gw) { + netif_set_gw((struct netif*)netdev->user_data, ip_2_ip4(gw)); + } + } +} + +#ifdef LWIP_DNS +static int lwip_netdev_set_dns_server(struct netdev* netdev, uint8_t dns_num, ip_addr_t* dns_server) +{ +#if LWIP_VERSION_MAJOR == 1U /* v1.x */ + extern void dns_setserver(u8_t numdns, ip_addr_t * dnsserver); +#else /* >=2.x */ + extern void dns_setserver(uint8_t dns_num, const ip_addr_t* dns_server); +#endif /* LWIP_VERSION_MAJOR == 1U */ + + dns_setserver(dns_num, dns_server); + return ERR_OK; +} +#endif + +#ifdef LWIP_DHCP +static int lwip_netdev_set_dhcp(struct netdev* netdev, bool is_enabled) +{ + netdev_low_level_set_dhcp_status(netdev, is_enabled); + + if (true == is_enabled) { + dhcp_start((struct netif*)netdev->user_data); + } else { + dhcp_stop((struct netif*)netdev->user_data); + } + + return ERR_OK; +} +#endif + +static int lwip_netdev_set_default(struct netdev* netdev) +{ + netif_set_default((struct netif*)netdev->user_data); + return ERR_OK; +} + +static const struct netdev_ops lwip_netdev_ops = { + .set_up = lwip_netdev_set_up, + .set_down = lwip_netdev_set_down, + .set_addr_info = lwip_netdev_set_addr_info, +#ifdef LWIP_DNS + .set_dns_server = lwip_netdev_set_dns_server, +#endif +#ifdef LWIP_DHCP + .set_dhcp = lwip_netdev_set_dhcp, +#endif + .set_default = lwip_netdev_set_default, +}; + +static inline int netdev_set_flags(struct netif* lwip_netif) +{ + CHECK(lwip_netif); + char netdev_name[3]; + strncpy(netdev_name, lwip_netif->name, 2); + netdev_name[2] = '\0'; + struct netdev* netdev = netdev_get_by_name(netdev_name); + if (netdev == NULL) { + return -ERR_IF; + } + + netdev->mtu = lwip_netif->mtu; + // set flags + if (lwip_netif->flags | NETIF_FLAG_BROADCAST) { + netdev->flags |= NETDEV_FLAG_BROADCAST; + } + if (lwip_netif->flags | NETIF_FLAG_ETHARP) { + netdev->flags |= NETDEV_FLAG_ETHARP; + } + if (lwip_netif->flags | NETIF_FLAG_IGMP) { + netdev->flags |= NETDEV_FLAG_IGMP; + } +#if LWIP_VERSION_MAJOR >= 2U /* >= v2.x */ + if (lwip_netif->flags & NETIF_FLAG_MLD6) { + netdev->flags |= NETDEV_FLAG_MLD6; + } +#endif /* LWIP_VERSION_MAJOR >= 2U */ + +#if LWIP_DHCP + netdev_low_level_set_dhcp_status(netdev, true); +#else + netdev_low_level_set_dhcp_status(netdev, false); +#endif + + return ERR_OK; +} + +int lwip_netdev_add(struct netif* lwip_netif) +{ + CHECK(lwip_netif); + + struct netdev* netdev = calloc(1, sizeof(struct netdev)); + if (netdev == NULL) { + return -ERR_IF; + } + + // init netdev + char netif_name[NETIF_NAME_LEN + 1]; + strncpy(netif_name, lwip_netif->name, NETIF_NAME_LEN); + netif_name[2] = '\0'; + // register netdev + int result = netdev_register(netdev, netif_name, (void*)lwip_netif); + // set values of netdev + netdev_set_flags(lwip_netif); + netdev->ops = &lwip_netdev_ops; + netdev->hwaddr_len = lwip_netif->hwaddr_len; + memcpy(netdev->hwaddr, lwip_netif->hwaddr, lwip_netif->hwaddr_len); + netdev->ip_addr = lwip_netif->ip_addr; + netdev->gw = lwip_netif->gw; + netdev->netmask = lwip_netif->netmask; + + return result; +} + +void lwip_netdev_del(struct netif* lwip_netif) +{ + char name[NETIF_NAME_LEN + 1]; + struct netdev* netdev; + + CHECK(lwip_netif); + + strncpy(name, lwip_netif->name, NETIF_NAME_LEN); + netdev = netdev_get_by_name(name); + netdev_unregister(netdev); + free(netdev); +} \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/ethernetif.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/ethernetif.c new file mode 100644 index 00000000..0e1c2a9e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet/ethernetif.c @@ -0,0 +1,553 @@ +/** + ******************************************************************************* + * @file eth/eth_loopback/source/ethernetif.c + * @brief This file implements Ethernet network interface drivers. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** + * @file ethernetif.c + * @brief support hc32f4a0-board ethernetif function and register to Lwip + * @version 3.0 + * @author AIIT XUOS Lab + * @date 2022-12-05 + */ + +/************************************************* +File name: ethernetif.c +Description: support xishutong-arm32-board ethernetif configure and register to Lwip +Others: take projects\ev_hc32f4a0_lqfp176\examples\eth\eth_loopback\source\ethernetif.c for references +History: +1. Date: 2022-12-05 +Author: AIIT XUOS Lab +Modification: +1、include harware_ethernetif.h、hc32_ll_eth.h、hc32_ll_gpio.h、hc32_ll_utility.h、hc32_ll_fcg.h and lwip H files; +2、modify ethernetif_init as err_t; +3、add ETH_RST_PORT and ETH_RST_PIN; +4、add ETH_LINK_LED_PORT and ETH_LINK_LED_PIN; +5、add ethernetif_config_enet_set; +6、add ETHERNET_LOOPBACK_TEST with testnetif and txPbuf; +7、modify ethernetif_init() and ethernetif_input() to support LwIP. +*************************************************/ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include +#include +#include +#include +#include + +#include +#include +#include + +/** + * @addtogroup HC32F4A0_DDL_Examples + * @{ + */ + +/** + * @addtogroup ETH_Loopback + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup ETH_IF_Global_Functions Ethernet Interface Global Functions + * @{ + */ + +/** + * @brief Initializes the Ethernet GPIO. + * @param None + * @retval None + */ +void Ethernet_GpioInit(void) +{ + /* ETH_RST */ + stc_gpio_init_t stcGpioInit; + (void)GPIO_StructInit(&stcGpioInit); + stcGpioInit.u16PinState = PIN_STAT_RST; + stcGpioInit.u16PinDir = PIN_DIR_OUT; + (void)GPIO_Init(ETH_RST_PORT, ETH_RST_PIN, &stcGpioInit); + GPIO_ResetPins(ETH_RST_PORT, ETH_RST_PIN); + + SysTick_Delay(PHY_HW_RST_DELAY); + GPIO_SetPins(ETH_RST_PORT, ETH_RST_PIN); + SysTick_Delay(PHY_HW_RST_DELAY); + + /* ETH_LINK_LED LED2 */ + (void)GPIO_StructInit(&stcGpioInit); + stcGpioInit.u16PinState = PIN_STAT_RST; + stcGpioInit.u16PinDir = PIN_DIR_OUT; + (void)GPIO_Init(ETH_LINK_LED_PORT, ETH_LINK_LED_PIN, &stcGpioInit); + GPIO_ResetPins(ETH_LINK_LED_PORT, ETH_LINK_LED_PIN); + + /* Configure MII/RMII selection IO for ETH */ +#ifdef ETH_INTERFACE_RMII + /* Ethernet RMII pins configuration */ + /* + ETH_SMI_MDIO ----------------> PA2 + ETH_SMI_MDC -----------------> PC1 + ETH_RMII_TX_EN --------------> PG11 + ETH_RMII_TXD0 ---------------> PG13 + ETH_RMII_TXD1 ---------------> PG14 + ETH_RMII_REF_CLK ------------> PA1 + ETH_RMII_CRS_DV -------------> PA7 + ETH_RMII_RXD0 ---------------> PC4 + ETH_RMII_RXD1 ---------------> PC5 + ETH_RMII_RX_ER --------------> PI10 + */ + /* Configure PA1, PA2 and PA7 */ + GPIO_SetFunc(GPIO_PORT_A, (GPIO_PIN_01 | GPIO_PIN_02 | GPIO_PIN_07), GPIO_FUNC_11); + /* Configure PC1, PC4 and PC5 */ + GPIO_SetFunc(GPIO_PORT_C, (GPIO_PIN_01 | GPIO_PIN_04 | GPIO_PIN_05), GPIO_FUNC_11); + /* Configure PG11, PG13 and PG14 */ + GPIO_SetFunc(GPIO_PORT_G, (GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14), GPIO_FUNC_11); + /* Configure PI10 */ + GPIO_SetFunc(GPIO_PORT_I, GPIO_PIN_10, GPIO_FUNC_11); +#else + /* Ethernet MII pins configuration */ + /* + ETH_SMI_MDIO ----------------> PA2 + ETH_SMI_MDC -----------------> PC1 + ETH_MII_TX_CLK --------------> PB6 + ETH_MII_TX_EN ---------------> PG11 + ETH_MII_TXD0 ----------------> PG13 + ETH_MII_TXD1 ----------------> PG14 + ETH_MII_TXD2 ----------------> PB9 + ETH_MII_TXD3 ----------------> PB8 + ETH_MII_RX_CLK --------------> PA1 + ETH_MII_RX_DV ---------------> PA7 + ETH_MII_RXD0 ----------------> PC4 + ETH_MII_RXD1 ----------------> PC5 + ETH_MII_RXD2 ----------------> PB0 + ETH_MII_RXD3 ----------------> PB1 + ETH_MII_RX_ER ---------------> PI10 + ETH_MII_CRS -----------------> PH2 + ETH_MII_COL -----------------> PH3 + */ + /* Configure PA1, PA2 and PA7 */ + GPIO_SetFunc(GPIO_PORT_A, (GPIO_PIN_01 | GPIO_PIN_02 | GPIO_PIN_07), GPIO_FUNC_11); + /* Configure PB0, PB1, PB6, PB8 and PB9 */ + GPIO_SetFunc(GPIO_PORT_B, (GPIO_PIN_00 | GPIO_PIN_01 | GPIO_PIN_06 | GPIO_PIN_08 | GPIO_PIN_09), GPIO_FUNC_11); + /* Configure PC1, PC4 and PC5 */ + GPIO_SetFunc(GPIO_PORT_C, (GPIO_PIN_01 | GPIO_PIN_04 | GPIO_PIN_05), GPIO_FUNC_11); + /* Configure PG11, PG13 and PG14 */ + GPIO_SetFunc(GPIO_PORT_G, (GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14), GPIO_FUNC_11); + /* Configure PH2, PH3 */ + GPIO_SetFunc(GPIO_PORT_H, (GPIO_PIN_02 | GPIO_PIN_03), GPIO_FUNC_11); + /* Configure PI10 */ + GPIO_SetFunc(GPIO_PORT_I, GPIO_PIN_10, GPIO_FUNC_11); +#endif +} + +void* ethernetif_config_enet_set(uint8_t enet_port) +{ + return NONE; +} + +void Time_Update_LwIP(void) +{ + // no need to do +} + +/** + * @brief This function should be called when a packet is ready to be read from the interface. + * @param netif The network interface structure for this ethernetif. + * @retval None + */ +void ethernetif_input(void* netif_arg) +{ + struct pbuf* p; + struct netif* netif = (struct netif*)netif_arg; + x_base critical_lock; + + /* Move received packet into a new pbuf */ + while (1) { + sys_arch_sem_wait(get_eth_recv_sem(), WAITING_FOREVER); + KPrintf("%s -->\n", netif->name); + while (1) { + p = low_level_input(netif); +#ifndef ETHERNET_LOOPBACK_TEST + /* Entry point to the LwIP stack */ + if (p != NULL) { + if (netif->input(p, netif) != ERR_OK) { + LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n")); + KPrintf("ethernetif_input: IP input error\n"); + pbuf_free(p); + p = NULL; + } + } else { + break; + } +#else + /* No packet could be read, silently ignore this */ + if (p != NULL) { + EthernetIF_InputCallback(netif, p); + free(p); + } +#endif + } + } +} + +/** + * @brief Should be called at the beginning of the program to set up the network interface. + * @param netif The network interface structure for this ethernetif. + * @retval err_t: + * - LL_OK: The IF is initialized + * - LL_ERR: The IF is uninitialized + */ +err_t ethernetif_init(struct netif* netif) +{ +#if LWIP_NETIF_HOSTNAME + /* Initialize interface hostname */ + netif->hostname = "lwip"; +#endif /* LWIP_NETIF_HOSTNAME */ + netif->name[0] = IFNAME0; + netif->name[1] = IFNAME1; + +#ifndef ETHERNET_LOOPBACK_TEST + /* We directly use etharp_output() here to save a function call. + * You can instead declare your own function an call etharp_output() + * from it if you have to do some checks before sending (e.g. if link + * is available...) */ + netif->linkoutput = low_level_output; + netif->output = etharp_output; +#endif + + /* initialize the hardware */ + if (LL_OK != low_level_init(netif)) { + KPrintf("Network en low level init failed.\n"); + return LL_ERR; + } + + if (EOK != lwip_netdev_add(netif)) { + SYS_KDEBUG_LOG(NETDEV_DEBUG, ("LWIP add netdev failed.\n")); + } else { + SYS_KDEBUG_LOG(NETDEV_DEBUG, ("Add Netdev successful\n")); + } + return LL_OK; +} + +/** + * @brief Check the netif link status. + * @param netif the network interface + * @retval None + */ +void EthernetIF_CheckLink(struct netif* netif) +{ + uint16_t u16RegVal = 0U; + static uint8_t u8PreStatus = 0U; + + if (1U == u8EthInitStatus) { + u8EthInitStatus = 0U; + u8PhyLinkStatus = ETH_LINK_UP; + u8PreStatus = 1U; + /* Notify link status change */ + EthernetIF_NotifyLinkChange(netif); + } else { + /* Read PHY_BSR */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BSR, &u16RegVal); + /* Check whether the link is up or down*/ + if ((0x0000U != u16RegVal) && (0xFFFFU != u16RegVal)) { + if ((0U != (u16RegVal & PHY_LINK_STATUS)) && (0U == u8PreStatus)) { + u8PhyLinkStatus = ETH_LINK_UP; + u8PreStatus = 1U; + EthernetIF_LinkCallback(netif); + } + if ((0U == (u16RegVal & PHY_LINK_STATUS)) && (1U == u8PreStatus)) { + u8PhyLinkStatus = ETH_LINK_DOWN; + u8PreStatus = 0U; + EthernetIF_LinkCallback(netif); + } + } + } +} + +/** + * @brief Update the netif link status. + * @param netif The network interface. + * @retval None + */ +void EthernetIF_UpdateLink(struct netif* netif) +{ + uint16_t u16RegVal; + + if (1U == u8EthInitStatus) { + u8EthInitStatus = 0U; + u8PhyLinkStatus = ETH_LINK_UP; + /* Notify link status change */ + EthernetIF_NotifyLinkChange(netif); + } else { + u16RegVal = PHY_PAGE_ADDR_0; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_PSR, u16RegVal); + /* Read PHY_IISDR */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_IISDR, &u16RegVal); + /* Check whether the link interrupt has occurred or not */ + if (0U != (u16RegVal & PHY_FLAG_LINK_STATUS_CHANGE)) { + /* Read PHY_BSR */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BSR, &u16RegVal); + if ((0x0000U != u16RegVal) && (0xFFFFU != u16RegVal)) { + if (ETH_LINK_UP != u8PhyLinkStatus) { + /* Wait until the auto-negotiation will be completed */ + SysTick_Delay(2U); + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BSR, &u16RegVal); + } + /* Check whether the link is up or down*/ + if (0U != (u16RegVal & PHY_LINK_STATUS)) { + u8PhyLinkStatus = ETH_LINK_UP; + } else { + u8PhyLinkStatus = ETH_LINK_DOWN; + } + EthernetIF_LinkCallback(netif); + } + } + } +} + +/** + * @brief Ethernet interface periodic handle + * @param netif The network interface + * @retval None + */ +void EthernetIF_PeriodicHandle(struct netif* netif) +{ +#ifndef ETH_INTERFACE_RMII + uint32_t curTick; + static uint32_t u32LinkTimer = 0UL; + + curTick = SysTick_GetTick(); + /* Check link status periodically */ + if ((curTick - u32LinkTimer) >= LINK_TIMER_INTERVAL) { + u32LinkTimer = curTick; + EthernetIF_CheckLink(netif); + } +#endif /* ETH_INTERFACE_RMII */ +} + +/** + * @brief Link callback function + * @note This function is called on change of link status to update low level driver configuration. + * @param netif The network interface + * @retval None + */ +void EthernetIF_LinkCallback(struct netif* netif) +{ + __IO uint32_t tickStart = 0UL; + uint16_t u16RegVal = 0U; + int32_t i32negoResult = LL_ERR; + + if (ETH_LINK_UP == u8PhyLinkStatus) { + /* Restart the auto-negotiation */ + if (ETH_AUTO_NEGO_DISABLE != (EthHandle.stcCommInit).u16AutoNego) { + /* Enable Auto-Negotiation */ + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BCR, &u16RegVal); + u16RegVal |= PHY_AUTONEGOTIATION; + (void)ETH_PHY_WriteReg(&EthHandle, PHY_BCR, u16RegVal); + + /* Wait until the auto-negotiation will be completed */ + tickStart = SysTick_GetTick(); + do { + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BSR, &u16RegVal); + if (PHY_AUTONEGO_COMPLETE == (u16RegVal & PHY_AUTONEGO_COMPLETE)) { + break; + } + /* Check for the Timeout (3s) */ + } while ((SysTick_GetTick() - tickStart) <= 3000U); + if (PHY_AUTONEGO_COMPLETE == (u16RegVal & PHY_AUTONEGO_COMPLETE)) { + i32negoResult = LL_OK; + /* Configure ETH duplex mode according to the result of automatic negotiation */ + if (0U != (u16RegVal & (PHY_100BASE_TX_FD | PHY_10BASE_T_FD))) { + (EthHandle.stcCommInit).u32DuplexMode = ETH_MAC_DUPLEX_MD_FULL; + } else { + (EthHandle.stcCommInit).u32DuplexMode = ETH_MAC_DUPLEX_MD_HALF; + } + + /* Configure ETH speed according to the result of automatic negotiation */ + if (0U != (u16RegVal & (PHY_100BASE_TX_FD | PHY_100BASE_TX_HD))) { + (EthHandle.stcCommInit).u32Speed = ETH_MAC_SPEED_100M; + } else { + (EthHandle.stcCommInit).u32Speed = ETH_MAC_SPEED_10M; + } + } + } + + /* AutoNegotiation disable or failed*/ + if (LL_ERR == i32negoResult) { + (void)ETH_PHY_ReadReg(&EthHandle, PHY_BCR, &u16RegVal); + CLR_REG16_BIT(u16RegVal, PHY_FULLDUPLEX_100M); + /* Set MAC Speed and Duplex Mode to PHY */ + (void)ETH_PHY_WriteReg(&EthHandle, PHY_BCR, + ((uint16_t)((EthHandle.stcCommInit).u32DuplexMode >> 3U) | (uint16_t)((EthHandle.stcCommInit).u32Speed >> 1U) | u16RegVal)); + } + /* ETH MAC Re-Configuration */ + ETH_MAC_SetDuplexSpeed((EthHandle.stcCommInit).u32DuplexMode, (EthHandle.stcCommInit).u32Speed); + /* Restart MAC interface */ + (void)ETH_Start(); + } else { + /* Stop MAC interface */ + (void)ETH_Stop(); + } + /* Notify link status change */ + EthernetIF_NotifyLinkChange(netif); +} + +/** + * @brief Ethernet interface periodic handle + * @param netif The network interface + * @retval int32_t: + * - LL_OK: The IF is link up + * - LL_ERR: The IF is link down + */ +int32_t EthernetIF_IsLinkUp(struct netif* netif) +{ + return (0U != u8PhyLinkStatus) ? LL_OK : LL_ERR; +} + +/** + * @brief Notify link status change. + * @param netif The network interface + * @retval None + */ +__WEAKDEF void EthernetIF_NotifyLinkChange(struct netif* netif) +{ + /* This is function could be implemented in user file when the callback is needed */ + if (LL_OK == EthernetIF_IsLinkUp(netif)) { + GPIO_SetPins(ETH_LINK_LED_PORT, ETH_LINK_LED_PIN); + } else { + GPIO_ResetPins(ETH_LINK_LED_PORT, ETH_LINK_LED_PIN); + } +} + +/** + * @brief Input data handle callback. + * @param netif The network interface structure for this ethernetif + * @param p The MAC packet to receive + * @retval None + */ +__WEAKDEF void EthernetIF_InputCallback(struct netif* netif, struct pbuf* p) +{ + /* This is function could be implemented in user file when the callback is needed */ +#ifdef ETHERNET_LOOPBACK_TEST + if ((0 == (memcmp(p->payload, txPbuf.payload, p->len))) && (p->len == txPbuf.len)) { + KPrintf("eth receive data OK! \r\n"); + KPrintf("receive data %d %s\n", p->len, p->payload); + } else { + KPrintf("eth receive data error! \r\n"); + } +#endif +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef ETHERNET_LOOPBACK_TEST + +static void EthLoopBackTask(void* parameter) +{ + while (1) { + if (RESET == GPIO_ReadInputPins(USER_KEY_PORT, USER_KEY_PIN)) { + KPrintf("ready to send eth data\n"); + if (LL_OK != low_level_output(&testnetif, &txPbuf)) { + KPrintf("eth send data error! \r\n"); + } + } + + // KPrintf("ready to receive eth loop back data\n"); + /* Read a received packet */ + ethernetif_input(&testnetif); + /* Handle periodic timers */ + EthernetIF_PeriodicHandle(&testnetif); + } +} + +static void EthLoopBackTest(void) +{ + x_err_t ret = EOK; + + stc_gpio_init_t stcGpioInit; + + /* KEY initialize */ + (void)GPIO_StructInit(&stcGpioInit); + stcGpioInit.u16PinState = PIN_STAT_RST; + stcGpioInit.u16PinDir = PIN_DIR_IN; + (void)GPIO_Init(USER_KEY_PORT, USER_KEY_PIN, &stcGpioInit); + GPIO_ResetPins(USER_KEY_PORT, USER_KEY_PIN); + + /* Configure the Ethernet */ + (void)ethernetif_init(&testnetif); + + /* fill data to txPbuf */ + txPbuf.next = NULL; + txPbuf.payload = txBuf; + txPbuf.len = strlen(txBuf); + + int eth_loopback_task = 0; + eth_loopback_task = KTaskCreate("eth_loopback", EthLoopBackTask, NONE, + 2048, 8); + if (eth_loopback_task < 0) { + KPrintf("eth_loopback_task create failed ...%s %d.\n", __FUNCTION__, __LINE__); + return; + } + + StartupKTask(eth_loopback_task); + + return; +} +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_MAIN), + EthLoopBackTest, EthLoopBackTest, EthLoopBackTest); + +#endif + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Kconfig new file mode 100644 index 00000000..2941c943 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Kconfig @@ -0,0 +1,19 @@ +# Kconfig file + +config BSP_USING_W5500 + bool "Using w5500" + select BSP_USING_LWIP + default y + +config BSP_WIZ_RST_PIN + int + default 13 + +config BSP_WIZ_INT_PIN + int + default 14 + +menuconfig BSP_USING_LWIP + bool "Using LwIP device" + default n + select RESOURCES_LWIP \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Makefile new file mode 100644 index 00000000..a7dae3fc --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/Makefile @@ -0,0 +1,4 @@ +# SRC_FILES := socket.c connect_w5500.c w5500.c wizchip_conf.c spi_interface.c wiz_ping.c connect_w5500_test.c wiz_iperf.c +SRC_FILES := socket.c connect_w5500.c w5500.c wizchip_conf.c spi_interface.c w5x00_lwip.c + +include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/ReadMe.md b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/ReadMe.md new file mode 100644 index 00000000..947404f4 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/ReadMe.md @@ -0,0 +1,25 @@ +## w5500 测试文档 + +通过board/xidatong-riscv64/third_party_driver/ethernet/connect_w5500.c 可以找到内写的3个，包含ping, tcp server test, tcp client test; + + - ping 测试，测试结果包括： + - pc ping w5500 + - w5500 ping baidu.com (DNS实现暂未实现，因此使用baidu.com的ip地址进行寻址) + + + + + +- tcp server 测试：在xizi中调用wiz_server_op，指定port，之后可以在pc中向该端口发送数据 + - wiz_server 将额外启动一个线程执行server工作，server将向client返回client发来的消息 + + + + + +- client 测试：通过wiz_client_op可以向pc中打开的tcp server发送消息 + - 由于wiz_client_test函数参数接收问题，测试使用的ip地址暂时使用硬编码实现 + + + + \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/connect_w5500.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/connect_w5500.c new file mode 100644 index 00000000..ddc97368 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/connect_w5500.c @@ -0,0 +1,363 @@ + +#include "connect_w5500.h" +#include "connect_ethernet_wiz.h" + +#include +#include +#include +#include + +#include +#include + +#include "socket.h" +#include "w5500.h" + +#include + +#include + +#define SPI_FREQUENCY 10000000 + +#define WIZ_RESET_PORT (GPIO_PORT_G) +#define WIZ_RESET_PIN (GPIO_PIN_07) + +// spi operations +extern void spi_enter_cris(void); +extern void spi_exit_cris(void); +extern void spi_select_cs(void); +extern void spi_deselete_cs(void); + +// global configurations for w5500 tcp connection +uint32_t get_gbuf_size() +{ + static const uint32_t g_wiznet_buf_size = 2048; + return g_wiznet_buf_size; +} + +wiz_NetInfo* get_gnetinfo() +{ + static wiz_NetInfo g_wiz_netinfo = { + .mac = { 0x00, 0x08, 0xdc, 0x11, 0x11, 0x11 }, + .ip = { 192, 168, 130, 78 }, + .sn = { 255, 255, 254, 0 }, + .gw = { 192, 168, 130, 1 }, + .dns = { 0, 0, 0, 0 }, + .dhcp = NETINFO_STATIC + }; + return &g_wiz_netinfo; +} + +/****************** spi init ******************/ +static struct Bus* w5500_spi_bus; +int w5500_spi_init() +{ + x_err_t ret = EOK; + + w5500_spi_bus = BusFind(SPI_BUS_NAME_1); + w5500_spi_bus->owner_haldev = BusFindDevice(w5500_spi_bus, SPI_1_DEVICE_NAME_0); + w5500_spi_bus->owner_driver = BusFindDriver(w5500_spi_bus, SPI_1_DRV_NAME); + + w5500_spi_bus->match(w5500_spi_bus->owner_driver, + w5500_spi_bus->owner_haldev); + + struct BusConfigureInfo configure_info; + struct SpiMasterParam spi_master_param; + spi_master_param.spi_data_bit_width = 8; + spi_master_param.spi_work_mode = SPI_MODE_0 | SPI_MSB; + spi_master_param.spi_maxfrequency = SPI_FREQUENCY; + spi_master_param.spi_data_endian = 0; + + configure_info.configure_cmd = OPE_CFG; + configure_info.private_data = (void*)&spi_master_param; + ret = BusDrvConfigure(w5500_spi_bus->owner_driver, &configure_info); + if (ret) { + KPrintf("spi drv OPE_CFG error drv %8p cfg %8p\n", + w5500_spi_bus->owner_driver, &spi_master_param); + return ERROR; + } + + configure_info.configure_cmd = OPE_INT; + ret = BusDrvConfigure(w5500_spi_bus->owner_driver, &configure_info); + if (ret) { + KPrintf("spi drv OPE_INT error drv %8p\n", w5500_spi_bus->owner_driver); + return ERROR; + } + + return EOK; +} + +void spi_write_byte(uint8_t tx_data) +{ + struct BusBlockWriteParam write_param; + uint8_t data = tx_data; + write_param.buffer = &data; + write_param.size = 1; + BusDevWriteData(w5500_spi_bus->owner_haldev, &write_param); +} +uint8_t spi_read_byte(void) +{ + uint8_t result = 0; + struct BusBlockReadParam read_param; + read_param.buffer = &result; + read_param.size = 1; + BusDevReadData(w5500_spi_bus->owner_haldev, &read_param); + return result; +} +void spi_write_burst(uint8_t* tx_buf, uint16_t len) +{ + struct BusBlockWriteParam write_param; + write_param.buffer = tx_buf; + write_param.size = len; + BusDevWriteData(w5500_spi_bus->owner_haldev, &write_param); +} +void spi_read_burst(uint8_t* rx_buf, uint16_t len) +{ + struct BusBlockReadParam read_param; + read_param.buffer = rx_buf; + read_param.size = len; + BusDevReadData(w5500_spi_bus->owner_haldev, &read_param); +} + +/****************** chip init ******************/ + +void wiz_reset() +{ + // init wiz reset pin + BusType pin = PinBusInitGet(); + x_base wiz_rst_pin = 111; // PG7 + + struct PinParam wiz_rst_param = { + .cmd = GPIO_CONFIG_MODE, + .pin = wiz_rst_pin, // PG7 + .mode = GPIO_CFG_OUTPUT, + }; + struct BusConfigureInfo config_info = { + .configure_cmd = OPE_CFG, + .private_data = (void*)&wiz_rst_param, + }; + int ret = BusDrvConfigure(pin->owner_driver, &config_info); + if (ret != EOK) { + SYS_KDEBUG_LOG(WIZNET_DEBUG, ("GPIO Failed to set Reset pin.\n")); + return; + } + + // reset wiz chip + struct PinStat rst_pin_stat; + struct BusBlockWriteParam write_param = { .buffer = (void*)&rst_pin_stat }; + + rst_pin_stat.pin = wiz_rst_pin; + rst_pin_stat.val = GPIO_LOW; + BusDevWriteData(pin->owner_haldev, &write_param); + MdelayKTask(20); + + rst_pin_stat.pin = wiz_rst_pin; + rst_pin_stat.val = GPIO_HIGH; + BusDevWriteData(pin->owner_haldev, &write_param); + MdelayKTask(20); +} + +void wiz_spi_handler_reg() +{ + // spi ops registration +#if (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_) || (_WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_FDM_) + /* register SPI device CS select callback function */ + wiz_cs_bus = PinBusInitGet(); + wiz_cs_pin = 107; // PG3 + + struct PinParam wiz_cs_param = { + .cmd = GPIO_CONFIG_MODE, + .pin = wiz_cs_pin, // PG7 + .mode = GPIO_CFG_OUTPUT, + }; + struct BusConfigureInfo config_info = { + .configure_cmd = OPE_CFG, + .private_data = (void*)&wiz_cs_param, + }; + int ret = BusDrvConfigure(wiz_cs_bus->owner_driver, &config_info); + if (ret != EOK) { + SYS_KDEBUG_LOG(WIZNET_DEBUG, ("GPIO Failed to set Reset pin.\n")); + return; + } + + reg_wizchip_cs_cbfunc(spi_select_cs, spi_deselete_cs); +#else +#if (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SIP_) != _WIZCHIP_IO_MODE_SIP_ +#error "Unknown _WIZCHIP_IO_MODE_" +#else + reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect); +#endif +#endif + + reg_wizchip_spi_cbfunc(spi_read_byte, spi_write_byte); + reg_wizchip_cris_cbfunc(spi_enter_cris, spi_exit_cris); + reg_wizchip_spiburst_cbfunc(spi_read_burst, spi_write_burst); +} + +int wiz_chip_cfg_init() +{ + uint8_t mem_size[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } }; + + /* reset WIZnet chip internal PHY, configures PHY mode. */ + if (ctlwizchip(CW_INIT_WIZCHIP, (void*)mem_size) == -1) { + KPrintf("WIZCHIP initialize failed."); + return ERROR; + } + + struct wiz_NetTimeout_t net_timeout; + net_timeout.retry_cnt = 5; + net_timeout.time_100us = 20000; + ctlnetwork(CN_SET_TIMEOUT, (void*)&net_timeout); + + return EOK; +} + +/****************** interrupt handle ******************/ +#ifdef BSP_USING_LWIP +#include +static inline void spi_if_clr(void) +{ + setSn_IR(0, 0x1F); + setSIR(0); +} + +void wiz_irq_handler() +{ + static x_base eth_irq_lock; + eth_irq_lock = DISABLE_INTERRUPT(); + + if (*get_eth_recv_sem2() > 0) { + sys_sem_signal(get_eth_recv_sem2()); + } + + ENABLE_INTERRUPT(eth_irq_lock); +} +#else +void wiz_irq_handler() +{ + static x_base eth_irq_lock; + eth_irq_lock = DISABLE_INTERRUPT(); + + printf("="); + uint8_t ir = getIR(); + setSIR(0x00); + setIR(0x00); + + ENABLE_INTERRUPT(eth_irq_lock); +} +#endif + +void wizchip_interrupt_init(uint8_t socket, void (*callback)(void*)) +{ + int ret_val; + + uint8_t reg_val1; + reg_val1 = (SIK_CONNECTED | SIK_DISCONNECTED | SIK_RECEIVED | SIK_TIMEOUT); // except SendOK + ret_val = wiz_ctlsocket(socket, CS_SET_INTMASK, (void*)®_val1); + +#if (_WIZCHIP_ == W5100S) + reg_val = (1 << socket); +#elif (_WIZCHIP_ == W5500) + uint16_t reg_val2 = ((1 << socket) << 8); +#endif + ret_val = ctlwizchip(CW_SET_INTRMASK, (void*)®_val2); + + (void)ret_val; +} + +int wiz_interrupt_init() +{ +#define BSP_WIZ_INT_PIN 106 + int32_t ret = -ERROR; + + wizchip_interrupt_init(0, wiz_irq_handler); + + struct Bus* pin_bus = PinBusInitGet(); + + struct PinParam pin_param; + struct BusConfigureInfo pin_configure_info; + + pin_configure_info.configure_cmd = OPE_CFG; + pin_configure_info.private_data = (void*)&pin_param; + + pin_param.cmd = GPIO_CONFIG_MODE; + pin_param.pin = BSP_WIZ_INT_PIN; + pin_param.mode = GPIO_CFG_INPUT_PULLUP; + ret = BusDrvConfigure(pin_bus->owner_driver, &pin_configure_info); + if (ret != EOK) { + KPrintf("config pin_param %d input failed!\n", pin_param.pin); + return -ERROR; + } + + pin_param.cmd = GPIO_IRQ_REGISTER; + pin_param.pin = BSP_WIZ_INT_PIN; + pin_param.irq_set.irq_mode = GPIO_IRQ_EDGE_FALLING; + pin_param.irq_set.hdr = wiz_irq_handler; + pin_param.irq_set.args = NONE; + ret = BusDrvConfigure(pin_bus->owner_driver, &pin_configure_info); + if (ret != EOK) { + KPrintf("register pin_param %d irq failed!\n", pin_param.pin); + return -ERROR; + } + + pin_param.cmd = GPIO_IRQ_DISABLE; + pin_param.pin = BSP_WIZ_INT_PIN; + ret = BusDrvConfigure(pin_bus->owner_driver, &pin_configure_info); + if (ret != EOK) { + KPrintf("disable pin_param %d irq failed!\n", pin_param.pin); + return -ERROR; + } + + // 4. enable interuption + pin_param.cmd = GPIO_IRQ_ENABLE; + pin_param.pin = BSP_WIZ_INT_PIN; + ret = BusDrvConfigure(pin_bus->owner_driver, &pin_configure_info); + if (ret != EOK) { + KPrintf("enable pin_param %d irq failed!\n", pin_param.pin); + return -ERROR; + } + + return EOK; +} + +int HwWiznetInit(void) +{ + wiz_reset(); + + if (EOK != w5500_spi_init()) { + return ERROR; + } + + wiz_spi_handler_reg(); + + if (EOK != wiz_chip_cfg_init()) { + return ERROR; + } + + extern uint8_t wiz_mac[6]; + setSHAR(wiz_mac); + ctlwizchip(CW_RESET_PHY, 0); + + wiz_interrupt_init(0, wiz_irq_handler); + + setSn_RXBUF_SIZE(0, 16); + setSn_TXBUF_SIZE(0, 16); +#define SOCK_ANY_PORT_NUM 0xC000 + setSn_MR(0, Sn_MR_MFEN | Sn_MR_MACRAW | Sn_MR_MIP6B | Sn_MR_MMB); + wiz_socket(0, Sn_MR_MACRAW, SOCK_ANY_PORT_NUM, SOCK_IO_NONBLOCK); + + uint8_t sock_iomode = SOCK_IO_NONBLOCK; + wiz_ctlsocket(0, CS_SET_IOMODE, &sock_iomode); + + uint8_t sock_sr = 0; + while (1) { + sock_sr = getSn_SR(0); + SYS_KDEBUG_LOG(WIZNET_DEBUG, ("[%s] sock_sr: %x, MACRAW: %x\n", __func__, sock_sr, SOCK_MACRAW)); + if (sock_sr == SOCK_MACRAW) { + SYS_KDEBUG_LOG(WIZNET_DEBUG, ("Socket 0 MACRAW mode established\r\n")); + break; + } + } + + return EOK; +} \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client0.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client0.png new file mode 100644 index 0000000000000000000000000000000000000000..7df09b0d920a5bb61e8801e0f1d3a7481d22e4d3 GIT binary patch literal 80399 zcmeFab#NTdp6&TF$YRMBSWFf(Gg+(_Gcz+YT5K^hGc&WrtQIpfV~c5J-}~;|J3BKw z``#aK--aU8p{nYt?COr}jBlSjpFDw55<;+0=um(C^%pEam|y0vzuxQp_1C*hh)=Ia zfJ+5Lum9fJ$_VlPRW^#b|GM+hkVl;7ufHn8p&zxuUiTrbgq3ao`U}DC_v77)0glsO zf4$@a_<7`%fimE`)q{&-mi!yv&G;Fs3v${A)3~o9gD}4`rOw|)0b%Gm-q+lmDE($o8e(r!@(74 zB^4Euh%uvyXZT?7PsT6QpCLZJ_xg_O#7;v0tcm-#J*n?G;Ck}y*%P*2T&JoB-A{E%QY6;9`uCH(>jf0P$AJ=j$1*}Z|JM2kKfGz~ z7yr|H_N;hoQQXf)Kxomp1JUNmXHD&uKrlyY>kaFBSXQ z-V=su=Y{`!Mut&iPz)neN1g~Ni2mg3$BV_@#n`)Lb8ctZ1{n;uPKhdamsCX`1)o7T zI$JP|a)HkXD1&va^!qDg1giP+Qk~;IUpy^zgr-P&Plb)&8%!?tJZ^_kCUa~9_;@Ns zsO*wi^pg%8=SnyT#4sVno=yA6??uHTVw{rCZj|bH zTi)4vya?eDV;%l&>Ox~!4;Y1cc_LK*>3DBm8%Fd6YWsfKlUEb{*g`A|T@Qn+Rr=c;opnX5j84>e<)Os2Oud`2G>{Ra_cXI9t&HTq@@r~Y<@84>JubO|qC0>5itU~0ArG9nO3#$#jP+s$5uC%q zF!DfzP}Ui^Pa@ZfFQY{|&Do)V*@8{N*=A%nu>rwYafoa+9e;UR&wId*EwT4Jmo`yy zdGfl{s-VLI0JdL;$ql$w=vm!vvHQSq)nyp0;>_xV+86A=?D41v?WU6$XySllw61zZg z3~YRYanA?tEw`ABb_li=G$JB@$TLXD;rbpK6;r4s_+?)*H?a{ZM*z`XG?d5#V+BX} zzTgTC+B<5Z?T(C8Eom|S+SnzUDu3N9%6}`+aHd+m*w~$L=VVgpe3s@Q7gO(Utix@- zj5}MXT<2jt-YxFlyRkOG{W? zlk^w1M&OWbn|4K?W0Y-~$SSuY&G0-8C!mM}7DI~F;)CvT^W+P?X5C8hPzEeH>Osy3 zj1<&vp3_*-zHr=Wn}iPBsEW4M&&)Refb$#Y=ksh?{*(!+Iv0I9;N%zqp=hIi)~{bh zNS_8~8*CU4EuOciB@ZSPqC3*HFNb}<7GGPfUDICsmT7@@9Z(I}reciBG(|hJ0Q5!i z!tI5cnM~7^CpKhTDom`kJOY(ASGOgKd~$|2)_XDrRCIcAel2b_)3(z2UT(`g11FG| z5UvT5H%0gk6CPIkw8S#8 zT3n!Yv`i`Isv^HzvrTMk`hmbWs=@OLA#zuyd`K*p@Nl!%<8^N7t zqVKM_TYs_hnhv;8W=kkB15iLpTEa;rq+Q z94LA49j+%5aHsR5gU=ciVI;u(E|q9^(~SEa!1Ib@%$hnz!m2s0C{QtD^K2%;Wb+q8 z5{Ld|H#YH6)_WnK#uR00QwR|lk-k|41sXNe;`tWy4>{Qg5&PCiVgLRRl<*cI`>mk%-Kk? zquJ*e=KA?fVdEgUvVY+-H5EyU>lwVIt&|SWZ8PKn7<1qghce};adgj6fYp+;C46yKSw!$ z(KeRik&%-R+s}2_X~rcr{8~+5KUd_{wQ*E)2`ja7r}lS0*`#eCy)qz1Kq)iCp!kSPe(JXvBeh<(1iZAHt^Uy$t~G zX*wQ_9apLe2_U4EuTxZ`&FIQvc!?>E47^>p-}iHxrQ_5WC?6Rm)WXIlcUbltKid;M z)Mr`uTgD|{qSO>RgCiuQ>Y7Zk^To$jH+q`d3+d1QK z_F^X7@;W+^Tvjf{&l~m+Ro|t4wRkW`xFmkt{)EA?xF-FwxvLn!MrpL_Kug{G-bOIP zIcL0xLOnCQ)fKuV%c1gcPn6y)kwDPa=Gd*b-bAoD%wws>+Hi^)R-alsPp#z_V<_?r zqngpo8i8m#e7?$Jctx>U=*EUXnSm!2fc0))O1_bNGv8BqDP?_l?h7^FE_J4KKBZ{U zw2CLa;YHM4?V+5HN>$aMqDq-VH70AM>yLQFQJF>)fGLz;SiJh$`MG>ZiF&*sa`Hs) z3Z&t#v)UBLCMXhOz|SD-SHFRy7NE8Vi#JzMG7s@9x+wH@f6gZjYt*MLOy?xH@8yg_ z{*<7K%!i05+Alng0-L?|+MLDIsCijS z#D|f^n4Rmq-T4a-weAw1LS4B<-Gh0_V zuyd%F1O_(z>OwK=lLZLKsH4W>>Mr&N?y-&}Cd7iM^zZ9SOcgcK0n9@-ssjO)c z$XKRF@4p0jfRV||M1FP-ZI1dr7!_L}b$~Vt6yi)z9OGaasQj6a8bg_iEyf`v>YUTz z4Z;zLy{0#}d^|#^x+*ag-He;zSUQ$8!d8W`5fE~j>GrpNjEX`ZLFYPkh1&FIC@I|< zjNHt5MpctQSI?C9jMr7YxDYR2j0f|6FQ{*1#KN_C$^e5Biq(}1+n$#|x+i(!xL9I}Ja;`Y3pJ0aj)lQ7OHS~`2Zlr2lX9?ViyXlv92grBv^y&(5d+c;pLqL%6WCB~!_nF&O z7yT|5y!ZyCY(oU6%Unr9;w76-E%ex^!6|ByK$-1=la&A-pC zwvbIuXZwzG@&Ofr#u__QGL*#Ff=rzV3D5-OBPEIQV?YRRx#2Po0Oi=L<1>)nqbkK@ zwzy-V&*ja!Do8Zehn6rj4p9_KAomoGml9v$oa*e~L+_6Y$z!9GGbIGvR#MRvQ?Qy- zND??_jV$fa_J`U?ZUPvpa`zn(_f~JY4nIli+{hPF(QVyT_>&5x5oTG+yvx^KfwA*h z&L*nZcDsg^xRdIRv576ErIz<{NnNf8gx=}zL4vtTv*E^D)EJxE~12t!zOVh(UmZ?v=oA>rVr20=cMgQQ-8%-b6c&6_zT5mb}_7g=4;2Qt73RAD?ISU(0Y;OOgYKjJ17>_P| z4seA;ykOjwL=$8#I5KE}B+pH7@AjGe0k-p0@A}RnR_}XT$6`Kb*eP13aKk_$;pW)| zSAzLhl5_^TK@s=t=W?M3tB&kBh>iA#_kwpt*rRZqCvOBauh9x$e$;Bi^=afLDAxz;`B zJ5*59ebqj^sz>o+9J8JVC&gFbf@H}R53R4_>A$KeeZBj=oy6n6d-%{aI2?n>H zCINWbOeftInuU8DB4B1Nmbx>#|8t#qa`(|Hb%p?o|DZLh=LybFByIyf@gwT=O(qs8 z8)mX1$)(Y%XQHJ>JO7GhRb_ThPVM?CMnPk(G4p(G{8SC~Zr3_fq_X2#gH{W?bf)xn z4g?YU130XaF%POam4j%jeF%(}K6=NY&|U5jQcxQCQyxrSsVMR=>=eNghfu_-nt{YQ zF_|m(peXi0VzW2~A3QTSnF>ax%QrB%^?*4x)34+XOA#vef^@8O`4@S>GQYGd3`wnr zyxt=_Tm9bk*%Z3z*fiwcIe63&X1-+E>GvC*j@33>1drZTPh;ODk{%-#CG{VmNef{X zqYRV&_VX~x^82+XU>qLJ(T29x<8n>*G}_r=Z7MtZnrgPIc}eQpsNI3=mN_zd^UEI< z4!mW>Kj?);0KGP=a$f%0jD=EA_HUBivo-(sYp9;vwaIXrwhEu+FLwdDz&iMR=|V?0 z2Qgq;N1qLsA@vg*kSHC!Wz=EcG3{m75aqSej`mNLdUu{YUxv+ByK1b;xRt-r5=Hed zE*yE^*Pp#Sz7}EMac}E!-_!j~KYSg#DU_l92#%kTXujbhLVPR_D0*L(Ep*vvy3?5T zdV0o(XG!xR3~;?qp+c3{2A|3O6*v86Z(H<{c2bqBm`$r4&MZr9IXm}C2hF7X(JiRv z5?i&aC*--LA(8&FD^q4#s=Sgdc8bL~;Qua+h zRJ@{4rs&6Lf~e3x3xUq95$DH)B`)n4ZSCQiej~|+DvEb|{*L)8U@sCY4z5&cg|J-O z#PeLOqs3u88FcBxY8}0%Uwpg$s?1NtnwS{|3^0*ntUy}b>B)0n?1RSGWs-i(gB)l* z%|9gNa~PA5C=B>n(C=1l%;7zUsR;H>%&W;pUNlH3_2ZyOes(z}c;Jn{G`}fAHQH_k zRoGnWT#PP%>`seKBTt}gHk{}p-Bk{J)Q=N7x$7UR_TUsu9lBGT?2`=dl{VGQ`M^mY zQt_h0Ry^wa1=BMH>mB``%IvKG)*#?=6z}M9aR;_E)1STF!%rx?&JMjPewKxV-!W&2 z_+Z$XDy>oMC>w-BvNg<3aM}Jfldq%w!~Y9)&Iv83hyzFRB5U+1m12+muX2rQ){7<|`M$RyNI44_i^>FXYRzJC;`xXOx23HqY>5Sj@H3?V?c&>Ky6yNt}<-GWeX zI1*-#hXaCC|689U%=!fROz?S6cKJBOTO8$|ip6xw_-!GPYX77G+W*!7m7k6H zEVv4V{6ZeTv{(1#eo;zbc%Lkgo)@RmqItMn;wWIvzT~Oa<1cLNd%s2@lnqx+xTcy? z#Tw#v_@By#yeh;rW-o}I+z?v)K1aF^$gzUvL<|Q)YV<>sJjzY{#P^YtX|kjWfeMrH z)#nSOyqmmpEx9<;wW(yzrpK(vh0pg7G&uvhOfDXNtD-`YxzbCCb;n|?jHWP`GXXaD zdm0KJw2{Y>2V;#w{^o$j&eLPAEYZ`($J#600H#u%1Lng9b16h{c5@_LKJ36w92kRp zC&ZZs_s(DCD3!)T+MVG-21*y~~ z|MR+BRTxyXmjtLp5&5QLw89!8o5-BNYF2Q^{bUH+kAB&8VNenuZ^)v*g1gF1pX;u_ z^0KKWv8jTREI?xzlC?XtA^M{)RhR3G+Vf8s;eFR?OxM-sFToH*M6+A8?Q_AR?3JjV6%8 z9c!=?RUJljABQgf$kf7ZB(bQHUWrTcfM-7sSf5yGt8t8($kmYOnkRtOMgW!=nx+i} zQD=8AxucUmqYJji_)y@mB~UM38G`oY&A46gpHdjm`lB03uCo;@v}!07zlLrP?Qoty z6Z$7{1)m)o$Cl9u(5{$*@TRek^+dwC+{TSD53`EKO?$-H^uvmxJC&ya96bVfN; z4^PV8rOOkCY8C=z8|uQ}+oKJ2ZhNV@#zgWH4gGlWZm3m>!oJ{;D*kc6v3!kFF+9g#ir&fHe{*}+Drrto{01(l5YnKW6z z`Vtbn3M1CQ#qum*xI>v728MQO_KfD43&`zZ7xYsWeNdrXY)AA517KiY;#f*cOCHK+ z%T%qgXha$NZYa8`W?JveaE^mMv!{p?v%x)tGm{+ksS(RRu}LCu=f0MJB8ef}B@mQ+ zk8C2lyg`-ETc#f^iy?WlTTC8!_th?O9{izZJPkA1`1^4n`RzUiy9E{Y zP=urlO}8m|xGC$USLu2%Pkb7zy*jzJp4vNNL-S93tkL^?Rhc{2v8r0efr%nsl@CZW zevkaFri3Cx6A6Xc4c6)=L8S13ZB~K(mx_U|Dd*FePG22U$#-QYmwTGRQ7D6PbOdMj zKN{1=kjg;=194>CUI^~(5`tFIJ>kGVR=vP;*MV{O)8+h@=KKUq@8QY1@CvK)s36yz zj38VM-G@@l$qwutdcGz1%9I6ETF&ByojeBnX+T3v+pcx>CO%N7A$Z==MJk>~=KwaI zaRjEyOY|bwDHpws~s-! zY~g`^wB15B6u1dLE24eDZ>yc}-pL361d{K)`KiqAqSd3cIUGoSX0z8>Z@Jw|Pbay8 z&$r&tZgX1*ZihrBRs~^<9OKw%jd)-S>l_wQEN7}dZB3`e>T_on2apoGwI(!Zp#(Ts zY~P%FU;-(LfU)({Y4l@87e}T^bDO^Ea%+3@!A-fc@#8taazbF^2nl-jPFuv!zFHoK8pNT{I}+vSXTw5mUO%GR`ga+6Y!<^)Ri6cerSw0iZ9V=6ieXld z_FmzhFi->8(W-TM3_>hkNW5QfPpUi4?M$T5|cFw>z$7Z}@>Y=mPs*6bN zU3-0cdqY)%DaQs(^wAD=Vqx60{%pJ>6%>ANd9cCUQo5mv#9Wo};(FLfZWwJ)Nhv0q zRSchM*q7MzJ7@wdL**Apij~ zJ?Ykj40X2Mx0Q1r?15IBRMJ-O@-u*yr~*A$71cgLG!M>@P-$$LIFRPNQa!5Z2vIBvNcj+UwrU=2D9g1 z_<6VM%+>_02iH0uPTZJ#!OZKf@-sd9k0-xiE>^~+H@S5+frr^0%d0+fDW-l?1d<)G zdGPk!s+%punl~yFHBD5r5&5%-TMttP1D=lX#+gqdOK5&A6`>|2C~f3&5fFz`Y=QJy z+hioT5{2ita#fe-#MBqRLW)C?lCmx)xS8k4_@zxy-VB~6`)!n6(8Zj zvVxfJKj=wjQEtXcqnhdFS6f?$w&B{|mxYDOM$n_EZvW{)*ffeII3jw9c8GDWf-iD4 z0wJ*~BVDadPjQLymr0bcNYoZBLxxh>RdVz2z!zechY|)x6C^w`b5g>?CIqyA8N;94 z?jl)JcQBzgab)medj)_S>^xKh-chxmkNM&EaucZjK`xW(O5 zh0q`R9I~&2P3JD0YyyKLr8){7X2MNDV9#H5 zT>TB_bk1|bF`_7qS)_cSO}UfLsmzuuJJs2A3=Ej*=Z@%~0{wEnf*>Y|-1lcXfBraM zG2{9gn0GSk#59ZV^epC(HqeGbgr+||V|QDF?mr>?U46#O|FoFZmP#T>B38-S0|?^s z|0tFsv?q%%l9VhG4=E6Jaw%10q%4dd-|u=l=^!krGRqj{t?3R!F(|dt1_x^v{i>!u z9El?MVR7X?5hIggBExQD8A)w#zv_x55Ybr?*@HVp$i4L$Q69NNyO?`0-VfJea+nLr<$M&IlYdV;dd!)r%d2qzw0**rrHA zc-u*OC95r>ZOwwV2YPEfcyFOO>k}PmQuotCpfa%R zwEq_+_hi1f?m@wO(^2t;+mO4E?L(&|iW?|-wcrec!?kBe+I@7E3W}+GwBqP@7TYwLyA7F+>r0ZNb zxv<%T%4!kk=uW`l)CPXK>F?2mGP^raf=Vck1>0#u8(N*{k~?cxL^Ihri#Ho0l|F=* zbLaZg`8WF&pPg@=o>f3;kFFu70FK9OCWN<4nO{dHv^JTza90Tp2QFl+IWesHukzbF zAiLS!UnQk#!!s1}$Vn5+T@l&b<{L}0XiS&S;%U=+-|MkMY1~nTstPHun(cD*@l6pP zHKT~znaT+pF{#S3E*w42U1zoKXRjkM$&l=?^e1uZ9u?~Ghcxd8sZGQwLobUJgI5oGm;H;wwwWRE~6DY)GO_KV`R|EICr&0xLhjdLc)&NKH z5>Gor71rSWEB-NYq30?bVQ>=qq!)5ghWjj^LSwfE;)oOzWhehru{LL`EJnd@xiUVp zvdd`7-qdB29E7*Bi=xZ?qRW-+K&zTtkR$N~yTWyB?FNJp=oFWrL<@+&>4-N-xxi0% zlhH(^(P8j$Wz4He^ly-TP-gakY8Qqju(gZlK2>TZ7b{?%2;f;hkj+i`;zuaH+U^jR zG0lD11^UZE-=XR8fSfV#_%9F6g#c)5*t3t_?(Vq=l6KrP^1rt2n2|~M6&0FW<4kK*wctp1 zCi!>zYRtj1B^7=CEn;lzz&2qxlHGr*uezB2XZosIKKZ5K>l7fWF1HrLDvY^=JoHcK z)sex-=ricS8DhPhNPT9#IUMCS83nHWt$p%IC)?yg=tY@=ZL#ZTl@P%8rz-r#s1OfX zO^0Xgf$&&@2N$4H+=v|N{3fkFLwbF2p#Hkh5==87)1__+bKaNhvKmbNuEyDXfbh4* zY573_lHKLLRL82Z)=k5ejM%2K>$fsWf*P~!Qbpi~YTb%K{3D17rKI$)U z_Y;k-V^Qc;u;n@2lVz+A?IKl6ocFrklrXC0xU%Hi9{X_Wk@t~OqqnZYRe5sl@Ar^v z{jhKNslL=Z*IHW!yZ5uR9g4@MVI}S3ItC?RCjg@VBiQ%9E4&iiivR&W9WjE)`s(&n znctpJ?-!~+Lhhf&w7RkXP3rxq_xsrEDPY5kko_=&Qe7ip?A1%xFpwWlp~!~0@1xMb z-_POLCS??SXS#j)Ayhl-Y}@$fii>_$T=Mn7xy=sDM#r=>U)zt%EWeWMb*&vKBJEG& zzZR^V`k$Wa8fjmyCP$F}Lzac3ZaJkvmPfwF;_3_Ri?348zpK3Du8@?}_I*N`RJJDy zS-aglf=J+*Z7R1OYfN!_E;c4WB2=X_nf{D<@;DG9vAj2HjKod7+;wMkjv@T}_8)Dx zQ1M9R1eM~bNBt5x_qVn>eyrHCs2u6`THJX#%;?0@BmX<86w?)5?9YUmRLR4d zZq8$qt|{|!>nWi$64GV&Pqz6?8|J=@m^nzTjP9=$h zgyyd>_dXVnGhEllIs}j1^vBBT-=EF%s`EHT>koflj9nHK4{u%eS-R#^wJ(_DPNv}_Uy$ZRBwbhc5y z$=${T2lcI)4_Lsuz5moH7gZx8uUuSF zN^NE66PT!!1Dh9&ed;MWq|H`A9GT;Bi9FC=7fNbxB~=l6tHN-OY!5?x zvfn?cFUfWRCCH>H$s0VydHBk04{U*r;%P{my?PhosE~n3* zj$~t5T#DNGO{Aqp{`YtAg@o=s9hje3@!0TUG<=%hT01+@2rKD-=@i?3jJX|(4{UKs zClE)tDcAURp>|-OXgVIQxfxm?s5W;&+)U8tawPRx$kA-G|85xHY7)?h-P@)fz|wR{ z{ndpMR}Sa}kCEJh3PbqMDnJbsOnUbC7J2(bNdW;+_Tae!_C=L=9;eB-eA%2N<-D;> zN<~Sl$VvF;IJl+;+|EBR($w;*TS!GL#^@t1u6fOnI34k83$vL1TFA%!6(4yj=7 zy9kli=)Qm6`-Mqy{YmT2de5I8&`%KlLoEFh_a_9mQ%s)OI@;W6tT;RL!6ecBfcbw2 z2{{b^YIV{Fwm#Vw=$2d4^LRz>4<*-6cY{6mE(NwDpkD$<+zY55Xs0?7^AxTb3MLZK zz{U0}?9jTB9%ZRl#sAIIlL99wwsi#GmEfMkaSYCYd+;z`!f~bZJz2uzF6Tm19RIhC zzGIO%yn-}wGrD=KQUk-Ey5W1!w=mKC&8j#HnRss*i;9kFSnMlq4-fl-N$+cO6x(M% zfM1J2^i+;;;=z8dxa=M(tO==y+*c>7f}MepO*3rP$SdX&D|^TO1?v0{Q?#_*#zDFk z%3?*)0sN~CLRFoA*%s><>F5Lk9dL81%&^eqW_Q=02*_$J`D)E7Gyi;qex82@*+&;3~T-=rC{h83rz?DWrM-Kzuvcvjx z^O6wsEt~WUkvLH4AD$D-fRIP_hvJ;XjzY%UxLMuk(Gb1`lC8v8Xxe9Kkir6ydT44Z zdomjlb9KHoIB*XQ8K=c$D6GOUlobex!Tg&aL}o6&|7infEYp#`h~&fyUUyKgToTa{ zoWWJGiuRUg;V9{!og%hM269OGg7s-ro-M(-htv^F`fsOgNN`TwrA zCpX=Zq!JJ#Rh&n^ltC_-org_s&ySDny+M?T?}E}kW%Z4lh9NP~kw`STGT!8T zE!lA@M;^ehHJz;oN`yJ7<33Vlc`hqmzu5bOFMNdjuWSnwbmab`o(S`ke30*;mA@*X z!&|}+=C~iyYHv1A8s1W+v0Z5&oen8g7@%u#V#rY0qEki(xF%k1+l;E%8$70yCtMDF zPGVP)qM%GnD#*o0<9Z_4X?44EUL^C-cqBF0^@eD_B_aPgLHKInJ8$pyagArSTN80P z%Ofnh;oj}bUR3r35ihMyc4ZBTJwwd*MpI7No=p$QFe+=T5fH)4#ZgBGX{sWqpTR9L;Kg|M>t;Wa%}4n^5FyWC#(g_$%Y z;TfT4vHBC<^~`hGA-L+u)E2FeYRV?GPDV)P!F6XUnG`)<-ktuv*R4stA~bnD9O&XM zd%EXq=?hj={m}oezUxl2{ZsioTRH_}6nt#V)U1T$?DOQyXLFnf9V18tX^H)Ga>nNwoOC6a5}oyk4z?KY#prsXtA;OZ-z@z2|v{|4%dW|5m2`Z*SOpR!Cd; z3fR8h{2aEYzk~qsaUojwdmhbcw|8?q%Q?#v)N?7LA3c{V<=?AGdV$_h%!uf`A5sf& zzfLVaN2`1tYKRudjHAC}cVQA=73R6q9dkl5wft16<5c^e(Pg0~w4UseeaYjsZe<8U zm^#`3xEhknq19`Ev(^dhwgGUR0{UrjC%aF7d`(57yY^d^waHZ9nY3h_ZW+WPVZ>5UG0ql4b)pf@_`|5tPn44s8>R8;N~o%BCU z14;JGo)_`N_Qu5nYrqO;1KwbHR~D-WR99X_ntNMz7$}DAOjyTVrT^+AuUa8K%@#j2(Q||764kalLm5l35UR1R3$|W=)1M5AJRYJKyJT8qTp%m54 z3)|?mAE?RWAh`F=34iq;4AuD^>!_q&;dtLHrDCpBr^Y_DDq%{eNe0vs zJKml64{lGtH``4Re_>2M_GYVCd! zq3wY{7Z^#DG=kq-SuAz%oHi|%%IVXi>YAOn-7}mDX*_S_)7iku-J7z0mbiL*;4?(= zsPm3kV=v&Yp8|#QazGI{I8lQ=|K&15Q>kJ*&4KRV&pdx2Cl|rB!#Dq#nHUDj;Mj9r zoosATci=0g=OieBZZ6#D^s`hI4q>Z3QPZD_sKm+~y*X#7Bo)?^zGnZ`(cIi^>iB;? z4s?7u5BB~>K)S#Hmdv=BEd}Kb2YSPS-f*Bd9Ow-Pdc%RzcpeKyNtE8xHh_1I?_z;XrRV&>If)h6BCfK>sa(=?w>Z z!-3wyg5JV{-ok?3!h-%k7#8$~1HIuuZ#dBZf$2bRIM7=<&|5mtTRPBNI?!7>&|5mt zTRPBNI*`}*w{)PlbfC9%ptp3Ow{)PlbfC9%ptp3Ow{)PlbfC9%ptp3O|Cw~4>OkqQ z4`14IpJHv!-_J5AD9u`BD*HrJJaMI%m~(fQRWSwyqckR|i|jXQRwUksD1JBj=7vU0_7V56h&I{@<5Cj&>EplW&@O7gNq)@D>vEzZ4QQD!R_+ zf-<$#*x$pRTgY1Q0S*sCxz!1g*tEWDvL`9wCp3o}&uBh}dl8SeoOg)+HOhE7|7>Gd zfwM7}t~;NmDSzQVXOMsRE{*^IL~;0kLK>>|u#IQ^mvy3Z|Ev=|b`Nu&FA0cYOV1o9 zk4$pdij@2;fOv7iL52$bG4F#L<$*^!(7*?g*as!&`YLWd_MLKcenwQUt2*X%MFpiB5+`Mb;0kF7IE<%?usykM>F1 z?tr`2=@GgKsmZAqi}S6jiHLmx4om5xLAy&k$irtQKoomo+kt)4PY&d%Gfws{E!a3a z>D%!Y2V>IcT5OX`bSd(p-_p_v_gl>O23-r%L2f05+X_6)h*z#gzy$!&`nA0UKgQ%- zISSml>Yc5<-NII!i1BpFxTlBDe3KXGi78?a^Mf*>0afZAa}hM7MvFfsFj`bC#J7ry zv5HGATQlxrTb_VlW3x;SSHJQihVnV&a5p=x9M=RpWy`2rHbf-WY28fo@In}|2_%^m zeSvPIxl6g)%RzH}Lve`bP zJrU8(OJT6--ygEs5jpPl<>+d*efe@W-bf;mV0ze1{Wz zuj%Jc{Q!c>gf0D_!MStd?~;Rla-Yj zf^SdOmO`{kSB&_&!1vNms#S*!1?$%ZzWo#C7uM&x{WfU7s5Mh>XOV>P#h*-hwD|Ox zQsp=*$fKd()^vYk_%Y3+{4l{m%6qkPT%aidZ>*Rw&$?++z7Cq7x{su;cas^yG(VB3 ze?E!vK$px4#0vGm40e2aD8Z&lOI6fgX$ECtIYMo47{MH4!bt6*WL4-JA92}dTTf2# zmuvLTAcl|kvuYstHPU0Z79+Nsd~u~Vl&Gej{OtKUAWB*;G{+M=U+O)^srRF2*fo{g zftlV_kQi~TFzU|NpNK8Eqg?D4cx=_|`jYb}H%?CHBg=zuE|m0n0|#sGhP%F8ootuP z?r2C1xEccsp^~JVykWog49OJ#PBg^BY)kO2T#-E?&Jl6|6OGB2VRTJV^#HUdZtiJp zlZiILYH!aEV-$i4nRJ+ZiZC~3zcf2*B`w5F)@S)eHF$E<9=0B`k6TV!f=rZg4COzQ zf3W0)KbY8($F}FFzcQIDlcXmj60qUSB$);e%SvCwe@1&mD!Qb(Jr>yWq^`wKt?0OW9Q`Qd6;^Jti{(*4bkjCEOtD3A)_YB_#KT zG1lPlyCIh7h1dAP$Sqcj*B(x{Bcg1(WZM{eS!hRNaA0I6EpNo@2=9I^xjNiqHXZ$L5|D4$xcT|7HVf+2@UxIEt}-X;pji3weJHKvTk;lgXQ^^QwBZmW zj=~jDekaM(3_XB|*K!!tNlRZxD`p=ZaM|+99Z;|0nyed;I^!Y*cxQ9bV+JljXn$~e zer4)2DMUnqU}0l2Zsg_$-%_&?6VGu0cuM+_iH|y#&4oP7*qyr2cR-7%Ou`s3T;1H_ zuGOb59i!6qxVM_ige;n@g*y#;GTnuEK4kVttBO}mOrM_zFNAsOAGRXxY#nn_LLrNYW!9`7ag*~U4d?4HWGqL7 ziSmaFSFT%4rGfWXeO2~+?sd)0v{zDLL$QsM@|@&im8b09r{Ij4QH0%Cs{n~)Hr zfAWbKE&5SC^+sOvI05m8YKc3?ePZe%lwe8Xx;Ll(A=Jy^=JQkod(0Px5334~G8*Wb zr-_5;^vFclP7;_MilxQc`e#3r*O^JBhQgA&&?ihK>N3c~naWEs-_!AYUI7<~9JGU1 z>i98Hd|T8@AhAUQ2knguamT0J#2y?5PgG`zCFER1Qmgcc@{uP1G{l(mkZ`)c z<`xgjO|g*!(fg6-^F`vjSawj3c(G)mbTb=cvNN4l9rN_bvCd)}bECF&TYWpU_~)8j zL*S3>a!+jadxtbw54e^A^PZRV0_a7lx;0t@M$>>*19Pg?-!FgaTZNj-Z7y-TYEZ4U zt2wN}5YYr!JTv7?Qnx;Jh*3~dR?a=gMeAd|3zc2T#22YIoq}KY)xxOi;zO*7o&?qmT zwXbL-Rn(XLodIEQX9xsKi=f5i7nfVZq4j6@hFE@0sUSx;d7Vt+P#up5httX*&2L!k zAHr_r;aj@tNaars#3)L%2Rs?{keQi%*F1zm;FVX1i zmuydu<~m7<-`df;A*p09PwWq3di0d57Iryz$8S1rXFPPyJ_QJF}f-2q~G- zalz*umS}6Ti@j^`#ZqVgR2v#e1J)vt+!PmbwFbbjdVt-^tv|TzM)E@_;1qg@{pRz- zY*#N_Y4a>G8ZW=~71OxIo?x!P?e{TxJh=UEDlxuNc{-497^`j8oV#|VC{?H5?82%8 zn_fJ;wIo{jzjFPRjbzjF~@t z;8v#k&G!2xo(N7Cpoe8IGGlA_MBZjPhPUj;pm?4f?(MvP5fUB7)Sk$Nuc?Ck5>I5_ z#F`zefMRMcK3$m!Nyi`!$a0~Xb7|Jat%@jYZP{I4ihUZ(X<|MRzO&Co_4iObRw&}0 z8|krXy=m$;Q5I3k?5i?$AdhF=G#ahW%~N-klpI=HGfU{>+&Z4Zts3fIUAqNltnA5>Mo3 z+xk}YfIiTc$6{0gJ%1PC#T=;J-_IZ-8nN{Ecp|IfVXQi8%KcfxKfeaV{`dW;sPx66 z`r357uIS<`BMCJFV!E?$j-N<4*lUoY(GNFORmq$4pF6-blxB_&-HbHb`90cgk{grv z#HKIx$|Z8-wtW4NMzGfd%(7%!zn|1|g+P*OI6lHwe;o}j@AF!B`b*MuwQ(O`n1yy9 zcY5Q`U5+!;$1FM+0kJ;SHJ&(Elt;{4g$8AxReNlyv`v*HjHto$m?VHT;mMTPl^@L- z7m_*xqgOeVxP$~4_0Rm|%FvI!U~yf`yVv~WG25yfRkfbN)zu}62YLqN{J?g4yFFrm zwziRlrRrb(E`N_FvNL~;CtB?ehJL+{@-*HsdhR_S3--6#ztf)Y>e+HuozVS6MVAXm z)r2es4hjpIu&apMUn69is?(#WVP#jSbND!=U%Gx~G0>{^ROqCm1#*tc&I)4SGJi5{| zA;xD)EprM!GXL1j*ScmNf63syd`TyIy}DC`$!$KJWJyc65V}Jg>d7g`wTUk z#9C2f?0jprXiiHWZ_i6p?G@%~)H-f4(9!JFrR1Z(8W!cp*GXpTV^7FG6o9W+WQU`Z z`)1fJaLuh$*SA&^9NSY63-tAVjiZ9P24y)(U(&{H!wvjCqfhz2h7-wzXO5Fga46&# z@gg0Q$+byI6d446+}t?-`#*L|5icv$9lcX5n8qcs(tixZKOT{7he*)Oy7!;2`E8Y_()On2R+Zhy!yP&NLLn`h* z#~uR+0JkX-;X|Y#nw4O@HJ5C0gTFDH0NCQt#$t{CG~s>OA|z>(Stdxf)tPHAew>ID z27HiWTRUxYXOV(>MPk=}LRPasn-CPlwa^_CrDQ(-yZiI-OHY908d2AjNAC>Ec6MA- zq0u|uoYr{BCIV$jIGX{MI@ee*MAa{3V>5kZB&hk{s^X!h*NW#K3${zOj}{wxrYP~1 zAhg8Ro{_2WF^Q{GbY{5#Urt;fEA7v23<8t0F7Dk3xki5O-t9~q_*YrMU z(D%{t4#H(QP~5_0`oz1~95cdRYl|T*)#TjWP9-|J zAc=HOD7tQ+FaPbF-iqiN8pfiZn=tQYhHv^hJ9all;QY6`?w9+>>y@+W4RUYs5$_N5 zYV>y?IOoAjIj&j_5PA)n{Ig_|`3yA+`%QDkzY02>p%}>Zz}nZAJXG^~Pk-^K=pm7K zy|zC6^dMF4|64(ImiQ7$^yeS{fBfkuTRwf>p33rhc0Gz47Tt#*8LiVW25`ZM;8yoQ zl<@KT2!NVS#A!2|o+2{rHH;#wib2Z>w%ynUO0K5%nc(*9~-JN-z{C+St#?mzsAeH+=d&AO7VbpCU-MG#bNFqg2kY<$`o0goZOc`Q7T< zv$^k*DD5BHn}$ycX8mpn2e8W9I41ivPoC|Gr7Z2WBBG;7y$fy%9PJN|4vp@g`moBy z5QbKHZ3&_5lXNW>QYfYos~K#FKT4gSmc zj@6uRr@%R$jUkTjm9TgTj(yJ`55b3v80q*->^akar2hd(Qa5AE-2$dD!^9k3F?k>2 zi)n7!Du?5P*@hqAhd?Y~{cNt(!5c^Z2LxL}WYhSPvub}_FQcDmW~->g+vkxs%0eMu zQFoMQWAL^b+vRi^dtlH<`3o^diEhMlSi5c!<)=jxsV=qgXkyp6w>e%W@SQ9YTOA;N zl`o#*!?-NT5u7drCn<)DK7f1JnLFd@5cz) z9_&L}h+y9barOErc&{(F!{j9rseyp{H&47V3^(t~9}|ruFlN~1Sv)5NrIQq04<)kb z9lPw$9JUA+dPnxj-h0}FMa=Vo4^^&u*^0=8AOBHi+u`*qDJ6|I$aCLMy*p=KubqIp zi-sW)n{5x#j)VSeyT<$(_6_iUUYT|P-{rE9jVvbOBOdvc9aMh&qpu%+OYWq9?(+4ib~ zq0eW7)C2no;(TI@qwuPqoxXe4D-7BF=;%H_G1X!;hZeB9j}(9eHFbLtt{gD%uXWGX zIdisR0}We`C(c5EUD{;fHYZ1}VIaRM(>~OuX0zt6xmhjs1aEP8jasMc-)YDjx1>qw zs;Jenu1{PMB(W4?Vvn?cA2;7x%sBj7@B11k0~XCtfravHrFQC z+?ngvv?k-2GiFjn8rkjoUGtCa(dE{jVAp=kZb#DcHtP2T8TIe`|98DgPA{$9SpRIi zpj->OWy>NxBCvl#Yw5!FSlrw6I}qDN0DGMk(Yi z@*Y@N$*F1gP=bp$y3CVOYZXf#`ot=lzY%CWRRMe{d`Qsoqk(l+^tJMc6%N1uXfr(= z{`Hw^#%&{)6YST*IK-X@C%{{DO`(KuX{=YT<*}&CT%29>TYr|B)1VA_zzkrAsW7e$ zR}m1ieFi?pTDi?;=1|GH1`J^yn5Co<*K#}V%Mx1AWOFyIJ>~+Ek0*1U=L`|-Mvb7! z|Jre#vP9Q*^<(OLeneV7K7W`Fm;P)kE>Kv6MnC8x79B&q87Jlw>1Z1gRc^a!HdX98 z)XZHNUx$r&gFJ66WZI;Mac@mvs4~MS?4g9U4*tMGlC(b^RbercP$V>_Jwd1LTNL+_ zK;%ZF&QY7$RpCI>b|8l_Im?6F5|bDl!Z`Gmj=*xiF+u{+W}a`bJu~|g0Ctf>#G9<{ z>iW=UXBK7+5d2&Y{Z9BvI)6>%J)DxhdNa0AE+9Hu7-z5G3;Ol32mtcAq(vFHm#<)= zLTc|2$L7E9AM)p>VLO6_8$x%vrW@$Y^h~HRq3i47pXGUkHL{YEE6&D=Gvxq~Je?VS zEngxNi|%`6As&9zTV95;_~06WhPfdm zoLI||M={+!TfP28q^?{)4WiL?fqPrywe=`yH>bLUO2V6O9L}hb!1!qyIL}dIPBql( zsrpIIzs^@Z;_+`0M9tgp3Av^i^CbZ2>2wnJgf#TyMsLPVUV@}ZuP|3J(AZrsGmHW! zhD_vjnbWUEap|%xm%tIydTTj)UnjeGFd7S5Puprw_Sxrs+@RYE!9)+Q< zGBW{4Q6fcvf^(_5=N^X|Jz~6(Gb%jT>ua&(@O`Btlp43@yNxgQgmr|L(IM!hK3hr~ z{U_1@&T9q{86^%{=IX*1{-ZQPW=nV@eky&%sVUW+3g2BXZL_r>PdZZ#%O8RVT-V0z z&BEqI7!H6aq<*e+;@pp9%Sz87wA#Zu&XPjhUTT9$8Dh+Fp2vRvKdGjFvDM}Y>Y|vj zISXqWhMN=F!_CEXQFBJ^t1Y|ab~T;9134&HR6=x=Q>Tp_CCw0WaVzN(yG|$P8!qoq zyi;Ar^^5+i4R2~aRV@$Vae~fzzvxY3=|?DahW6unIc7`LeQ?v^b?WHHm7rWk(%a42 zR?d{37sGmJb-EP>v)07e@Na)`C_ z#AiP_TWYBZjm4&@L-#QIBLjAy=!cs}7ddPvn*r5I1sxMZiGi;ATjyOj=^im3=^%#K zx!P=L(?dFRQ~Y;~l|HaqmfkwHCKPv;8X+pRZ?M{j3GDWOz}aZTGRVyRJV0Z-ieR@b zEt;KYDcUGjo#|0lx_HuV%tQn)dQK)5wN?^f>sEf=n|x)+*KcgS^f5;(PqeX9tvt?U z>gnNjYNV0EQjKP%SM}QnmIV5&<0sGk)oO)i5iF8>~cfwYv=_2p< zICNoR zIOXn*lpXQ_Hi-~evTBcF6TLob0+pVvoBeVaqokMZ+&z;mpH6@b<`caYCXd;b4h{YT zdli%#&6j+6z{b_?`!Fl@-tyEooi=IB5MD=M(idN6in`_P$x*~N$!;HH{ zX_K$%%y9a;hUAyke@|zA4{t8O%uv}Q;VCMe#1_vVG!YOx7~*^idVCyi0lplFhuC}E zEU~W?V!mB7@4MsGTFSjR}O8|Mb+WcA`OfSw(Uxwt@n2qcJ+B+>4zukG^ zh&qHBMvQLRpKl;z5M`D~gq9#>?!@PMxT1ZCoNk~(69txV8wLZ`?`{jWsZf$&$vCi2 zQM2Vq#(V>}YpBB=s=ho56pnf29+v*!M06UM|0bf}r*+lPI+~L=+TCCl62Qbq3#-)Z z9ovE87Pj)(4u^h3K>n1+8NH)=)iOfs#fylOLf` zofA8&ZKjLlyXhn2OQYfFuZqWuVRxGs5z>S7)%KuCt?u1wTL?tOPJ+l;8_wRC+f9Yc zYx3)r)<{Z~mcVkLSF%^O%FrEq@efrjm;G3rDfotqtv=q~_qYt98Od~y%1J+yL-D?~ zu8r|t!pr5jm=?KRtQB7wHq>nxKk?eBEV(9ZeKz{&KAv0n!M*RM>ePfdDQS6iQZPJ% zV|>Po)SWmXq)HxsuD0|?r6S*+eAvXJ>Tsfcp<_YM+&)>}1*6e%!|YEUmdpgd#2U0* zoiR^*alT0Eu|$`R)^Jmn3N9M6m&#D?wjv6h92M9c3~fo+TB;R>v4sXawhvbWDL!sf?O+34euqZ z5PtQf7d7NE%??252_jd`;*KqvU0*npxEsb5xu#SBj#<8^f*2i%q?-{LF%=9Fdf`c_zs*P(KbUJ$Sawj z-WIGnltp&rjRLBl#X%vI*@)vUhwjr^X|W^=yG&L1^%#;m-KT6fRT!F+)&BvbxqgXN zmB!}SxKNqr^8|k4{RT%xRb0bbHk!lc_#%a+FN^2b6oo^6jMmsw2zBPa zh|@02k0OUM+O2Zvy_wrz+Kv_z%+SCTIbNa{w>ojxyD}XE2m6bZrhnYxYqztqdm8-s zx=Nal9t!Ha{#K`y!9CVLqq4`g_w1E}fx*4M(#$mf{h?~2yfxto_URDKVt*0qd6-US z4rb!c5TknEI>&u@K(Hkx)=Ov(jN7epbTyNJ!7mdD_NDs#j^^Gk-HZ2I$U!VJ8k(0z zUwW#*N!cnHw7hKpaQa8@`BRbMD{9YOqMIPS+MU*paN3U+43aTny-}kcO!A!Q3FA(W zP#%j~ZS7lF0iGJCTB!G9_d`-pB{<%G*I$tKCdqvhBY%)ps&HHe0DMJ`$?h8x&FA|g z^b?cp>ko}&4|Mh%mr}gYHUCvGM=5^Uk^vLpgGhLt-|;UCb;<~jCU}*@6Z`p1 z-^iHjVr^pS*~g)Xu`1FkM36;hS|oC(VR>tP3${Us9oKo9okpVY0t-tWbd}o>d?J=& zqbv%WA4ERRT4;3eKS@mnvKW6{eT^d8?a3Ir`sUx*;`aG?Hf*(_78rZ!2=7{R`yZs~ zr_O{o1dXG{Yk#P*6#Vjwd^z~r?-3JvYXW@)4Ua`$_FNKpkt{qXxtVCwLQ<9|@=d@x z>@2q@=TO~Zgqou;BZr~%W!@u*Mdzp4Qlo|hd-V1ZsSeS^QxHo za&)89%7h5np;l3V^)BDR*wb9$$@9QIDgG-p{O!ZmoVf-l(`ntBU~3;NtIhA7jd_KQ z?~ha7_iO3)lUV|~FS=Nrgg5ZQc;-2Oy7dB1CK-6#VQ@Vk?XSk_&n-^uSEQ`spH?2} z+MQns=krI~firJ@KI#MBF7TJWaOy}*6tN9U%cCE6&uiYdt*`p>v-V3k`YXwNm4PMV z{=}Q_ZzbOu{P@y>r373M4q2h92X6<#{rIxe@w_v0HU*U^_qbZpgaxi5RB~B0_gG@` z6N24Z8g2q|ZG@w9@OJIA#?Ag+Lw<@I7FW65=?}15@bkzq4!B<_W3FHt^ZNbJF<1TN zefeO$?UN-a?zwM?@r#0NfdhwlB6@F~-l>NhNP|=Af%RdJwL9AgV=G|e$}i-&9$XaO zyz;y)nl#s@skBc?uy|t=)_n3jes2YV*;HS{@QNx`NYPGJ4WT^gtuZWVN9Qxqz*KjV z$u?iinuQU87E0m9x`V*f38j8L2#YZ~MsQ=Ta9M|9o<7Tw(@|}M(##vyn;rFiz^VOt zMN%at1wFLF>V)sD&CNH{8h!9VeGo~LN;hZnAUB}4840EC*ueS#xa;XxVY*`+AotbD;pfW>;TWza8m8&#aM@?X|?A9$xY1?_K+z-wdC;B_=XY zo_z;P7>|g&*UP>0&xAO9Rmi^iQGCp!Gc3uEO7(3TFTIt0Y67N0nH!C@X@KH03kFYa zT?kT+t&OdY+iorrItg20Zrt#xDnLAwVO3oKJeWGTcC ze*>Z~$fm;~XrOl)MpcU&OwroRx&0Jq`{d~^W&S&VDMgl_)uG?5!ICr^{Q(yzq&(Sc zilj@VZx*>GG8A6RIZ*ab9QJfJE6Go;k7JHwy|2)si{!y(VboVTj@ydS*^W`iSnX{% zyG%$@4n{VV!@a*_I_`)1u_kT1GO>JfUG8IQ{Sdl!N!owP^3_f72g!$& z&lUn!yoKR#SXb~+#^GYdI;&$?GY)PnRby-SwY=ck4)OrIIeW_P zGv@TFn9FJD&*&I~ASus+qC@!scXLQ#&ieLYUx$A<@c5DjijF6U`af~GN|H@D@4BZD zX&&QBt8*wsE7i`NV-@@P0_?EZ+QL7uHX|`T7{62K2UU$d!rytarGHFDw0%$|K22P9 zEcmxvZWg~Fm5hbK+*_|Jr+v0{{}b#qt?}8$A~$2Hs8BLkb2XQ6ScxC?@f-{m?MuNMy=*A&w|mA4ax#_rsrv=??@ ziLC(WhRD1O`~vvaTWJ4u0#WwigAsW8I~$@8KC1sXz5qVpxu#?=L3vCwo5w0mB^0Wp za0=v~-|uGsT!;@7nBbc_Oq2oC$E)xL%Xx#)5d|&v4dAQUc!2{KNw<72IBg=IDOrK} zvK~5EuBwCsI+q}J3w_K0PwIk(CFzFd#%t`S@?^V#mCaSagkgMFF0j>foj6xwQNzE2 zkJC?#yV`%aQA^n)5g9&wfLfg`L5%`dmDA*p<(ey_o?mDdJa$Bn9Hxx@RQ7}iBGmdv z@43pr1ifrhP3z6{{$^h1r^i;QTDt!pwxubN;Td}|IdeCa5%0}@oN};?(}IwIH@l--k0;!0t7G@nieQOt;L-*D4_=Cl24?!!NA9`i=#@T_g83Txsf^sJT(4j_?%7t~ zm4HIJ9V6|g?CiV9@ia6cQ+Ce}>&;1a4qf#(4re4^n4x$qMKZ3Z(iC!Stg^_4aX#wr zj_eb+8C5A`V(FKZuj)Q{raj+{Qhb#*C0D9_lc@bBM@)R=Y61~jc&e8{ybTmvJjXpm zbbOYhHD|`YB4Lq^mb)9IdC=||qp3TDd8%X>!nDu%e~S9@FXa*)6d`c%WVl0x9Bq%E zgj&!)Vcv431`!aFD~4JgnxV!%Nxt&`a2z`j0f)We(rrK1wj=AG{>s>b5QRpZhowAt zFZWWD$>FHSR(D3-a+1`%%P!tS3z?AwQ^8Q%p_|M5!37QaARlc9{S1f^zKZiE3fDS@ zFD;L{SyOCZPYpF~*<1=jtJW57RA|y`MtCgR7A15ZJ_-=;j>^&^hP+faPJrCID< z3Btzjr7u^HcpY&Ou)w#bS_Uz|zk5x{@k+#kuk5I)V;0A~b+*vaYB`&96H7t=lXV1q zPnU-5eajfBavYr_w)UiC+Fp2RbHq5EMKDBH9pdqyu$~TKv99;`KFvLDAsQ({-l%MM zfnV zxUJ<^DSX)jwdJOI;h(+ae4>bZhg_A*T%?$e z0qf!jo$xpLmeXYRus*x%aX|^RIU` ztJ1NTVIKEPsN*4|!LcNloIjBOVPsGpATg$z6lS0uKAXX% zA(nk^iHAYRc@s91BU_#5gmVL~Q_5Q|>47 zPlV2pPf2yqOqsC^l;-BtS_=Aw6P42qi5VR|2an4Ig(|)H&2Qv>9<_I!?}@eXpFAax zHR#K5098H!TGrDzU16oL`;>*aw$kQ$*MtO2mK&%+vtgad_~j}lN46{FJlrL}V?as@ zBBE$$^R*csU{=<5c}Q)X^YJ4s&3CSiJjDl;a(s@#C?Z)7ErZvTi#5iHQ8Lvv^#Ir) z2g9e{=%0%K0ofT`PIhv!kXC^%iE59`BF%(4Lj*LWhyISrOm0Bo)c=}5LPlAT-XzX+ zye+Q-RIt~eKC;q+iq(8VmbZ{zM5>YlG1zJ2gU3UHGE)w^oqr{ekv~(IIiknoH^H$4 za|yT7AaqB!KBXK)t+BxGYH*G*gA>n@3`WY18~VQU?~dEZi8|y_FfL%LL66d^;Q9Ec zTBYL{c!- zju)1>e{0?eBRypjs`3^`?keQ8IB^qto+dt9d>UocA7HZ@&ilj@HXqnfR@8^xWg)U9J^dPe0sh6q51(? z8IM!^t)y|1x_`BqSkHMiacccXO;@DL=(KQ_+6BrTqbx6^Lm<}x@j}~3sEI!I{bd)S z7nOHem~`@jJVj{|(;dW`UY#wXZ5akRRsTzI4>%X)QP?pP6g*wA>1r1k94R}MD?Alo zelaB9))Mry-+Un!E{9q23 zkt08`oFC5U<~-sAW!Y+C*C!@*F5Kh>S#HuF=GVCzsD8FPW2tlD&J`}heitJ}lmc(l z<5YjbRB)1;YbTKj6)ZL5T@LLM9>Otk8EYJ}r0^!I0nRq#WXuw?hZlFJmQ%-M*2S1B zvq!`APs_a1C*Ojq&x^qB@w_$b(tIhfp_!?^P;ig@sCCq#i}_Z}R%%H*lkl@{YYf;N zeJ^&3zu5J_rdNj8Yjox|XS-7F*Js4mX(7v1@W8h*($}$N|6;5YYd+@Z#hVOIxk|C| zGhuRWx~s_wdJ@1dmL!*JWKDNv&su6txtv=VqHv`<M7$O|8uJ-J;CnXLt>0m^i+j3P^kD`}TxQN@GSzOZ#P8Y^(^}?Q;_O@+ z8iL>eW$Ta;LYL{2Xi`P;jV*|O`{7Ntk$YU*MWmrnrP_toiby<69VY40+Qlohv;!b9 zy=iLo0CX`S-Z!kZk}E3<#U#b()^8on9jHGJ4O2GPtIlp#eI?nnG@d_AxCFdK6uVTa%LaTv%TZz z6sawL_$ZEFm!}fllrP`74!$UKPE9RgDrU&dZ4du|#Ol_beuR!*i=dPvB;d+i5U@|1 zQ)qg(EhgsdHuy5yEaTaNE_?7wuXSO3Q?aRtpz#n`&Rz?HkejX|Kp9UFLU{_s5HC~h zIPr(qV&BcJ%f~&Nv&IQlF(^ptIbO2B*Ny$Z$zg zwg1U>ESX$f*566%)00J?&B9#C;9Zm7M0lsn^V{buxVp=ukmoH7nU*u!a6wb)VLl?v ziF_z0Ge-3C~&-dxYOtSYv~g+U_d z#iMAEvEju?J66(yG*O@KQ(ucT-c-YRE74XKqQn%&e7E`QG9jM*X@a4tkC(GYN1zD- z4qBBh>3>IF)zc#)g{K+_^&cWxR0aphG|TJ_lj;eW92x3RO;|%0+i@7%8~}BO&BWQu z{pp9^>ZcN}rXH=vl;&W?gqd{?+jrWvW&W|9L{|RGIp1iwtPssb%QD9p+ry49z{^B8p=j8(2=GFPWkQHc&8DuXyb1aP)T-#4D zh}`gehx1lVsb_HFdrSa>ApR_0N5XCi;OV54R%}b?odG{D`7ggkkp!%kBYmzyW@3;a zvMbkpy}}F1ec$CB|4+ASL%=@>@IP4a|I0xj*Jx|nmr6={di6%GBvwjR*zsJUq)^}iMB{x1H&&nCx|OW@&=69 zuASyu%>N&Z0@d6gC10#L!4(nVP&BSyyW?7RTl?AyO6-v%?t+jNUsX*Fo^*ysJ9(f%l!3 z%rvC142%EM={`nbNhLQzA9Sd&Rb>g03&UgYDEmH)+kQ?9IC$MF59RLvAB+N>V-*Yj zX*_)7%cA7E!{;3;)7GrQr#AZ?VtQ%}ypt;2hE`1AT;*`(JV!dx+rC8k$;&R%fB0qV ziYhrxSXcZXTvNvWV(G&hBuIC@>wt<%nLL3ry*@l_Rvkl?-|W6`p++J3@m~R={0@hZ zZcsvw&HV%eZ3-`>x90F`J^qeMtx!2K{#y;*M;HHaZJFO;m*A(tbWJ#wCa3ynaVk8@ zeRRo28-E&mY##4~vaYUBTVt6@D{-0-1?}iah&QX0k^1Ac`5^YpZ%gN`!7ZRNf~5CO z$*bJaLRGbmCB^?Hd=l>B;|0^31pb+DRnWp`CyhivkadznpR+E)XQk6#!Al6vS2HWG-4MUVNUd7melIqE03 z5Y*90+G>(KW68OVoC*sc=jSL~+_`}N0nfypE3DCJ zlb-E)Mlp*mw7UiN+ZWComI(p8e63rgHoEe>X9%TAM37+Y4d&4i(;*)3teRr>R}W@w zBZ%gw86d{Ax^7_}YVAA0ow8#LaW3J8OM(F5C)6?}otqTlXye=1Ex(*I?%XYi`ui5g zC{Nwsn~`pG-;m|~ps_Jzrd|O(Ycf3xeF27QdDUcIQr5jnhZJgxICNVxmj-7zfMiII z=^9-~3TNPIXgO2;HT74_ck7!Iy;mVDf+GIAWIAX2yU%vVxSi8= z^p&@G=#H2@gA%()FP2E>tSY(B*dwuH3p@fQbLilo%AkUh(#nX|tE-~|{c>9-KA*tZ zAvWvcK=?af;JOzX_10pkX8|27eg9~z@YK~r;Y?)V{jf>B%LiYawqm*$MdHFmCP~R^ z_(GuEonG&&u{Sa zV!VDs5yVcL8aCAA5bZ`mz6oRAs_3P<~{hun5w9FBW4x9z{8;C%|$0pfdg{6Y_fvk|>Uz5Z_ToZjT_dpSj2N zH8V|=Ly=-hNDX`@W4|wXhlmIrDBfHXU8@-wLd3uWYeM-BWGsd$L$#s62#Dbd14~(zdWa4B;4&sIj$c_ zHz^~X(Y%j|2)qU@KaX#F6TPl3_Uoed%TVg;uQOl)@)^Xbzw;+GBqKc_^j`H^@LmZ9 zwPkU5&cZ=#@fc>$kpiqp1^!cqQfolqj3WpC{zDnI z*SK_S_rJ~k85VAT zko5QsmjisTmyP&yQs@L4-+mA?{uTs+qfGCu>X$P~e;NvvE?Oc%u%Dg43fWG5ie6guOsFEKmW8kOc7FeH+lWAbNEvW zB=O^m$#E@IVprB%`(v%Op7j^eE*u@x;Nd6~Gq$I*6)JWZ4U4YDKZW^L&~!Tfdvj-q zwNb*Uc-))eyi@B71ngEN=*{7RCmZEO1f$sq%3IDI({a`%^F+YP718@=)1a@4`x`fD>=cwcGc>3GrBuuowswdN_!qiuu-`uZ# z=sHR@keQM9+EM#JRNCZ+KXt?_Inx&1T4|hnjnZ?Zba{IJ5hi-Efrsrw zSHQ;Qy3=2517ij)Hvn;^G>|2wo%KFCKfYm$FkjIhOoP_Sl5y5r_=2Uw^=Ej#V8qFF)-ut zj8h5&BYZE^$AjE^v1H^s3zMlftv(*Vl0T&He#OI^%ijIEH@^=7ahIiotRs9YZceJu zHI6J4%CPwntlcakui~0AnGJg`We<3>&NR~2e8K8{SO z6aq_idC$yWa{iA7fvsP0wo{mG?MQ|Qyj|wrTUZ;=SHn(H+ANXLq)J-%QRI@TCn?;i zx3JEY=XW3Y2~vnQoIcs#$9kTIQU?7+Vb*}PQ;IcWE<=U1v2=0|yU;j(f6Cz#lfQZq zYYq7XQ`n_?e7;RR)x}Cw!D@N#4Sygp5P%J8)%fF|<_F}*>~)I|bNwLba`h~g)6*Tx zpT=BNGV{p%So5m$3ih5sYzIEa{=)|ijxV$SUvI9vl#Q;+sqgK6wlGSZapuX($~#}Y zQT~aivwS#FmGb4}gxe!29<0_GG4HkUyE^NrLi;_tdq~8M&5Kn`(c;1p)N zD-t=>av>aRwh#ey#@cu`&xPhOZET%5n578+8;c8z!d+#2l<}&DhAmdPf`XYmth&nP znbYHQ8_6WPBV_w~tUFrmv1+lxX;_?>Ur;hi7%-S3=?(@CJ=*|i4<`!S zEj1qVcWX6wCcPfGI(*kcM0>(=Fk@I@S48-pr+BQ$eBw+ghPE^2@LmDsg(_<(Vq&pi z)m%6(XyPLN&A~q{2vQ^eupp3$(a0=vD*jR*A`dTf@!o}OxwGuHJ7M{1)BvHxR~H0j zlGw08W2w_(9>WHu^o$@??e6ZId+z7UYz4uTG1($B=nzJ&F=7&lMnicW15MoQ4Rejg zq)W4W86+2E@FA(44E+KsXB<2j014ky-CBqpsG zffs4E!ltV-C24&gNv_8n$|tgYyzu7p5B|xSsWM@?UC7H+hd(FfuinS|QHcFJs&b{c zyIs_|*a6(s&Ct~*!t6gcP3XN(R~7WqqlBG}2>~h1+)!nOtdq>MPolcw#NLj-q1uQ{ zV7o_RfAO{07_sg1-iykgYZc#!{>ZMMHNX|x;%O-Ux6bY(<3Bn(@3_-ugulM#;4%_j z=Y^J3L))DyrT!j*9-bMfdya%M;|WPiGk30Ja^UT5*_RVf<^aN3TWL2!D=Q}yqb9gX z8aVEh*Hp@7)lm90at7f{=Vr2O5{_cz+_8JdHdxeGv>pH#9LsX1=5L#4F3vK6tG<$l z+s7q{VT8E^cD;OgL+G z#Lq_@{QY6I;N7wC-tD0=FHv}KO=1UglEzS8Adm2k5VW)wPXX}jC1Vn5LQG9>(Jw`Y zJLuou!)+HsuJm*5yrcGcm8|kZXxZF@zHL0|6HH&PdYs<)dq^FFcoG|67Q8fj!nF++ z>~jK*)_;#4kVm+AL$oE67-FH5-Ln#px@!(Un9iCA=+60T>y6m#fC)VA2Mo77dE!y% zF1on~spI2rH-L~qfd3O)dgG0d(OAB%%WjOQkz8+zo zxVtox-kftR4%3=QyVEbpYfd9u7^$Di?(%Bsh?uHOTox8 z&jZerfb1a^rWrhi&*ABDRiq}!p@z%unS`r@ENfDw6ml~^=Y~^9Rc6=c`crX%$u+ar-c&qFEd;B`9sz0`a1;1t>%gB=T%LE?KQwpL(>7mo5^D{@#WsT3K^X z73+m-`jGR#ycnRaD;n+LxAMrA%Q2Q_$Dw)e;pCISBZpeB_083?9C4fUmRZ96-abQA zWlNh|Z03>ao!@Y#uWwY(3>R?=^AJYSoS&&WNcOZN903<+@O&Q6QBYSAR|17arM}GI zK5adP3rl*17~loait)$OU{pRp#Z;S>uR5`O(rijYv6at=)|1S2IxJ97yAKvhg7uNK zSn*MrCs4&z3-ZFjSXV0j2C_a6NO4nEzRL04XS#a2LYl5Q5NRskCYBDr&H-*tNdjWV z&1zGa=j8fwt`tawXvSqymi9eP^IqKLXS2!9ZwupJ-|3txCP}LWc(>KsTZtzt!@Dq` zN7%z8Nnn>=1n!$2~wbXRQQ7|M$7jMz$x$3LcBdz3>!gjZpQ{5vQ4feuo zjH~Le|Nahgl&-qTUsp7}#EPYw$!KtiES_DCSLAS=%q-$J21(w=G$aZnG|^}Yr?v}b zOE*&&Dw{vXm%qF|wtSOdCM%I$auyp`yhz!%zk$258CPASU8`sg=NCrT+_A3zf3f#g zQE~3+)^8FZ1Pcl71b252?oMzC9^BnRaCdhtoZ#-Ea0+*Kch^(o>%DsQ-o5&K7w2Y= zv+fE8Z&fi~{m*C4-=xA&&LO?*XUWcMfh#MkYAA34?sk0~LrE6*uCUWFvcwcAv{)V+ zcOznRU;?y$j!6}&6cPW(6jS0V(a>E=&H^toGO*G|XfA%}FP7xVO|8HE!OEzu^Ygd?xD9 zwo0n8$k;&&-X^(IRTWd>@ql3TH`TMVbMAw*6!obBess*%P+lbArEVVMx>mD|mlu=O zR00%%*Cubkw`ehmu}pf_&XYW}^nV$23%v}w>(NzWU&tqWJ3!Kg1KI>;^+QRtKQNTG z>Qr~fR11Jkbbs!2-=wqc2OZt5^|+pTsVT$=hHtB zQcFg$%HOj764G2*h12g*EDX-o*H!Qhofpy0)kz<&daHOih9hzt&@u`ebY}z!uqrH= zYGhD$q4~Bk###xU#HQgZa#&EK_W@)iHYIzub)2v=>gr1K_T97%;SUE};*w{q!?hIFM(U5wTLFK}$wl@8IyQ4hQA_WdQo&rq zhF$6V%1;|iaTOJ(iJ=+e7$in*#F4(<`WkcY^6z~LzLBqsr3Lq;^592s5=0kthV7hL zK%1gYpGfHjCY9obOKXzjA$Qc=tF@?|=f0bCtIP4^;K_|){DbIMP)k zeQ3Gz`f6G544Ohaxd^Z2rpN=cjOI3}En*?g2`}HpSFLNw-o&(XiJ{e;8!IS(%gLE# zl*nM1xi+H@4~8_SWa5XTMe$eaFOiM0L=Jq)c3YaJxRe!FcR>^_p|f0;th%z&Ra>OC_q)hh}4n!&W3vF^0>;i-Put) zE?ii|h1Y>TXQfK$A|$@s@F(5lg6{T7g*j)&<68hX3UiJ<6gG8mLY}gylli&;yE_Av zehXkhRxE=7HlAEI&-9AD?jhQfsb{pM|4Y0*c4vQ8()}o4E^rpU$Tm<%^kB=|WRF31 zIT%f1?dkDX$#uF)3aFTS&)IT+GG8mhNJ%Pq!&N}O2oXn^uTJ!V>4vN@f>^TW6U=^m z+PCqMWaxw(XT7i9TE*V*H+T9+kW$9oZL{IRmYeeGD`U$coU9@kN$3EjNp*K#Q}#47 z;-4lLpo6w(hMfL_E@rFyrJ4d`Ll~#K(2|}*DC8OI2ZYuGVeokHKgei!VkGe|7LG@y zkXwPJndtk4SmT#;Mr3DyKV@l{8S}36;u-(ecHJ07>E3$PSLQ=a3Hg&<8W}n~>1X-- zaTO~t7Gj4Zu-uI;UmeO0wh$l5gEw*0;||%H@!qvg0_$_@|Ckd;TA-3gFf(4o-G$x# z6aC2gsg3&5j4uD#+sh4V-qi`{bv_VN`?|(+w)@}?dso|z@gtpao=y}iQ_o3U6A$Z_ z--sgd`HBQ2|A6NzAOrCOkz1aSupj>PsqyxQX0sb{Zxj^UbK|aM#|QZ;9!Z_Mcdgl~ zG_G_fIg$_>@W^@k6)&jG*l?(=YAvru8kMd0A)km zfLwz#!Wfu=K0=5ixXGO8b#*Bij9(>>+;l><01YWV9u{1*UR(LAiQI`cjlg}|NO?$2 z@TSx}OrDeBAJj_iUv9Pf?3NbFh8~Locow|JXJWBi6FAI2_&u<`8t2J&=5>`^;&zot zv!#2{=eLVmUL>)9S4N=J)6FGa-QxHGVZ>me_ep;CUfyyuiq!79k7#%6NQ?s;SxGjx zef5T)RW@U|(t<5lIW0;`CP}g7cl_*fKf-X||IXaWNq;YkO_Oo*uPBvQ{16-_XM}Yb z{pobMxs1Sg&GC&%@Bs-gYoUEP>F{9SlC&iQ199G$t4=Y7~IGw`jp_(0uFJyjY8tV;ek8Kz*< z2Hl7w;Wx9a1D*~2-N&w&r0C4`jfIw0XR1mC3sfE;ba2P3jN3=2`Hbm2xIl0DpqDlr zcM+GK&)i*0DH@$r7v)><+AF0#@gz$ z;d!08a$~=!C~xdK?FJDK*8;Rto_AW*mCqLRR62Op{-rhS+={98f$vJ-bNs`KB~aFu z;-3PaGcS)mZ5pX3wx>hNs(cmPxuEU60PtGF=ns(4^3mSUva``J#O->xXTFx>D|5M4 z63#zCgbU!)xZoDVk&pYo&kB18UtS`d<+uik_do|K9)b z9A6-~`V9Tw#^C=E@IxmkAGdmb%FDjI3$_Hs2hiiPQbNPILb}v@f(q`pJF0NLCuWYG$8kl2|HWJf%!Usq>m%0t_+XqU2Dp( zutk0$(@Seet%<5=BrO1=nF0?URH&|;s17TyweCqWMKyICM+;aPB|ut#xW7uC%9L&4 z$nrJciM+I)mlC15;b6tkVS6l*^!@0yuZ!-B`{H zhHC&gTJ@;3(2})=uk@RP?UtJn6ML|Gzr>(UYww)g9K#ULGMZP_4%t8N2 zc<}1p5)i)$=^e1WI^JwBg{cEf()<%h$l+z4|K(}cf5BY=AC>U{{mn35%y4^W9@Ed= z3sZx`DGj1?ayAU}&2Eg>ZLhGo_ z$G_ua=ezJ;&$6x3B(1%EsQlsnE1lrJ0iUsoyyuNbXSQbtjhz?gOakq0?h8&^$$!&? z*N|erJdKc=Ha0BfPVUQmUi3>kL%atxAK{IFU$wNa@kZMfMJ>6rtlHE9Sh!1+)Iu6M zF6vnIuy14Tu_o1HiK#EykNRZ(h?(X(thcxYfwS=Qhxl^&R;@e>4waeW>%SKCnA-N` z%HPn2Ng_Q?+iyu2@;VXvmg)m4P8&JGYpQtUxMWTBrk;NJihEVLO%uE?(;D9BYjQDA zj|yf@Y5=EZmJBw)@F$jtKu*t4PK-=rQdTKz~UrO?zNQ zQd{>AJr$kOOcLd_1-fX3CpBVdD24MRV!B59*pSU)*FrAuR^4!&vGW_hxhXT5qAV_9 zP%LM6@R!-X9v6japu-I)@F|&R%J8(LD|biBc?zY$37iA=q8VAaS4LChgtFZ{2IwUH z+)clzO6HO;lr?4r<9V#${w&G$asDC6<-(Ny#`C1MQWE(|R=JJ?#U&CN8{l<)>|tY^ zjSy1oT1svh|B}xGMx2frM5=84wFueL`IiXPUhZNU&fy26BWHUp@rf$zlHED#miMXu z$4g;6wkfX63zqV9fOLZWb}n1j@Fx%QSSOUD_Zf!pjw~{gQFVx?_51P`zoeKj8AY^5>L|4>1dg8SKSQ9S~BB7=4@cS z;lrJWp(QOwcRO7p!-z3cL~+wuP}*q-e?mG9%VNL2o;n)3iiM27Hl5x3K9QkAs=D@m zSi874iV;C2?;qn>StVkXN$6EXZPptnP!z$wgH({YB$Tm6UcuPtoRO zrgD!gOapu<87h?W-g6GSPwl)1ju$Tyzfpc``_1aZ{nPuelD$49-pq82{U!gftHi#a z$`y9wKtt<4+U29S3ke332!0MK>;HQe5ckPQ$LD{*?;C9)5c18~xLNwlO1mg) zDz9K-*Zk=pT>K_{e@!NXYxu%7xY<9jmqKLKVT+xvZCHDUq;u)2? z)}6cZtv0XDqPOUxV=!j7-$HDC++aL!O&3AQ-Y9#W1{YIykX7LnyzzYCB`|{(znT z&8ZL`jA75-SEP~w1XuG_jKuNAgjOMx!*R@AN8R_lJ=& z#??B2ygq6U+D&>?k{o(EjDG9IbvFABaoK{dS29YhlmcB1{J#Hc0dkfO%TwslUN`#j z2D$3mD<@wY)$IUQ=wstEEU1|57PjNwN@6{nXVXB7nT zA)P$CWD+x6y@#P2I`b=X z)SZiGP~tuzg6Q!-d&pH6MG@()V3xOY*q5k1<``~>S%s82TfbfxHks)l(eIY=&WfWU zfm_~M&fDksNCw480aP-b4(H6P;S-(aerKQuf!I9v)V?;Na4}zxQEm#w=$XQ|0WOTF zB*WFrsJO24s?XnS&b)V(`KQZ?Ll_AR?39wxiDy#r{HDLfg{d*Ii>ngF=`2q6#*|`0 zo>K8y6qu+s85MzGiQIgj9r{XAT5|+{5bK&tm%&QsZd%#nKMRzS6fMUIz!H@LN_(Th zSlOTy4&TE0wR5RwSTL>Vb0HJuZRw`6(Qe|u5leeH@+05>E;X7c2p^_B?J$WI72Dj1W$h^AsrOtE;rx|D4KXW$(7Wep%$(K6wyYn`hz%eE~O>2|k7! zo~9`Um>}eFk0e!=v>uxm(iNdupn|LUrO}r>+~W67D^TH!8fxU2s*FZ+JwH4O#B+$DO5R8^|qoRsO^OH39l>{x7;q0uB>{sNW$l+p|7m!x)Xl zJ)^;i%NfGa+{oy&I|fn^gJPk8?A~o(-&}1`-8Gn_YPU^@ejJ;r{_M!^U$$Kih0U&( z!=jB~9vD>L-i6+O8w-$SA(sk{v`KmtzT4d8Hlv@U9ny{Un!!$!FR~J`zKahwEydQ4 zn}*3G4ay}hCYG4PMI;|VplJIgR{Kq!30YU(sR`TS%#@%zo@(Pm;u!0DPPXhYlY?ov zfSb~X22M^3TgkltPD%1E`NP#lr`;95-A6(zBA}LlrG{TNN+)@HMu|jNZlgjOS*hyM zkLCruJeLQld|*M8v1MMP5XqBhwyrIAaLI+yx+5DBcR{EwKaW4wB5X>(JSbQm^bg>I zfEn1F3c}efNN1^7#c9g@m1VQIy`K3`V3JcFgW_*0%}W@}QC|RWy%`*~NQhKg05B)& zo2h4j3NnwtmX!W|(!q5n@gD+Z8ccyChr+c!i}7%`_-G-LS$Rg{*g#^-x)Ji#gs&c& z(U@}V5Akaka@=ofxl9SYZusM-U!Bw^n4^B^c!W|*Dgc*~I32-CZHC7s2@FI}ZS`$7 z&Rh9WIbakgs*X&IUDD)#!geRv%Kw?RJ;qgB1drgZuJ;kEeJ``b!z3Lg%k|iCf({T+ zP4$PkYx>xmput;c7|!Yh(C~7S;0q%g{S_|47vA0U$UBanH?QqqXoQ*f*K;%>UbNnW>`2miaTHb;k}Mjhw3rKHS!oy(+`q<#lmEsVVbtw zCg@)XOt0~>GQ5NCer{+)EL5sbh+3)2+>i{;m2qAr=ZM~K7~aR-Ni~| z3oP~X6UtDL0hkX>;>ZbTogO(A21;&-b zm}5OM-Ip5(wKDF}56!na(SUh)ooT#8`!;SJkgPb3De~Nsz12 zzBpjEi#>YipkT3(XJ~IW^23dS%bDr9dOtW!q*R)Gp{2?z*5X?Bch}J0T|@tW>KbZ( z6qW^h&IA7)rCxxSDbqF}z1rlGg2hw?V8kT*cJL~Hu0_jy{+g7Hx}QwB*Y{c$l>WM- zc=rnh06Rdjp0O0yLL_5k?`-0kjk3q`=8A#HxdW-zcX>el?Ta9M7ElR!)b<4Yu8dm2 z$nt4Z7d}eV@dLdP=Y9mAd$DA+%g5JAk%+K*y4N3#-j?6b$WS8umWYR+4r707(#s_O zbiN)DAcNl$EC(ACe)_Lh$7G+FD1&_5AShF|?Lm>B+{u+x-LDW7ua6CN22FnC{7}Wd zVM_n9w2?CKyBH*W8rnd30mFgXx9fV?j(ZiSgYBxy_L7`CHQ0dXS`zLLBGl70+6H`o z-7mTaVhsTMdFM55zQUJWP?lY)vpdDSW3mostIz!f3h9g&j~}XWCrl6@u(m~USMwYJ z&z|hsBAbZfK%mn&0-6si|({(7G$i`Od>}K9L`x zK+8Oac|Bt#8j+6tM$E%3F9$Hb#b2#?b_Y_9{x&gsMHcjjw+4VJ_f--~phK{j_0=EL z;yo4jTwbH*%Q(xV4?p-c&A2>5W+4uLwB-tHc#J}$6(RaTMEso zZ82Kx+w)3Al`nmDeHyu1pQozr%s8Plu59rzcT6InzY$82HdS{ZRRn~eU;NWre_>X! zBt-#kePY^R<2*w;W>)$6F}dac+Xa7l9mDZEEoyL8e;k`Pw8URn8n>4)1K%U_^&t(~x^iU=}M z)6}#WCo?F`{WAtDI2RY+iopvQ-B9z)b0H|?mMy$JM|)$H zW}q`e*n0l6`_uY$WAu;CG{I9eUgYuRZuDuzv1u40&dRJ#d^Zx`cyEvKQ?+v_$x3$lUs^M{Y26xg?xIw1LY7F?bFce5tCsd{?p=BQOFf(KHC@6_ ziX?qx&e2w7N&mr?&%uP@l7RI}+QnRLSc(5h8-9Qbfo&)yEfkMpoE(?b$RA-qFs1NR z+H$il*yqr2h?6J?~xg{FkhItgIXmv8mb_}AJR8ZkKixOzKa7D6#r#Cc=&rgC?+Kvf3&NJ zlm|01v%%7&*n{jO8fL?xF}S3$lKWq12a&s)$!o#F&!=k&X)@pbXlzC4>($X!PiSO` z)#PvwZAu!o&g#EVU6Z_wLEbsy^cS3JIlX?qxLy9ecYg=7&SL(=T*!KvQ~HVL^Qtj}(Pk4J!f<≫m@LeRdNwL|V z@wA>ph9bhcIF0szt94vzZ9DI3VZ=XmuAZtD+uzAt%wJ%)s898%q5kS`*HEMKvPJz% zmqrVY@+-G;Z{}h>UtM`P3FSg*$z?Dy^)!&Cm9Of!KO|ugcIr%5e#E`m3|MKkh>7@puQ3RMvU^y|DfuLk5MBNO%Q*=8n%2(xIqqTwTzwVMww6Go zp=P(C!p%F@RXNW5^nS538$Wfd&4|cBc%+dqEa3M1+#hvNn=^E4>m&73B{tuoOKiL- z8p&3MyTq4}&RFxMR4lq_o%D$Xb>3JjfBalAHZM=DO;m7^odh$nYlh|Vj$2x6Pt{-IA46Y; z`JK-wA0s_pP54=mYn)(ICD(LW*&Q@BNd3NbbwW#m3m(Dm@$x98=l4Iu+W+it{NMJ< z*$!5}$n%ni&y_1H;WYZwyE!+D&-p)h+83G<*iYF#;BIrE-eR`75&gpxU?&WOD<>e6 z=9QnjBw4YfUr)g_YL3qPTxIfr&Eq3t^@ZPssfaK23!9G`Ypz7=d)K+@uxs@##QH~Y zpQ^kq z48k;MkjV}Gu!IJouFU@8^SseXXk;abh;Zc|G zA=fOno3g78f%zOqm?f=nUP~M0zW__qyzs~kmc!HVykn+tKmP}0>2VM^Dl=^t^T}N- zcDh_=8yJRdqM@XubXQDq9mHvu9%4+3d@mOBH1|yTcMZ}1OAV2K)ZaBkf7cNGT|@MD z4bk5!u7)9sf^*>7 zm)#H{p`Zjm%1_MDlfMh*?^gAcuMpDb4@2NGg_Ndd;OCb=7!}eFY9S^DBDo3sU{MDW zUWKDVL1LrjHhbX<%Ta{zN)Eb{xrKY{ULB=zT`y5I#gv42yTC}yb1DpQmM$`x_0O_0 z4s1|Ym9Tz60hWbuvEW-6k0zg+bclXQzDuWJfJ6A|V7=9{F{4^0b|#e6IA)Pam6!f2 z>Z^ft*KyB^{4ri}3$S86cmi$r%-zWN$J02ZJvi6o5=aL|kM#sHm~$sM_$cD-q{tQh zKsD;_Uz-?>W2^{ZwmE=nETRdgX)|aatf*IM?Od}IRI?#n=WSHF zOdne5zfW3i3AqO*v&uFFqe*QnwfGJig9f(Fqsd6ZH8@#Jrt2tBk%{WjbYe|?L>SsP z35xw6K3zr;7a|~4n9l}HAy7AXQAGE+8mZP{`Kmn2*5lHrZ9W^Age+{xC$DnCb8>7$gX#$fp|Jh?u*!xY8?E;28I$IU-$1f?VLP=z#&IT_$u4&j6DPE>AYLTWEk zkp?ayxfWVYLedzMxm;0A7@ph~s0EXDYhuT*NrE6i?*(=Q)cahK-`CZ)o4!Ot+@k5UO|iS1`w~9AB}2bk*==GQpq9fkG+2;47k<=1 zyxMBkpmBFHu<51CzCGx^SU#~T|7w;od}HOx@NIwfVqC^(dj7jxn0Tsl1?6IJbvj4# zQCY2O5}J@`)UU?@vUl2d$b3@slGO)E;CiE0oq^*t#8vr4S&7`t%n-i)=jyFGtV6Z4 zPO6*Wh}0dXkRb>4n+yTU!ObH6RA=khB63v-Fo-f>}ta7ZDZABQYdM5n;p=7^!?=k=lRw0_THcq z9ya_G4w@U=F+XbWFX3UE-dkU8b(fqkOGKd*St`h!z?CSFXkxFqCp*VBF-;x(^@EgW zVyCukgve9K!q$71K`{~b@Nr!qln?Q~$MP8w_$5Lu+FZiMcZLO1>ev08$swWwC7#+4}xembkAJ|h_aaTfM2cNUYADH_|cxC zBc3E2e>1XZemdv|cN;a0IQ>8`-BbBB_{r}E+ZYBWv3ml>Tgd28w4sj(%5GX5oM$qX z<)9)`ipcv#;Etb?FKfIzwIBTjfF46sG7#1*Uzn;TrEla6B?Gpv|Al6)Q6N_+LL#XZ@fQeLTOtFc0-4IrWs8z zwR8@*$pnqYe*W~~9pn$TaIs$P><<~WkNCjty2^E-rQMlv8o@%v1D*`r@rv$!v8(Na zJgsfjW8gcP(bbj%^>V;bqM)H&LD|5|wPG zJEV0E*il{Q%%!?4ML0WVUS@Jbdk0B(KK$^oe-rP;P@WV?L9SYaLlPFEkgr$aWDnHD z+N&?UnFI&Kv9uDM$m-hoVylHDf7&&KAJdnw8hj}fLvedjT}>H zVsLfdQ@=&Mao(8?9*`Rnuez&zNgv1RLvQ`~=y29g7S|saD;aR zXjJJw*yLbo|1LMW>ycB+GhrA;?s1z>oCn~i^LQDw$#`%>JbW`sZ;MO@a2M{#*UmFP z&9Fqz^;;|7!><+_c|rmWZ)$$9-_htryAfQ$AM*nmd6Js*UX}5Iwp09XIXZd#a(_St zKD+UH;<~NO8k0i9Jw#Z6b4i(Et{-7s7`LU_bL)9{_+%y;Qb-;2#X*wJfK~JNOYQ!*vos%zZhje4>C%N8tqEd|legX0(spBA z{Bn9EtzG8sj%p&i*?vGXdS4y&h(O`OC`lfow+zbAd4EL0enspi`xNxtzK3DFBWSx; zAM!T%wC7wfBp#Mn~T(3)9+vUcx^$;Q#umuGVuv*&i{}zS^5%-B+K1 zc9bVwosG|NRgxv=k}R#=*;q`*0j50ohj|o6FBeAF8G*2Jug*{O<$Od-_D@+})8Pom zORP3l-*x)NjEge54e83@E_7Eu>Cc|cM1?Poc}SiadV*Wd?DtqgYErH$tsZSjJ)4p> z-hQd5>x+0}&`XqcU5Fkdif-t)zYTw5gtyOjME39v(gt&xbE5FOT@I4aBSTt4^q_GB zuHHamp?SSgu*VQJwCT1u?5Njc`%REnrP;RU)niSlc#PxeNIfBHDWho=ncY%vfoOR8 zBw`ReUw=j9&+7dVR4H&OiPsd9cNxkM50w<6bVm(xc-%FGsF=8Fcq^??tU|*X%OYtZFD-@g!k3MtD^8z;HHWyo8dN2vb+aU%QVJ z+r@v02Tf3jl`zZf$|V2f||oZj;)0o|CFFMBB>Wfr?3E^0_x+vR68KkF%h z-+WZ^c#Re)*%n9dmQ<8#-zT;*yvHO*4A><5ZOhI{O0V}c12_!x(H+yi1%`FL4n=6;q;3(23 z*{vTlu5^ZFbu0b90tW;|$&I1=nIlf{qg{7zeBS}a6#BKR<;5X$uueRr-KDPUM~*|1Eb=WO zGemTFM4GP>R)}|vj)s{VC<&1Hv!Jd_TwiWVnM2Yz#6l!^IF!5h2kdYd4)ChWe8#2I0m)YJ*cn+WSYTylxDMOUg zQJhzkOUEA@fJ%uDxSLUqk61B`b~rhL%~X&XtVRMUg~vP#G-^4&3?5rEUYMeBocja| zLk@)QhzjzXpa_k)LLOecdTqOIgn>pHR)96T)+ zq1rydsXH(k%VubYA~FKTCzfXN!>=}Oq#%kSwE9D>Eb1A&P<(igfuBIq+(pU>vZV+a zvW@ora$R}cB0xi%vXqPtxhsQTk<_`?`)ATWf3_>-fy0WB$^pZfHE~FJ!ZuQhgbkk3 zjNKd1LTPPczZ$4s+V95Aow3})28>xYkG@XM$K?B6Gvu8c2%Is+Qpknj>1)V2U$eW` zrHHi$f4+i-s=5cgV#ROF*cCe$@E?Rd-*Seh?%*w~Af<(0+gX)!lzt9RO8LU>VBf(V z0*o&AJH5X0z*(q`*Wuo_RqaU!?HL}lISVZ0NeXE;h-Py}xvAvdn_gI7A*tlx^?_qZ zJi%);JCjw++hmBHPE)K`#|xc|h_YK5$U4K3 z@lbmGN!&&PvkCYPpw^!Y^|>qQe0?<7>{c}AuU7vbD@ko9Ic&+ct(w#~^H{cB1rEN4D#7pw-_bGzFt|a^=ys8nX!NtUg zt`U}R;vfk-J1G>zz=pW*S#hZNNwL4iZay+ZMdY>`4~r`J#w(J>q(1tWv{Dl(_ZNx! zXH0{yZ|PQ1VhuxiU8@I+o}tcbf$SLlSCa(4G~)A=_9(01Gt^2jdEDX%^yWS_1FZCx z(|r!+oqc;Rmia{2m)Z%7 zZ^5l!#HF$c>*J5R4N&9LdYBrkejs=R{5;cq`lTFS-BT;XxLRCi%fyxU?IW%Rv^jk6 z$X84HfTL7W=1W*zcPc@p`1nM_90mjm29<`7)b9)!?hDJBn+kB@2!#uOr%AtwX2Qe97re&ENu_I=EfV}YKw4PQOD#eQtz&V zmcW(jPOIzz$7!TDCperl6ykvm(hqR*tzYA4r53r9gWcMUM-t`I5sGSjJ2Nr1L?|?8 zD}Pvc1=w9VV|XJ!-mo;2BXF_2^UY*;dE_`w;ZjR|(P|_ zi$@MaB-{Rt(9~9HGUZk)-t(}V_}J?3;t_T_lTVR^d7Kh?TV4h?gOpe9*-jymTIdGE zsuaK8J_AcC+HBeHF7rUjmwo8Nc3&)l;+!LDwvl`bz9RXZB#gf(l>ouEGoHRTI=jsV`na~ zuYBIe0f@xX+I!WXz+99!YKV8akqX)0cJDTQgd__p?U*mb!v)je63-M}pIiM9G~TWz zR*W9T&F>qoL8w%L7xmI}^I63@Y05hBn{)V7FhgQOHO_Pvr&|~2**s>c$!~;<6vy9M zEv0Xs?d;h4tCaJn*&>*j>`N^+RyAaL_7_5s<$g%^ek0i9Io9jRPEzM7O&5W%;2ihS z9j_n;NnC-7LQgNY&}SoMAyg{sd!e}c%81iiu}jNn(s+a}@|$-UT&d|Su4m{LH=YI_ zXH}(qak0<~oDM&TG*lRK#_LL2k3VmxPi`LDO;XxkmUQMnZpVhq58oZC#itl%)9?U< zM3IYWLz9FF3Nv^D8eim zQVtF`{1^ZTTxS&J>ZzdMS-N-G$4a2M+}iFp-(AT06Za}>|3?4GHC*NS2i|3AAg@h2 zG^p>^mrQnoJTy46b?}M1@g;%u?hDFx#5gANI0%)Z}-(ejN_!E6BFmo4-0CM6aGsRf|s*e1` z1=I>T4(F7Ca#%3AvDJVpGKy4QY$`*51hv~k`^J(#WLVnJDw&A8ff1pW@ThEa4@6;> zAwifX;gP36G5-;Bxh^qDTO&qdLS}U-QB6q9ejWGYp5zockv z;@Uh&?FFaAbe!j@>1*mSCtsfWeyo(f!ZEk3G+EJ@`7TP<^75NOIHN<}{AU#jo*<%* z-emvfh>n~k9%Z*M{T|dLw}hoSM^XHqjvNzXK!8BqC%+*{-Nz)ju;f@m)5|xtIBve` zGH&AJQn)7L04y6SbR>HUqQTa{!qcirh)0PS_7&H87-+uR^90= zf31BE99)DX02IDx;AnXEeNWQ2DR=klUi7bAlLCrRY8APHjI1{w2Tzu|J@mt909wLu zq_)S}0$Wx4ob+GUK^K;4h@xNUsoq%eO71E2Nv6lLTkcNeYAxq0NrkScyUQ0LV0FJr z2q?iigXmz3CSD}bo2^7H#a6X_Rv?bJ9Q&cCRE7OzbvO4Bf!G`yV&l z&J3D#B*f4fnEb9W>YgrVd5@2s71-9%=f~@OcjTc9q@X)15Is-&{y#;|x6urZ11Z-f zi>SgjSVukWv@C_H{qK0h$FIxMNj4%fl2|zcQ!vwL%df^zDvo-}q2273O3_-mDleuI z$c0KVHImk!zTY}%Fi<`C5i}|v=jG;ZlPr+kjZxHwp6LOv+%1bdsjjFOyLI0cJ0gDWzpsoG82oWm?+PW^1@15c zTIyDa%3JDiOV5N$m!wwt|1|E8k&DkAsQnDaS95!MHF`kOmZ}(eTJoP`J^Wdl_FRdp z<3^HDG=;x1vR=MZ)!0GuI(_AJ8*VfO+y{5C!nz*_EW>D57wLRt@%T8XGyR`8VjV(}q!U&JeDkzG(YR-Sb|pXJ5`6rO$Dr`&$FW zj?G(8!{GIu(XPR06qzqSGdQ~oNq^(L5;sCK{pxyjd935~{eGK9uT4}a4CIS`ikR}g z<=f&OQ_*yZNLaq5^Uzi1-eQ{h;v*$C+9r`vFQgSdu12$f@_3Vi40b?F19uH>sYm#x znakd?e}5}>tB3Tvq_)H%T_+|$2NYO{J+YKS>u~^roNI~#{VMSK5VM2W>(joEj;oHh{BZitYcz$gpPjI1#)UOOEF}8DhH8JB;${0!H`X8jB<~&&ApaJdKRNdV zzWnDeKdj)MJ0daqAk8#P^#GXxJc4gJ?tj2mJ$rP=^6(#o^9qX@(0f72bd{bJyEkb5 z-p0is1KeYzJ25JVQ|}gja#Q82x!e^zne%O3j`)0`+&%Ly7w)MoB3C>K(Mmw3++Fga zGrY>Mk_hB+Eay{1=y9E~Ig=BjR;Ktcaf)y-u85&K@5MME8(>3zM6ThJKhglC!m+0X zq$AdZ`mW{VhpO_vyPq#k90BKzxI$O9g}FG;NtV1(z~8CYE`%W+gqm#!!8eF|B@uBf#_QkI*v>C0>d%6_(GuufhhA7 z?u1e={MDVMmIL@1p_@at+sdjJ5&dbO8$T>vQ2ODrDiwhb7-d0qTLGdD$6z1-wV5-x zA*hCO@A>p#YfaZtK{o4lCi?)b+{2#py$qRXIGxB`R!3srLn?x2d(1d!xXR6OvD!!I z%hUyzwSO8@Dib2wq*?z&Jrnh9(FW6NRN(u1>Ez*N53X68LyW9zknN5#y&ZI{G*u3L zel5s79)D@z2psaVy~gl{_Ux!q3ra99WA4Fys84E%(!iWuAig)CR8fk({QWV(h5A}_O%_{4P%ng!MGrheF1$+JETX3=%L%?GiVh-%z! zSBW!L5}_e!CpODp(j_!>U`?}5O8xUNdS7bVib$1zms;gI77T}U`cBGMy^}-$r%@tW z-$=@p{C^aOumM7rM&=o>kT|6b%t4Gh1R~Z za1v+SS-|Qc$R+OKqb|7Hd}+*!F|Tr(*sZNZa=Z_ARIdf8sCXGEg7Qv@^a%0A4-JMz z3o!x7(EKsCmI9FPkv;V`VuM1z*@rcF7}*d$GQazM64_Qwra0-Gp6IOA6#m zmS+6mu)n4zP+?=rnzcZ4#25??F$tL6nc@7ZFX#K#E|1Yk207W)kG?gIfKpO&&;ZoZ z!l9s7W=o{)9n}|-Ql}V*@D!$|@3m=tk&<#R)_~If^}dn0x;js}J6vj3U!X}i1aoXf z+QXeKN^yPRo9Q{!__eVUz1|z+e1z2=h&+?Uatn|} zSwb~MP|iBn=u#nx;C4Eh+Q)%z#fl_Jw&c9bjs1to91=?w4eq8n4%RG(;@ea=O9g_u z*<6(9JP8MT1pq~LXfg_gms0Eb2EAVoTX?1Jjp~$U-LJebk1bCQnn)yE>5@izBQ(EU zR+rBcmrcYJ@bp#GzMP!?_0-S;l#-kZ#lf_QMe!LNJ3DmiY1#K`3dT? zV2-(E0+Q&#AqxCJT*pQ!iHw9)Di_07CG;XdX=y8NEG!C0cG3jOK?*~ZjXkM<~Bp>`KaqSc2T297Ql&v+5R{HGO)wo$AiAFV(Q z?_q(8Ou){!KUN`ndDV2@Zhm}uTIC{2N()=Gz}NzXn70-O^2h4HM!{=E<7t%q@akQ~ zu=+SSn8w&4#+*Mdb;umX1pnl)(A=U~p44U6gZ!3< zg>keSa!Ukjv&_F{U-08rrqlXq%P+q;H-#hm^gC| z|G*V;lX>TxmkWO^h>wtokui@q_geDrs`4SX@}=J|ytOHOcXq{napUr%DmHhsgSC>S zbeq|C&-i&&=v+iu%9mA3&%_vX9OHW?;-x#y>B*vpJacPgHqZO_XHTW2{rUXvmp26t z>D!#~S+vFTQmPZPe$oGTs^8x3oHK3DQ{k)XcYnToAa+e=j^ph9QiJyCF8-1!iJU!`S;mY3vm&~>|4*T`F^z9Ij_ewEK++1%E&DNiszQt{IR^Ix# z2l{XG{H%Gz@P<3n>uK!y_GmXy!=$Oa9kjT^^m*Xw%R%y=f9Gc%-l<@Y*0@VLzY|>b z{Fl7Qpg literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client1.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/client1.png new file mode 100644 index 0000000000000000000000000000000000000000..167d455b8fbf29ac7161989f7c1b0c976fbde5c2 GIT binary patch literal 107737 zcmY(q2RNI3`v%;n3)NCuTC0?*+N<_#OSNXLkeH=*&DgU=TdL?FcG9XH5hM1h)~J;j zO>C-0N*YQK5#zf(|Mz{r?>mk-NaVQh-~Aicb)M&SUWt#4^)8&_K6m28i3<-O=$M^2 zaSCLh{4?vyA9~`%QQW|wvt)qQ$d7L`5?9c?KPBF~(D9Rc+FF)`$R)Fz8FURt%x`UXDr|+SPOZ48m>!Le;4$?TUvSh^6{cuHua?zs(P*&Akl5%5WkKy zQxOolPs>JkATckbuD+!YGisbek*@t=MwUd6jQO8>oT9S)-9;KRbeAmo-+P~SHb@{` z_rt0X3#6krl02ro>x~e5KZ+-97PB)M5^ep>-pHimI&_6%jPmMYa zt?8;_>ZtGHv?&;CT?6G#BN6>@;A zuX{Hx!N{#2zKWH-Q6N}<2JU`HpF3KXt7u+pvPHXO*eMe8yeb+;`lZ`*HEF#jMRNyh zA&vW8R~*#&p@Rxz1xeCv%25X-2b1+MT*PLbYQ>Dd2qH2-$}3SA_I-*kq~pw$Men|V z3rqIO{LCnCoCei)Z*r^+R?qO?$=W(8BnDxsI-VD>dXV$pO0fx6Z)o1(XwNEqqw5M~ z&S>$2!?n8=iE{ezukA+%>w!ae7z#h9sCwo{VLwHmp4%g#5nVHd8TP8Cb^@ss@78UC z%6fj1RCfJTFfj9l=;&?a%6kK;UPOQG4^v#V@6Lpq3F2sD>7*gF-oH;O2d zj-mCh06S?AWI;673gfhSS`|6i*Sf#ie-Cr^KaV(M{-(tJ0GL;Jiq_%oRz~}NVXKRo zHQ(GOtiB*@IZLE&_$wxS|^~3g?BY1x*55 zVM?#AVWlW%vrS>lR-O#(ZxvQ?Po-(-Qg!6<*FEYcTzTr;gQ8tpmle>xQ!~vZbi1an zyhD0W2yoVV5lmh%P>^;4;lBqeJdrK=+Wyw4iJQ`>JXTpKsh(N7MTReA+8><8uCF6R z1rf&e_@iz&|DBDb3{J#?O_r2F4+OVnBi4T&kLCiyL-)pPOeAXxX5No{rioT`0=4{=r^7bV>NOb!7gNm zH{PR*!z%X{s%5iJCG#Eh(qI%5$WQC0K3JEDFt43Z{eyklM3c4{Pw#x+H0g;fj96+`@*m$q#B!r#(iEl=9xLlYL_%IIC=*gN^i< zD=^LEI-9*t5zTkHzxBmYX{Th^LK&`w{?u71Lss-{&-nN7P3f6vCJ^j`CtUI)!0gPc zXL+8!<+OHu{S}5x;Tk)+ZyVtQXZ3pII z0>LyuAfM{aq65Jn0a*%&G#+H6ju_JIp+uZx)a8pFhcu!|tUwl$wl~(UNp7XiUfN^= z-FSAf|0Y|nE==Ja2ds9R|7cgQ?xsC3nu+`dJjli+!y(Ky*S~w8_D=6wuOLJdWV6(C zcKb>Cjk8S4VAm{{*q}^dN}>q-``BWOuz!SW?URSgu>P6JI@K5;I*8<=Z{$a`(U$wE zZwhG>ZivC>X$^9hvi*$5i0Z7GyFcR>8kC@5&`qi;y*Iw^6<>Ax@`Gz}`M)tDsO2N9uDK zsya&jHBBWSR5N{%EKA(eSER=04tMII@s56y!MO?DYi>#n%FV^oB_wL$r5x`%a7Dd< z(SIZ0Y3JSq2*lvF!`BSu+Owi;J=wjU6Vq zXfGhr+f)l@ZdWJRa)K%M28CSCDDsbOl;^G@ZSUG}#m}E&Re!5xGuvIY`nB(=kLLk6 zjsA;!@S)^(5P4fpO*qK4m1AN&jB(VMc7qa>UMltf8NLn-1XBO%E|Z^by$U;O29m^S z15)$scEt{Xb0??<6P#}iX{47)>zu87n$(#6!pWmHk~zr*yz{~(BOT-8A*{-W!#6N> z{887UPvAEFWe}E!$%>P=Vh#_f?FcP#=v)+aaB8(u-Nt_T_vchBg6Rnj9M9YtTAH+% z{msC7M~_ROgqePl>gu8#^L)tiN*v>=_Q04a$bn!5gDi25k^dXGV&}h9J}?+j+`6xH zlO44zmz~sW6#B99K`?vN)eFOYCvV+i9{@}CH(Wj|1dO=aqS{{Zan>T76m2ba7Te=w z3wys}f?*F`ey7ShU0hvm^hp#l7{VdksP*H{fsTaFS9b3SRwU zVyr&s$errdegLGE?2MqQw4_GZ z)pBlYNy7dF|SF-i-L zOW%mUWc;0?-`K>iW}DK;!|Zz6r8-vC4a{D2BR1J(_{>H7(;SQT zvGDr@tMNY-48V>*%M#MUxC;%V@0D~uH8q%?M&#UYsdi%DdTXWfekqXAs-hEXS~qqn z>Gz8(_L=?C6i>DJXk?P<+2I^rte{+8>RXqIz$4q{2zRbLG4R3VdrrWO62Q@!nfl>UyOmAzg4VtAnI^hSIQH8q<79~aN1O94LBLj_Qh#eQ4HEA zlWLg0#n&W!i#nssEz#K;R=Z|-r?L=8!NN(-)Gzlqwi5mLBv#k19sbtS>iZ}C_$18U zqdWbCjSW4J9ha-^m{g7HJH>^8^?XD-HzmJ49&m@>RgPi(Cmb20?=^R-QkVR?gRDa( z9n5heWL{LE-3|aa5_h2Dt}pmR8Fkm{CCVe#TSMy9uLb=uRVnl1Gfj`#{D3F` z2#6}V{pc|2tTnd;tb+EVSTnsVpd&!dwh&+`eUYpQ)=qGRW5|-Z`I95?_or8`zFF^L ziK$BySRf7Tz}jTLNW4DqjiFDe2bE|sf;w2+sjcfS=ugM7@T$jNAgikp@9PMeD?g8! z0K-Kwj|rEI!T#PK^XF`0x$x#-299ay8RxQfk=JUviZ?eKZq{s7$3p756{ds6>{dn$ zqzCh!H$_yEgbTplC{oi*@RSRw;w5BAhy-im9K+4*;$jY=oDF?9d@=xtu#;tzT-TjV zs=Q@go<+Dl^R#Agv-S7OVc($TwPu_q{YkwYBK^~>?He$XI_ZVBy=L$ifQ}h6ua;!1 z2l*x<7Xxyk4v`yOw5%r0JeH}(vq`}%(*gZ1V~?j8odk2;gV)T8y#8=<9M8yA^=O+g z{4U>)&6FrDZ@IMK!YF5OpU}qn5f*p;y>HnwlPt6YEHxx|lgXC+y2FfSKqqsrH4@>| z!4pM%W3bK3Bk-pU^Di6iUOl%T^UB6)uW|vQ#?bD3w?+d_+pv>OR?!}&qH>I4zcn80 zOu2P<`rNuBHvZPVo%>g~z%hjrB~Ae2hdvUHX=WJIHuU-E;+mlLH8?Mb@DLzPyE4k0$p6yA8Fnrm!uNZUmU!EM; zgQQRf0>$*R3gLBGN?tZuHhL*-tBrFDLqF+<216dP-L551E-}(b4F?T%|!ODET-qxl`=@S?!CE1gb`ZWcH zV*;YzrB9P8oNK^Xezzm&b4-PdoAJs+Taeeq1z(7-+%9vnC^|Q;T;Y%3~nn#3;xkc9zEL&=M_Mi)n(dpWq za-?v&c8q$;YbuL@hem3_1#^Dyc;WReW{mh`%P-kQdD${wZ5c12+KBuquU8nb?$e~t zetn|Fi{YE^|4oIe=BPr;RyziNV)ox(Nz%*RSwEkIVNxGq1~uISle9nJG{d~b*}}a? zpJgoMq%EkXt6a5>3(zhRi}M2U(Ux!@d0p)C}JNXy;#h_oeD$UqG zz#a*?d&@hH^T)EiZWic{Tf(jK0uVRM$3p~@I++sA1J-+Whc9?0Xly_0D!$@k_Z(mN$CJ1)l<2yO5O56l*dVlmgqnOvd;Uw!G61II=pXcc_i>Pg`&`WGJdrWTd zFjpV6x4aWe6-UDKMbt536zP89t{}1uXdSM5K!DEMnTF!jS8XIBxOIhE>e%wQA4r*U zw;5khHLngQ4EDy}Q=a98Y;`}^V#_VRK5|NJ62#Vajg zw>U2t5`evNJ7CRwl~MQ*s*{uH1);EJ_!1txg*G$M}+a` z;ziVQp{Ekqn7Js~ou~HQX|E^;hfL$ovrfYQ;+Q;twuFZt8J_bUt1l91k_zVec+c;; zzwF#Uy{P`!y7=Cp+K=$tpTcq9;hy#Kcx5*%p~*J49Ic;#t|dTJKE9x&6$YGcJCPyr zxtG4y?3;4a7B+f4caX|-yc34C=|aEX)g{x*!^$VG$8}AjMy~m<*XkrIj(?Q!7k5Zx zoMZCo))Ahc2;^I1?n#ueO%UZdT>+0~D+nbH;I&bJ&u$JQsW}m-#aWwNj z>oUy1(yKtByYRZARq;Uabx*J}zF)PJP}%%5mU+{EI_;;R!rvc_>g%CBY9kS|6nJ9a z>80qcVLf8P%Vieu`%i$`XdeD;flS<=w?9O`pFSI#yUDZiS3L zeuV)TjO#z{GW9${*CAoIxRhPzg-gJ3VBa7y%+w+0nTf5O!}kH(BIR7yj^{I|+k4AV z5IAsf5ly4*8AyvBB$~`48Odsy%B|CF=?Cl|Rm^f~GVdZT)kektzZ? zVQcNcq}jOhiqS2{i~i%){S2kIb!H2Y zUt(J?l+OvnVmr*u9rovRcseD^W@ouS3g1vOdMvxGt2SXvxKCG@7WUm^N9Do34V(N1 z;O!4{I}9nvx_qYR-|@tDkKT8`_xoXfdfTdwNfLGn(7e_@;SRmu=l0H!{oJRxx|0Lr_#R;HfwBpD!uNYbW zMaksaj|Q-$4XwUS9~o{`GSWtrNsV?aFzsg*TILjz*}F1=M&*=)Fb?+;uMPCkKOpvR zWc14YX*nqahOIR$q!{S&1zF6Bfa2>$6iN)Z?nrx=k~U%{h%rGP6{DWb#}UmCtiJ#E zn~HLUcH{yCqxtvCDU}EDDn(NH5|*D$g$yNig{qzASBeo>n!)(~-uJqs8i^Ffj;kf^ z!kIY+v+?d1fPK1`FA4!a@+L7S`+7V(bNL6H#y=^-G->0Vd&JxabI`s~4#b#CumJg1 z-9urRwcxt=c}q-nb+(lkn8&+H*f&&_DgL{8;@jHPw*=7Ym6Coy^35%t-?h>7Mk-oP zNvLiD@P6DB!~HZxAOToN^J}S^d+yi9Z~s*(%D23;19j$RydOU}v2r`cVuFD$@DXT% zTj3&HilCAO!zUS3Qknp`^t#qk`H(g0_dS(8nX_ULg@HPcU6fHzdMUv6vYTiA{@;?? zR4B$)ig`PlW2%Ead0uiqcCZnCU8z{na53bo0D1>E4I-Nt2SE}ahL!spKk($y?d4}F z8gREd;{ec=yZ{X*ckiWRIheGW^oWI?9$;1#)A04m#H~>fmepdCi;jn*RS2FlS7mzljr4`&Nt!=pS6@Ym6 zTL+g2>S4V4=^qlS$hyVz4M9kU<(m_%z-@|bF=t>1QSwjsB#`%`V&TWD?tgWir-7P5 z0R8r4zNOo}h_G)LlooO8(bVSAXgWEA1Qy(T_3!Rfm4)O7eHVN4Z1j6Ja&^6J#IbR2 z6*)=;CvlJ;SrVDN$2 z`}chw?=(Qg4+%5^SXGpjm4hia__5K{1TZb5fP^|UD<62?+P8it_!72#{w2>cC4`-@ z+z#cMi##i3nW9g;6xg4`3 z?$A5t_qT(g__$&c0+K*|mck<69V5RYslDo=6igvLyo{h-`@;yjlC3HMpOp1ZZ`uB6 z-tkmAvssyZ2=6fzl15#kR zyIL9vc~YTmxv~=E`8Gi{W{l^FNYvsxy-oJpw$Bn;pWkQqF)Pm(6ZboPCldI0nZlGI z-4f#;Cs=+a@RwlMh1Uu&N2#8J-5xEtU#|CY=>y`DZW$1_s_Y_J`Q;>SyauZ(j=R7P zM|2SsxP&=Foon%+{(n9-+&Oa`0j_Wx0MVs3ZW2DyyS?`u)54qc$MB%TU65Ob`3V$-zj@X{ z(%~EO``)jhy-6i*celJ$C9`^p$0#_Zw(IPBNs}wb-~aY_KnHoIr;(NIgKrech7#@< z>k#=jj(>m>(p1%ZGv`T$E8Kp z?6c=X=N{&6u>CUA=q z7UCy~@_P5No(rXd`e292z9)7oE=-Dn*H1fmT|uwg){2xRoN)_8)*d+ISz1vH#`T4U5h)Aq@%J|^1xS&TD4L4z`v=NE@n zrwp_hrpP(77#|~o9zR{u2NTUKihDfRmP9|k*CAV`vDUPOW+L|Y&G6V+=htlia)}}2 zn>6<&GIYI_S`^d1ufMl`d$g8%Ty{IC+A=dJAlFR_O16#XgTK6V=X3bK#29PpTA)jE zC7SMBG2D zdP6?+dU)7{eaafCrVPHVi1|CWGFxo#=^K^KRh)AZMVrhT{RK6dn;rQD({nJaSC`u; z*>-~B9xdgG4qEV;hyFqwq52N3!uMZbKNC*56rOR@@0XNumLkoHh@jja!@))UL76cG z0`II1GJJNrgqXkD_}9>5dBp)m{6G%ZRO}3wQneyYiilD^l?@O@B%y0%a4$>R5p6`A z)^Zdcw%bv?3~vk~_pO4K1))X=1W}?kTyq;us6G08PlN7MkyVVUc)X1H@^pr1p!Ij4 zzwzmq$_%EoX}yiP*9Z$l4SlWyC47-3_uA&52DY5r&(5Xp96$A>AiB|*-2<@CuKG#0mb8HE@R zo!y!ZA{sLwwo?N~261)uZRh;Amrz8LX0)7Mgh7(8{l3m#dlK9|#k#y@>C>vaIDN96)%P5(M=@K8eDo5eVX{jp*p?`_PaKx^ZPkXjy(2(Kb8U;gTieY1 zxR@)!V2_lo!qx0$bRsH8Z2sdPB>z>2Mu@$~PT9bjo9uou74hR8ZW^$PrXvJk9;oi~ za@BVz-PE#8e0#5qLU=L$2<-AHD}e8CqeYINbjvT;_VG?+3}^NNK74lbdr~7y#+;Ie z2K}q{*NplsEmZq>r@<~>Wg&$)T8!J*3*Vi{sQDPO)=J2&0hWO(9U~XD(vpZ6-swjY z_dVwIzi{|OU@UP4>ru6E`P%;JX47RhEA{j?zcpvF$vtP<8P@?Sg{ChPu5@V6^!MhJ zl#&hBS?1&44E=;_k;~32zas42eII(f)UVz1X@Q~=Nwm-62>n-Zd4G+1aGh99U$Z-E zpj~svtZj#RJ-T+lF_39kwT){m-?EDzz+ARmpJ$HGhm6Y5zZy^D!El8Kt{Z}3SGKXr zTi_F8tLgS~)92SDzuO{_MC@0+7ld7nawJp?>gtSpEG*)-6Ss-w?H1%6t)mb9P9Ev? z*cfDZt3~aBlEywdaK`~*BHeOZIZ4pqFUWF2O-joK(#)O@TyA&^NrL;VM{)epb&J`4 z;btsv5&m@21G4=H=Z3FQRWis|Pr{A1!po~SHIJM^3_|n924th!c7#>avJh6E4Z{{i zf`e`ScLJ9Vj{2zZ5+1R_0q-=hhRIi(ELMD@fjspd#iH zrN95K1;kw)-L|(XAya#&RRBV@^~P=`lR3ZVlN$960cQEiM>b|Jh6g+9KSwN!;;-0= zDw(8a#I$6#HILq1sVEyg_+-wX^_?ShM&CUe-D;weXX`@$HHgHT;-MXX5zA5gPl zeN1I`b*O*4`rp)}l1|5d?vS5FltNZ-8IxM_aG;*0Nl+u2{r;+1y-&qKQx-)*{Sg^z zbgDM8`cE1E^WVJN3k_H?N(TUT*@|j#x4p4P6$-@i_#Mnjfek#b(zj$l@w42O2kQ{8 zirY}jDl6&jdd|%qyBjk?_QXI zaM#=AE!z;b2Nn@tNqcSLWyB&WlfxRzZxf=48cu~a|OGWmhm4d)i; zC$5vL)WQ*ekC$8!gkFN^eT)=<#2PoR|6A`FUf$^8HyLw?iOL3~wg8?V%=zgJ5#O9@ z3hK*M-6lhO!2x;=S9Fn$uYIj8G>8v!BsIJ&y9@GziaFd&e9K1WuEmJj>@X4puQADi zTsV!OGI|gUR*4kY7`?2fDs5^C@OJRfY~}9(kEB93g9wzYThrmE7?W`&iw1bxn3A6{GKqYoQ-ba`2Bth?VS!QM94 zXO>JmY~J5oDNI(>M_YI=J~(C&O+e9YcL-p@npa9T@L$>i*Ud^0I>L^#=&(ZRyYb$G z?Juq+7Bs;m3A4m44=CJ6d1qLUf3Qas3In_LUTAl=5Hl-y@J>*d8}&pR1hDtvvmPIw zuD^`hq&q~%H5De4yd3VtiKpIijH_ieq)%@B+)Bbw>n`5-p4-pCnJF7GbhMR06k&Q< z1IBy!uH}TlR)EZo%RKWwh0c$RqFR3ay5CMmgsb2d=+yq$HNy{_h=`YexO@4iSp7%# z0XQuNKEDSVjbl<;M}{5;T{b};XDc2nC`ymnj%iIFMh062t-T;-YHFAz;`-O>Ay&Vj&$e#}9`5ZXfpuDJxB0;p8OXI%xhu%k z%1-rBqMUR^h288CsB6}0Mx+7{1Xi!`I`+7V#9O>TKr24lM*JBe?`6BFDw(3;(v}P@ zMNN8_#-K0tLu=sZaZq08>-HuwL1oz|MuH`!is3r#J;MVFvAX>vq3N>C* zmO*{kTH)0|B2by83k-Yq{%CUa(fTw6gDI;TTOm;F)=PZzFTU+)?(fzCvs|O>zEhA{3W^Md)II8u9W4LG({k_Ntx&p8n z-AvdMQ^sCH4!$#PqfP9z4X?XPD^j;sgm?yXP-gE{63^sAG?@OHcq`7utB=4fHB4H! zC${>%5ZJo`C7DW)z9&rT_EW;RVO5*Hnl`omkJXGY{7 zcbpG@SBx-T>E^MC-7YO|7&R1AO?+_Iv=XrN#NY65-0TyTthMku+8V9j8Po{Trwop< zr`KIL9UD?NVHQ3^GJ|-bKv~P5ChgmyMF_R13Gsn|UVd-z)8|9@h- z`Ncc-x}f|9;vhkcbw1;Wbl#Em?AQg+I1b3qoT{+yEMCgGYgY8+Q`yLVPiWEH+~hf( z8wbTB0uFP*&n4U?uWt?~FAsjDdtFhNy`CEQ#|UR}HzH+gt(Mq#(x)Wh52SCOoZOeI zk)cAA>EpeCJ)A;r-*yP2uV#^JQo=!elXn6Z?j7kPG>BD9OAqxNsD_huViXP1Kpum1 zH#;<keR=FS`v)D87_tB`CQ5cZ ze4?Ku;dG%cZQ#0#202MkIni!Ovc^z<$`>)xM5>cO>Iyi|hM9+d<1w3zq@*d%V1lj% zvZG%3Ohu&iUP~x7&oUQ`_5VA{68lk!O~CQ6?73`=lT5pw(}~>~=5SVnDeEiK(^pB= zcbkhYWY>ER0qEvpLg|oIrEukY@ck|`Ie|w5JRHA^PCJS9WG(b*z_jVO7>9?&Ry3cI z&D7I~sD=HN&pb$C!ShT_bFx|}g*K9v?x;?Y##s@geC`hM(oZ-0M=f`!1PTQZ55KaMtwZrqwy|0m0>)p)Khe~sly?ygjr}}PZSo=wxI=3Kv z(freCoA8}E6h&8{s5Hs`T<7fr8nHMFaM|AWE=;ZdjorxPe5WW5Nf7<$ZR}5@$h?H`juU1&Js-Dn;n0(8qgjgTC?VNi8=$)%w1Rykq zKg0x>tkne$KGOAaaCzx|VOVu`<>4^opvYuP_mt7yM{P@zqEWvti5_fbh~`BGc+H9< ze>czNjYLrk16NB$HFm7~`9i5PHWkfd4s+}kAv1WX@_cY~M;Nbx^;(^ccv)@hSFV`r5W9N!fi>{O)2$s&Ns=&-eb^Fa_g7N!3r@(bqiYvH817wmK3|!hGoN3% zZ2-nrH*pf+&HbQ=;-24-f*i9(-ia+GCG`(d?daOImGGp&_Zk1l>iv}l$a6(`o!3Ju zBntZnL|1}Z^Y2kHm zG8!FL{l8u4v}mq;-L2C7!JSM~K}l^M3(;55LdWL&TIzY0yeyy|tr&9STxS8f&-*xI zi-bIS*$>4t7hd}Ox!^O8s96C>%%=`En9ZBWQ@Nhce^0C6ZWSwsV3+TuDjkdt_tawj zej9x)r;^tQE%cj(?MoMQuk7C4NbpG)0+)mLd$Nu5eAXy;`WM0KfU?sm-a4G00^Een zu4D!^@fL>EdeR-luO~6lrXC6utV|6j^aUvQTM=_m!EMHjPH7|+w{1J`vC&P{?S&sp zF#We!Q*ST0l>@2h)lquahuVis-gh!2qReq_8fH$(S3?^QcCAg-^3W_)4}%j+5f*ka zt%mR3B#uPDLuFfkusAJpUVPh^8`bSGqAqWeGxjdZJ1EL%xuT+Vs!bIQQ!&quD)K-^ zD0*bo7-|_oT-&&i;g(|ng$viP6M7zDvMpht!A#pLTYx=fs4kQ5KR*g`!M^R<{)GD}%1~dyV&;C16 z`3e)HU^QH`w;9%79>43jfeq!CU|7n_j#yq1d#CCgZbyzjM22TbP$)W5SsfM+L}Zzy z%b&F0dCEE1WQv{Jb~b2}`$-R8;)hdxN^=X7>7pTzEZZ^)mZgEBi1Pz9$;*S115h&3;Ffxr^COmvbD+oOl{b%$1Fe80@;*M;~8%~(lNMeXZY z0r&a(j^9(-G0ZQS4W{w<)W*h?XuW;TLB*-3G^%?g3=~T*Er$2akpWwrY|<~sKSRM> zsO@HCtD_6q#Q@n@yj;NP@63k>gpcb{)DaO%6HFjJaC*?@hQ5IQ-<5iej5rAn(t82D za%}@EKC&7zC9?Qd2XWtM!sJQEcR~96h2@7ymS4MRj98z_t>}`zW{B{cgqO`?Y=NfD zaEapYu_$&HwF>13e1|W-#_upsdND|nPlSDKB>nrO`vw>~J0bRurGT|v#)F=C<&FC# zs??EmM%tQ-$?~lxBUkk1E$BTL5Y=NRi`!+^KArZZeUp}$3>KgN)wW)>%4^vuzw8|X zy1PgmQ`bn;9hxlUpYWRv?B>I5dr01p&}!*uS&;-#DXgr|g6f)8(G_If{-bs*&Inus z(m+T5M9?%!k_3OP+_Q{A91>$F6rqZ9g@$agcFn*0U$|y5V`m|AA;n^Is(88?F~9jJ z>(JWnGhJ$L)2tAlEXSYqsK{;0$-X)5W3UEEu@57)#${>m!a{g$lpCQn*R+>Q%Tv^{ zQPH!b2de&hEdsrU8-_Z>RDm>51~vjxcuE=FW;-{AureY?_KG>kzce;F*#$>OEH-~K zoISru=znsC8f_0wf7lSv!*V|ZUW4JJ{=6ws+&Pa`E8gm0EehNkmSn!gYQQ-h((<|X zNy<`yHDsIPwArs~0|EUbVjQa{ttR4K@eU73<)1Hoe(pKw9d!P28Lv}Nk|czaaLL$x z@PjZsWc-t-fIXtD`<7+0Sy{YA|0cv8AwC`Fb>0fYd2Hwi9FXl=2%hKE%NN zySY}roMIiQ=t0UfTBVU}LS}-Xv$|L8Zu{~}1Pzzns~I&`vt0MxKFM(B?Z(v4`e#3# z!}ug~dwg@&7Xg10d?r>;AHy!INo{ghFzQ(6epfr`iCo&d0u(W>9vA)hBZ}YjYG@N_ zO)r7Eoszv1ffo;Rsrd4BJE_bW8*3rZw>TBrO9+q1n5KNaK}um)+`K3}(|}Pmo=6c2 z-YMO@)ZgcH@aOEt`_JnH!J%18ya{-FA%St&SIJ|n#xZ$(!6$p1ob^56Fg&Z=sSk78 z>!s;DIp+eq|u zg!E4`epyt8jg^^v_{>J?@jFwO+U=BA>kwvXlZMr5Un(p2sjJ0Z%CGHykO;a$|5Jlo zX8HAKdJk|m9G6KB`BgO>_C_)`rzZf@luY>L;Z-#hMGLa4(R{c^qOdLijWJm;z^Gbk zjL9ahgc$uS#YHa5)2PjUPr6*ApCWE7UclL#goXzr z@0GfBwA_VCkpjg>gYc*~g@)Tt*SzG$<#M*4oPpIFOV#wzaTzvCfzFjKO;jC=`6WOL zaw{f5$rb(3h-HVPtly1S&O(Y>p%yM&jwSNB;Xsl8xm>2)8DZ$UNSRyEhXFpHSre*% zLI3&tss196kO|>Jph|0>H>$53T#e~7`N{s75G7gqlcA7NzX!T*=hH~oLzkDVJ*U-R zdp9A8EoJhfst8(nrx#wNRMlGYADh}&6R2@FpKq30w-9Iy7=N_z5Mvwylwz!Bk7JH5xn{0Ge6K&=Imwl$1 z^Ie>E0|icox+ze5G&&IO2WV3OEaf`>n?vc2Btk#1bE`eJ3JfqJwEu zo=DWo=`4b&nPyeW5;CJ(B@W0rN?&}R&#}+4bjI_G9i=|moT6ys-FIgMZztl9yV;I7 zX>ep*w-&QG)K4+UqB@_cuK~m{3ddxPYL!qQSLVKDgVQXskLi@XDD-*4Q zt;FaU9FqIkWUO(-!oyp#juZ(3J3c@2QlYpZv96!8-Av+=Zd`n?k{%VE)apDbux?j> zmTf1!v1*ei?UuK#1O41=lG&B^qyH#gm*#L8$T2eQibHQ~#SIEmPJXA}aGb%l7$qCy z9_2cFko?l`YVv;JfHBcaZYVt89`{}~XtOze;vs8V_)am$SsPak#E)9ICD$o7u{crl zkBD$hL~~xg`qUo93s`@>&+t={P?_@>L(+-VKn(_SSDA1L*)faI zx?b;t$9kKZQ4ChaBYRaTiv7Gb#rPM>Lo`RfxM0f1YfuGGbcou9xqSGEn#4*#!1|J5 z<|}Er2@}Q^-XP9=tWB*bxB+ti6+ZoCwUJH51;P7W`|l9Smp>*3Sx%fB=gve|2=SZS z#!spKN!S0~X1mR7&&KN+KV&kr=1Htg-@7sc=YQURt8@-%$Am7r%{&y!FP19ar-ML1hS;y(ID79Vh4ywsVtUVnRJSA$}=HM0|C3pj4Wu_I-Og(R;lQSX>-|sn!pg|9=;IUy+3YRIV{RQpKVFV07kx_ooCrc$Gw4GP~ z&MZ({{HV2z*jU2s=N=g|V->u70ndxpFoXbzw$f%mGb8Mb<+B_4>1QnH*ghswc>rt0 zWa6JP8|iwC@M($p-heXHlgHZ=jjy*YzX<2ou3lLTuN>H9QMe^(g15I+Lb-rlT!f!8 zfv0kdqbe?<6oBRuaT8zBHg!;10Q#Pcfo)?l@(O62nWjOVrJ8={KTZU} z5`|LLZ23N&T8vioZ(l6c(&5wM1H;l)*P!NG&75JczG<(5|4OB| z%&dB}M+UvL!F9mE$A1FsVx4Qt(zQ5zPqPsn6xp%l-NgU(AdrO`(!vf*ZuI^Fe=*RK zJ4W+eKkIvm+O?imjmP_DH0~TX1S9K+Wx0BR6!!U+1kfm7pZ~PQ0h~6s&Q(PUr9P2) z3fOOG`?I4!cdFdfH14_ffJ!|nCtC-Z$#ho#*em<|lO3Vk(;>nhv-*l-*wdKQD`M`A zDs)W%b<5}Dk2>A)##YJU20GQ5AhHhU+pdwfw{+C)7@qV#?%F!jbuV==i5skdk zEq{^upt3b^-EIK5V)9FiRJk)Z=S=1(mo zXvR$dH;1~#F5$zY4FLV_8cnG{6#wGoWi2%V`lbIUPfOHDanO*I;Q#z=|JA>OJ$UrCVPpu^6emrWScOGJyCvOiFU zl(TC1QTfgCbMOsed}^9>v<7;yb%S^RW2#jPI+}SO*1)1=HWOX)G7h>cwdX_E+?(B+ z%mqQ!4;<-(;HOnx)n9g+ogO7SP9Ha2_$D-=A1O#+V~*Wf9o4Cki$XMImt3Hin5LB5 zlStPW*wdi2tDi24vhitjIaD9Ik-fK1!69%qeOpnKW{I=UaR_y8XlR_eHuRx8(F-H=gNa(o$8on4g+57YiYH~w@ zH_7paPUEherv>>jUb%LYGfjB-!E|KTN~w+m{*Iw#Pn8P_4<9<$Cme57dRy02tJyQ7 z?0%hPn}A`gEL(Ye6(yt1*eEW!SOxV>p7qVCK;DKHt_?!f4S3-4>0rUHf$lF~v;E@( z?fmArq0Ok>ufuq8XCGXjgc~*Vshs%XG`t$udi5Nu z#@3@Ia@|xl-LW{Fvn5cqs`HLYJwGoYFI*$hH>hmPRBSuVO(xB29aKcY_hXX(np;sb zPVh=?%h@3#hC2_|K_)m<7#S}6*b?VfsjZ^g6<5V_w)Mg%PjC0$T)N!vJKrZ={mRdq zRTZ$$oG$nRT~c=0P0{COY?u6XdiUT~n%sr%uvdEqZKSi?jOe0}GaV++_6~R+2$uCw z1PqRiCWa@k-(rL4h<-M1Z7tvP0UN&l)i2n0_5PQYh~P{XmFHzg8N{|#s1@12t^!v5 zXVl?FD7n~WORe!F^q-rq+ca-05pQ3-+tqc$jr`ga<1wFRGHeIv&Q@QI`C+QJWJ;@g z<}O@hE&4_-Ft*`(IrwGb!f|)^-H}A$;K3>3mO*p+0{>Cw3nL9g=U2xt{*&I7Y2i%{ zGppdrqgZCC??Mtw(-OB=UEe;FF=q%G7DbPlRwwi9I+8@&9}Lg*J++T0Ehce`uDS&C zTo)T#3%gD72<)Xm(dSfY5>K}yTh22+6Zp*-0E ztjnuvZ*P1bT@@5Pw)=FXJv+2#E0-vc_-M)R8|z+cgdkt=bw||$O-YhtKg(hex-K() zlkvMQD2{KxCcSJBM)HfgIti=NVu%CZaf)C#Y^ZH#_4shc!AXtBt zk`S8C%c-b2^Xrv>i>XlHDyI@6$v_EtPWe?HLd*$(~LnwINg+h3_-f{bW1>ky_LBx{$G`{)k`j|5`I$p-T`% zxr2JyFtDO_mWVo!!`Sp}iin%$%3DWdrkWFbpA;4O z7P-MU?3tXUL$zW02fAsE8;V+K{S)=rt5a`n>hZOqKb!1RN1d}ZpT*ky9;C#5q0`eP z71>G@4xIq31NyBh;F=-O_P>p!+VPM>GY-yDtAvvYIXh<2F8B{~Cci7?X2(|l5Ivnm zZE*S=ktlT7J0qU4pk~WYiJeq8G5t-`8QsknV%V}y<%I`}*;a;$bUTt73e>yRN7Rt= z%w8>*+OqW$b3MS?(1_e%NZK>+>OI-|Cfc{Xi_Zm&vZ+w$}DJO9{EXqCcCI@t)fla>aOxc&dQTIsKkZh56EKisQi8 zxE@t%E}e&MR-BV|q=?qOHZouk;N}7^8dozA^YwKpvk(dvcg=?NQ*mGmw|g1Xek~7j zK=LOw*W2^4Y&Q@mPBrL1Nt7B4{l@I6P^lcR>=}Hw;yZ;g*XT*G`pSzxm)-=BXLzE| z2S?ub)y&w547U_MgqgS5V7p*YLEB!pWrpmCR!kUQvf%6}om|ZLU0ocAp80Aa1g=! zs^NTJ3;vr<>+Cu8fo5;&*jKKM4_s}mVccOiG#UTAD}6^)eCZa^8ty^8dN}r=JYLr~ zFD^yTaoL=I4Q^}(Wi8LFY!R}1O3D%tjE9Jr&wSkoBS5$i~_AWZT8uXTONg46gDS+wPh*pIOG|T=P`Pg7;H@L;RXA7Po9Xygl>aj2 zs*<5t6RpVrIkN2i3*{bh#fgYJ#mW5FVwi#@y5HNy&*U@pCQfUESPsE@~P{7P4w@Y!4GG1rI#kTRNp{QV8P5U?OKJ`xx|Y)Lp{DH6|DMm|k3~B{J7dQ! z$IVfs(<<_61(YRZ*CJZ=yD|pE5yhFS=`(sos6JkOyJnp?F{tsnTFIC z&td9?^If!Ip|7)1pyMp{0MmMWux|lo$zN6t#F?{l$*eML+Dgbb#29EXyqn^7u%|xe z<6dbJI>jzswJ*cpeAI4z=%ukCx%nfxF>0uokP$-71XWgVoYf zgj$uB$DS?vCgwVwD=YQt@5e8BiN*b4m&`F(Wj8aXtL*8DOH zf8^57%Nz7lTA*$XfW#Y+o4I(gWpWE-^V)kTT7=#^9Kk3}j+^3jBq%r@%T^lR$Pm8hU|@@dYx5bR zcS?bYUHk-UQ_zlswG*yo9eR;zrA-cDK$-WD&W;nm1OlZ zc)W7%rrbe-{?GU@kM~d7k4xWd()-brjI!71EycBHec8|fp`Uc7P|>Ysuu!rzA2+jX zHQFoe_`0)&R;i;7z78lV=-VcY*fr)J9@XZc0{BEqZI5H=?CdynFVyCOS)7okdMd{M{gibiJ8hA^=@5<7T*h5c} z-%|XH6&!JIJ)09HD*Wm>Jpz-xU!%gPx+8Qd) zr5GVE_|6H?BBi0N+V5`i%Vcd*;`u7->f^s7%Is&Td4KcPL1_w13j=e2?I&g8(f-+% zd#KJFAo)~1IBGzaDhkdzJU?RG^nG`&J}WA<^j6x-#!;eW^6lMnEODPKK^tsH)d@uhrtJBce+77R{7& zj-pOto0Rh!8+(p!baNATJ4M30iJ6IXX9q&tghSni<~M$m`F@tSCM{rh?ajkLz>c=>qz~4#Y9D(o_);j zpICQ0R4#L=w{VDgl(9UjviB7mMukdY{-UCo2$h`1{UYs))O}*IqvzC;AA3*}akl;D z#tLEyGm&(6<^tPbR;@OBQ%8)@ts?c-j2`yE8sAiizbO4qY<*9Vc2x_8C$&1;c8ZCu zG}!JRhrQoG&XIEw`Y#LidF8e21g-t~NRwXsz|`6#*pg!>rV#fzQ3?02n#Cv)H-n9p ziyc2dz4TsntdP05qTs&(*<_v`Ws=T{%lc=lHrA5=vB$jU>N0buZ&lNbFTnGhAy)bI zaSUdl+Tc0_m>6VjjTqBo+t+15UZ_fl<<-u8*nfUuoNVo}LV<3vU#}M~Mk&X4B=y zsaVTAWPH0Nfh>kOm_xRtpIEQ05~jnkhZ_z@N}wBR)n&Se#6vafI~(4@vd;?SsIA6F z$0{Ago8Kja+T!H{sjiX7vaPPZ(&1x;Z(YY&irt&~@fq&AdejLJW9+*;?}}aXYG}xs z>+#tr%-_crt)2UmEiO%|XiY^o_*0@UKlWp85hXjt#!?HR9y@VA&slq_%%m-6cGMIa zu{6oW@hh*&9bmMUohx+KKH(;J+{HQ$9eP4DRy8b?7`+@&_turp=a~WW@$>|XW#ppt zE*};?#EZGM*QrINARoLbXOANRN`u-(eCyy`K@3-TqH|>7v{Zt(Qylq($P<5sl%WjM0s!8Wdk|E@GV#a9ZB?BM(KEFe^f06DPB}(c; z!;$-3*v0;Ax|%zfm5dNX%w(xZ0+a1$ieXNh*VSdGSmO7-_;FJx`OSM;<$aAz(fX7ttZB@E zD-G)(!5U&>IsI|nGB0ruXt~OMp+o_VaX+qUH$+t;BFHyLuYudo_Jgq6wV6 z6B@?~zn^QFbQR#?kp9E#A-3_|vX* z*V>jj7hqD^%@Q`bJN8$v<-^+0I-}Bsq5Y>c4XhCI;VG_(YP+XeOkIw1J%_J20nn`e zIsfdJ(K6oYAZ%7o7rnC-xfgh)bqiro*c6$tLTSnij3ODaUr|WGXWxViNLB%hOW1Qo zxZT;&D2?4yj8coh`K*t!r16h%#z1V-zKeouMaPC@$Obp;!1a5*Ys&`ekp5L!z75-? z#s*8<1^w?OdSaKL=1f2gTV+7;O6a5qAYZBOyvQHm57x^=KDHijY&z(_@kBViXA9g) zHjH69UCsKrN~>I5CpX=;The2=Jk%d~mqr~>tt&o_7VHt*SMhA|{c?v+>JPQB@8hQ* zce35*kB8lRnh*7t(rS!7F*?0B-OJ9)PnBNW!y2qU7k5=KuP5KBK$NMR37Zb}$75gF z1Amm~E>@nHf$z!kNkem@?`VpA&Z7IM<8pJ=oO{GmhF@rX%()oxdB6MYPM-IcVGZJf zWBdD^cRHpQq?IELenHDGl$g}8To1$?#Wv^?pc_lI1ING6H_zLQ%5$z(_fe4%L`wjY z)pf7sVbFdbdiwGI<34U*cvO8paD-|UOIFgyX|=*4}?*|UJzCFa;dH|Bb9s&iPHE&f{Wq8^t33O3HAN@ zkQ(9Zk(jbIraFU8owANzl@^r_yxlAJ1N+UM+DXE_5(K@<5pJ|WH zx#4KZvIMqkww75h>G_q_zwJ$^J;d0mVj!UHHq#5OdS|s2d=xVd`&>M|{K)iIMF;C1 z&MHr9we@S~DNL5dNKy9u4O*hH&LXSN>87vcugz2}_c5rmZ&nphNV5=rg5|ToCK;o= z&t?$miTSjzaEpU8PWmi_sV!)Ft!fXa27Lu+v|-;pd-dmIWn8bz5|kk=vE+dvJ^T}v zkQsmlgWc8u_&%5nYO_jzLX&jpV9;LXe#?bhsZg1oczCtut>K=qhNEegy$K?};0KAH zmO0raOs&sK8}s0cQ6(oOK_xsPzrGr(m}Py=el8hUT5!g@5$h=!=M-y z1MU8bREj?}eXn{Nx^wHlne|9bEAvf67wJDg6CP+$(VB?uaqL-4?%x-gt^bDJ@p8Yl z)b?!Kd$G{}W_zuqHY_T61gM6k8DdzlW9#!)a!HGdUq3Ro#{yWpSu16hDy@daP&J!Y z1!U<=<$^E*aXG>I5u(LvPJiXs zMh*I@tS8&(oz%?LKrHKT8@s%;38kQ`4bh^j<_t!D&gog!(M>cMA^yGscT#-Yt=Teo zDp=eQAjlG~rWH+${Z;>DF@&%rC!*f8lRr9_35fMe7^G5{)uiQC7<(YDd~vy&b-8yf z`3-6{NcB=4d+B^7A0h@O4A?Y5+@QjS2gznn3c1&5Fd9rj=z>+;KgsErNwj6+`I2FS7r%Bsj*ohVZ0bp#q!*aDNW0j}dRjLa5_H(B`TcE!g ztMZ!(N=i{YXBU|dv6q5J5tEKX%e@|o-ADu1$qTpDw7ASS8Z?)1Y)gOK$WN zQZbvoA$o0&B+sx+?D}8{q3)-8z!2(SKF+|o_4>9UIH2EPFdJ_g{o4GKR1KzX1FuZJ z`$fa%IgjhGHNob7Z)-!OFP&&TnYOJG=M{&&70wdkqLkl$0+ArA$W}5Yyb36+E~o1p z;oQSTvqwVD;S-jD}uL4#lr01$2K;^`AjJZ@(gz?iSTf zF2FXuN^H%op0ExzyTG3b)m$DmVy|N_#pM{Q+;pN@NoE(W&?Gsutz#!C>Y`2=0c_uu zpRh_cDfk3)c7l0(`~K{nM$7z9)lkAB6a={H*Tl{V966{W{<8P3VK(>j^s=j?$i5Oh z|8NvBQ~rbd+OogHYbRagEB>b^C)V3eGNXM&KxAi@I5dF2qS$E=qJtx^rNi0Il*%pn zY~?B?yV}~O(lWQ&=dDb2h66-z+#fP|g<0WDGJpwx{RsK=W~z?cZP%~s4WJ#Es`Fu+ zxBdDNfBh|1^K}b2HC|t^HOC*3mK?X@*c`^G-_Tkc6$zMDbiP{HQ?DkPx~=n#5!its zP9^yY@JcvLpyMi6X~-DBaz|K;;KlHcN4;O`;R%;LC%PK_x~}ub;3Tbl(QmKkY^keP zk1dklYV~B|*YpV(lA+Jxo4>Tvua^g9X(zJ#(YttP)&5Z95Z zE!Xm5wyl&`s71^Zhheh%%lmY%ekT4Bnn(An-vS~aVwkA&G%D_^0K=e-tFJBDq*+7w zS=rBT1NlBg!HC1WcrD}RWkw~qRsgr5gJh8rrVZ8;^6Y9!U8ZZ)%Mao$-DYK*>$%tD z-MZ(n9(z^*i*22$&3wVryO`PaIe4zK?#uK>p*pbP?8I~9^+I+jk!rc9KVmwHN)oRyvcwd#(@3tX;Q)=8gfN_!>EoH2zUn=J6KG7Sss#(yCQFku2- zBsAVYC$9zbnpchY`KxmGLL526vwmC1n||8_9hrXH3yv>7OZ=A)c;{9Oa}v$zszhyZ8s-&zv$Y&ICei=U}t=4Yy~SGf-Bk=01kM-|4!AYq~um zx#mz@FES?F<-W-l3h;CvCxzAvTLn3q3+q!K#-{-xyiQ(nn6ktv3itx&g z%1Ywwm7l~vFt!U|o^b0D-;-w3 zdomnu2BH4=ACLLSkO?OrN4Ed}E3wO9!ZeDrU6IV#%4eZ+Grb1mQbgIe18R!9 zy^iNN$c($3+)j^TJUno23GG|xIJ5#oOjcDM9t8{aD5KqnnNsSD~+d_zjq8j8tyVpseqtM47 zI)P<~glwU4+Zso!y;k?0Ye6GLG{*m2dA>isXFmk<;6ErhBwsAy-w7xWX{URXAPIN6 zD0%JI{XE3TSy=(peideYL$ylVrIEAFwO|IQSxrkEvC6N8{jT8LB-Mvw9&yydYh0z$ z4DRhw{?GMK|k#Cz(oErBs*bz>Y?IEK!tx`(c1XBjSsNys|Wb# zc9ZFQPOVDUpA|OFS4LI7)5?A#cJ{955o}Cqlw$hJh><5X8(U%1N|BbWO7QNR2c(Xl z!yU#6az(Z+w~BJaqcnfm7{wWRZrP0bVeb*$F9kN>eKddR>)*+xnth;k+c-T(qXiFv zSV_#LXHv^`ulVYF?5zL4XLN`Wy}Y*l8d1#VCl}3u=zSM^dVLq8AG0-G*|`yGOh9SN zPyy->Der&naU;OTsNvgbI#>}XoX_LOQM`VI|6&6c&~`sDlZu(^Cl!MffFsRLB18xDRE9vLy%Q$QZir8*BJQ7)(`iEP0gqd)qe73I*cy-EtpHXOZ!)BffEUUUct<3Y)=T@=S* zjs-tj$yP%KK0Z-fRrA4s$N?_tAvIfZxs)EzjO-^i&Lq0A?}}vrp|bNLAzq{+XFbE5 z7qY}E5MSVhqMkvMzwG4u58hOG_>xxx5?AMNAdblcBsw;GT=X~KZpkD8R40`3+s~%K zNBJgBIneR#QoxY0LXB$=&VXryz8&;>6EiZ%f;6)egNDcOCOdDF8E}`tM-+77r%``n zkMEAENUrHHjPi)Vu5%0Mq6Icp`6x8-Nfp7u}g^KGwv;{>yQcvO(Qtzx2(q z^}NOrLmU+RM;KGy#m@izA-Dqlw|O9&?)MMV^2FBOdUj~VL^J(-Yr7iE5@^9D95tc8 z`fo6@LbRw@dkH<)11dh6TY~<6zjI5y&floR*r)8-n$13mf&K@8(fMZQ4nio>!7n@E z#=gjm;$Z8fW9v4k%^#wzQixSR;T65Ulb*^Lzvj-?q>({o$0O=8mKyaUlM^v&wB?}w4W_`|LO7+4bdunI%2ZdJlV!HlpLvG ze8wo4%c+(a8yrC6jHqu5)B3z9Ja*vacV6SE(tk6!y-4TXd3${c!1|Y zvPIi74}h{A*{VgPW3?uuL1>1@%64NPc0WbXof1*mp96BT!nHV>pKsj;VJTToEY?3&{9=wcPp0v_+do? zwk3=&qBcgq)e7jV?VZOKR_uF0q(H*4A((jMHhHClDLhCAR`TiTi~070D-3LwCbUI_#2bEN}* z01M7`X=igC3+CCh;C-L``T`e)j)#d4FqHeD29a9&w$*TSpEg0;NNA9sI+_-R?{$H8 z!7SCvc$}J@yxRsOq=RX>e@NxSJ7TnYy1eK<4Y0%IyMgm26ona%g~Tqh%=a;HbCu$F zGF+lWB|tjXjx;)MXmZPbFYU96OjFm&0&x_gjkrf28Y+G!#~Ym2=<4B^xN2G)cw)u& zH9O6Nx`ti*Y)yCQ0DDCrzTQ{;B;1;W3&b_i@Y8o){n5YY<*A zIGl>JcG}cw^uv86f_LEO!6%?EoPh)Lzv@2aYy45Wvpz#KVJpDo)gg+bBu|xx(8Dwx zu&YTPb_8TSnFI1~pMnAWaEw2>ycTr4wE3^scf2f=7_NZaePiD@Bfk6)*{xn$Lr0N{BG* zl+4ANYV{FaJ?y=bwxO#gr*khytrAF6c{?vV#A5N`f!1fj&F|2vekl5s>-3&LYFvOc z4XvE80+U?#*{LGTW;YgDaK`?1^M&LMFW(JC!jwZa^SJuB=6AOIud1g>Cd$%{Os?1p zoWa{N^79#J^N4B~7x|~(>1*N>2X3r!zadwx8()i3+) zZL}ftl-PUZ*^{-!kLk>MAjM(-IOp6g9&rmn66#%g9_wDsFoW}=^(KalXFy*C3|+oI z5&U@)zdFaH5NhRG!Cd3d<{4%_ZXfw2eeM><;YTl#jGdGnnk-A@c}CyB^X&p-qE&Ih z4^Y2Uu%}oDQ3*bJuOs1p-ultEH?1r4+lxQ7U19>e%i?GK z?5!zBR)Oci@vDf*D!8idWg^0TU%Z<$_xbs%genLiaj|2=8j-j{OVtR(4u@vnS|;Y-hp$ghcx zn{zHb!#CO2zokVy-NJA(#MMg*&KiANgF1Y4T26=flW;6MmT*0Yc99|F0b4S&fgBPA zAJ~#dm+nriO@_@rad>=V2QlDH)gr`K>5E-7boE^g`WJ-(7y+pmJrF#s4)~b%bi+#QFJ(M|la`;?tp2l@AD$%(haerxV zjxGMwlK?}^n2E905+&jSsK;Nxhv&XZKUH=##+QC5x<50{BD4eYOZbX!(%~n_{O}B| z`*C`4T?!z?3mTamx)W7xIZg&Ldi*lZ2;i7R3S8XW>ts`_$3`?#CfZwEhHA0U=^Mk2 z>(Oo5O6vGXa{@lA8Puv=&Xp)>b~V#%V6#CGewHpfhHwYWOz8J}491A_UO8^xEgR!r zDr0&wlyv;YXAe_XI|QoKJr_NXp7=Xnah!nZJz7*71^(MFs3*6L-YQFX<7VgNv#-8w zW^{xwS>s>OcW1KYQ%pfSU`1A4E8*?tkETGn= zxAYS`;n^rAZrNZUE;iu~=cxH5eGQxdrc4WuzAuzODD?`UrHb}UG2=iZJ{yW zM1j5bTJm&RDWk@|lff8*Hi2Qj_dLT~q{J@lJTFm8)YmgMm)hynDco#=u;}!TjK=u! z!{YIpJ<_H1FNPep#r|V}g7UPa_40Hp7VG29)wkYr+WJO_W5A+g_Eu71ISjHi-}`0X zdNBfY&I9b+Nb*QO#M%6$qcO?NgqHJVuGQg)wr@Q8e!H;;jzk)7osEq{)!b$+Ut=z! z!G~^sjEo-xxiW^yNhu~m0r*`||Ec67hZ2`)JWR|slgDNr!uM?$Lu9vi%;l3}BWj40 zix2L^Zpe4o1t?Jz`X>wDDe%z!OTdTJB#sU>A}s|gf&1zFaZ931j`tW&;7f|?Q~L=t zQd1QBX+5`fNjmDcDmpEqO8a^ve|YP3;`A4L8sE(wT7TV#&6^}1)tfUwRn6#;QDHrD zD>t%ahw|>k38y)bm+bVTbnKf^Bib$d2{<#zGt11%9rcV;jib!uS8F)Ktbd7$rop*D zAV%cj>GWh!9l*>t3pbcmtUM5WN@YSysU-@dy5|W9?cK0BkmSRQtLZ$W<5JhPv4+nl z6jkjCANHKAUkwm3Kw|5dMf|8UB2~{j<;fpvUeK~lFSj|EA}j9`VGlJAGqISzcZ)oR z0lS$}#&TLVlelu$b~CX_eV$575TPwkynLG|$4Z0Z+i+2~#efK&INcQf9 z$tXsrLzZMm^Y9NIigkBnN_mrARlk5PGpyxiqRyUOh;CtvJ@XJ#E_-?yo`=f-5c-Ol zdOOo_yaDH+EdhqaC8Jy>Y2?y3%bx)J{yEN^x=Bq|D#Yw8LU#9RLifQ^A-kcvgxzB+ z2KEdL{~>{|``hlV-W?o`EuUtI&<5M34puD(Bj0o3dUHRq46gjPz{l@t?6ZHS-U%p+ zk|gA8olmk0T}DJVw?Pi{f_e3($od<0FS#wvqhzO6>@h41QoV5krYi*|B=}L1uZ~qh z+I@kfNa--e6=ZKMwfT47KHfotV%I4Ve}4p_8$@nlch!i%VOL4lVaL3A7QhpoTfM=$ znPf7D$9PXY(sKL{$4x_*7rK;~PG&-5rfj{_<=7QJV7WFMT?rkmuebBg`=RVIIpYh+T;o?2U>s5&%%2uhTvM&aL12@Zt#qd&c{3xyV%Ay`{txz zAm|rpKtkrnDYNXQz{CCcC)My%A#%;358_D=m)RQPp5 zpCw+@ZAkCuAi%|~)M*AB?n=dcuCi7r%T^iF%kPf{6X>w-g!vOjz86X|u=f!8%T81g z7x#*cv-Sh=(}JW~r<$`e3W_}V<$G@3x&;GGm+ z@M-EqrEc_v~(7l;;(lR#eDhYH+$n|vnS2D$t} zzm1b|f%Zk{zjX7^FCv31>$?qR0!K#W8s&9X))HEpG>ze9LK_ER(Ehq`!l=;OqoQBq#>PcFOfCW%cf$$9CP_o3t$Np0J_YvS`s+0saKuF9m; zf}%KiA8Mqqs`NKnQ;qYoH7tdzXs{Hp8|K1vY5VC>*>;|@RI0eB>H^3c~=eAbkmg8Yi$6?{N}#Jn$ca+NEuOf=7aB2Zu#uO9X;ukO*fGC8NV2Gg=Ezv$N$MaK=Z78%B7B^^ zz|mB8HeB)1!_^|Ldlom+FSD$IEA5+j4Re3ogOFm2q}5kaXG2(B*i*J$gyW^<*74R| zj+Ud4I`@77Wej^=H&}w*_nXwRBP}Z~Gd*Dw_de9a=v3!H1f*xw1n?#C(k7UjxD2@j zM2qhKJOl+i@m3}3me<&d!~7|A1gnpAK!V~dyOGQ)gihC?7Mul|N{bHa+>o?MJJuPk zDQCqAU#i|w_Le>7EiD?WZhg})L*;5-5zFUjACdZ(c-_)1Y+xG4m~U{TKT8$UDw6 zS^;wT&g1rPq3%Bs&2R7zFPKsL-z|nDDVXQ^chbOVZLHDuQ-{cEbkFE-Gk4f} z^Da0LdK}}~;T^Rw&v=^?DCm00H8)=ke$Pc!*LT?Y2 zj&)W|&b#P|h+aPo2+h{q>2IK_v*oT&4ZVMYx)(fR=O(3}-9M72r=NO>-cD6AkA2J( zByR>MK!mxejddFH_tVnprznS}$GPG~izY*IuNW`>c*tj@9hJ|;x=w`HZjaW!H7wa7 z$u%~9CSmtwC@=9+&kAW^1I_SFs~K@#2ZF27LtIM*y)R{#TB^EwigK{EB`>7;kmvqy zT+aD^rZ>&cP#t30a>^Djx-=|C1@1*bB-2&4?WM;-10TkbY9yLQDd<(sr6U->D9MMM z(cTzT9z?OIQ-pfmU6ArkG*X%ijtd}Vj>L*Em;893w z1BQl;#&xRWoIKOr=Nn?QE28d!mcBpvq+0IDC=qD=6uFnh?%5h*yt?a|i6OT5@Ho;U z?2byHmalOLtMh*EMZ$UB>BS-RI(#H^xk5Ue(EL#DVfmMr*wV?b`65_PSq3b2>ltKO zp$w~=HpUO(r8|_7!YX!PPN{siKU_LkbqeB^guD0oFjH`bP(CBT$&46?al%4@WHN;G zSu5DFS_mQ-$qZeFF&dEYuvc^tlPt$63E2CxG$gG5Wt{8LkmX)(qYRMqzk(iLJfjSvP4}^=YpDvL zaAeCVos->Y_|rAx)dz?+y-quie7`|I=8@`9feGPnq%#eBf_hD7>UAjQXYzC&v>W7r z?^|9>i0LLt#$V|uTVC>=Dih1YcuRh#m&K1E>pB7=ulg=!#WqeDs77xg*^vgks`)W@ zw!I+l_;JfrIB9?R+_dFQbOli+JyhZo;TQx@A2;4T-_UODN!t`QvXe|Z0;QBqqnTpG z+Bf&*#EMUPoThLlwb>cyQ8F)$kGr77OcTkBHT(xcH76gaBY6V%@NZhT2rF7wl%BTM z(VQWwEFK>!(2au0_ANFVE1y9PNSI zhdLm7ccNN9F1+e|z6`vlrs>nBJppx?d2d3#*y+nlT<%3TZnLd}687K(I=ccOtq<`n zV^l`p0uDti`K$zJDmXurze6=`X1z)Ik)psvwstH~I;isSe#mnwgDdYRx+VyaShGx! zz9_x6FvA(}IjU~Jbp0<;Tt~jz6pH8Ud-z(ei@|8mBg{o21P%i0%K5@v5+Yrntw7X$@PS8?v?Wc%FJTg_<#_%t(Y7gTl-4kT?xO@4SdsEi@vS3kYy%6GjMX<`I zT$KLF?@qnT5_>2cSE2LYKOa~9Z?vnwk(p800QMhr*&w|Pot}Z&{9Zh?1;-wAE$hef znP(24$dZf};2niUs^h(*ANGwFl!709M;DprTxGDggA#*LD6m15Rhe~_>nVAPop;{@ z^K+5i@2+nIiOvVlBUFe(a%nBw_1hhbOX(q%cMU%F%bWT$?D9RMppJYAx_(>3qr>kN zFA`f0b2o3zN`Hc!oohi?cr&^sw}QiYI38;GVtkAf|J!!&t!muAp~logR|uVc(-*RP z9`qVtI<*T>D+NZ@6XB&3mRw}2H-g{-_sGkF@3!gexW!*`o>JdxA|$}P84lyp`%}KAY^&Rrc<@9BfzP-fCKGJ`YL`a6s>8n=VEQ4y65Bm?yN_e8t4J7>})(hlHqw zN^%NfI2IMs2*wiT^w>2Jw`Ui{Vw66m~Oy>qXbMpv87MX_ir?2mWo!(f?my^ zd!9I|Mj8PPVHiBspoha6Ncn}#i0@^N3{#!QM0t zYEhPA*^RC7|6V_77rtPtYb>0n9~%vc*Wou0{%!tf0oskUdTL~L8hpBycW_wkqAY{} zg*#YDn>yWf)2_^eoAkqK4hMH==PwTRcI9x_ocY50Z3^7?1S9p?6U96mvc5B^ef(h2 znD9_Z+{aOrH}n~WynC<7-@jS3pM2!*nE9s~cxazHoZ1o+W`=BK`fYW? zcC?L0vd2*;)s$FpTg2a}qv)Dmv6c2^@$h2i1nBhRG;G^XXT9wRe3+|wH+`#T|GYP% zx8>-8v?Z)dlzDJo_|GjQ8q<&QoaTi{f%2Q?!}^(>8qrhu{(;`8or>M?Q9CZzn>70J z*SdKxp;nC0+&>*%YQaeD8k;TI3!nWcH$>ZA!fCB7J1b`zzxD+I z8|HgGbOn+je06W4LQU>c{8ITFLn?Iz3dwyEyJvY zxWcB~*$?u#l7i_kWu@n6plg!02J-*@jS2Zbt(Nf+P9RZ<^e`CJL~5`xB`l7^IURrs zmRN<6lyF*uE=zyc6T~Ft33{R+#|L0Ditqn=kb@@DHWi1u`w{-^pPPoFr<*~@q+1VR z3G32_>vlzjNntKb0a;vit@;a~w&2c2fkOKWba3;TI=2=&8O#dUAA9_w^@qPcsl}8u z_PnmQ^Cf}h*y-?XJ1@HNCAlNTi>CqCn|d#3!CkYP2YL0xPKHf-pXbSS&hii9cJ&R} zYfVChId?Yyn%IwOOAebg^iA5PlPy+MYo+{8`o(dLuGYJbX=(Ggjz?+xb={uT%jWOP zxSkTwv$f%QH>U8=*Efm`EN z`^`}x(8G(ZM}BDN(01E7MTjw5Q$zaCIsel2XhL3RYQ0v3Cllmcq<{np&{stN^EF%} zg;z|nnsC{tSLknGEqONis4kLU=lc7Y@XZVh=dfPi{?{)aVDc1C7XHJ*5nP{tKSNdj zBhUbY@^9S!{oUa86!GsDffnF@v?!QjivJ^c$+Y+nXZHFv583}+n18>QZhmd0NdPdP z|A;Q=E|$6ce~J!% zUzfN#QT0Z4C;=FcRl|Cojo)2HL9|6^6y4N>>6nGWf6|4+YY9>TUjdT17mU`JfB>@o zhN_t=f?*20kkxe1l5iPSUPp&*XBc}fCtQblpucg%{ZS=eWzy{HEOkCEot~7b8#Ji#LJv_fZhW{kaAJ!QjAY2tUS4B`j$RQI|%7<6|7P-}#>C#)JQi zFMandT=q{|29BNR)Od7KO_TAk@OM03ux@(Ldf&bihjpAni(E;uS3zqTrhx(gOtsCD zL?!dlAh}d9`h7oWZ~RNr03VUt2eb?)l?k7KzP5X7wr0j58lC5`r2-l9rSs_w z;!sdNz7>ZW-i0+{iBXK6v7lEoFjT9VUfY5<07YHx7(p*O5PlUukxBFy@0<{qh z#!iq%WKi^A>3T^4g9672r-Wv!t~(1NQ$*Q|I(f%d+Xif!cUsOy!1yL}Htn{%EGKBI z#G}^&_>dHCF34QXP4jjrmrV!ts43f|QgZf011I@yu5fzw(_Rdgsz-7X{AW`~>mMh3 z*$=DBqMj+CGrT60UD|-Wm6yTxyO|=HE~iD5(8`*+JHgDz287P?Ty^Zaw+2?$cU~(= z7K~HJXs5-+QEhAg*=bGV3q*7<|Q@)IcBpQCMY#Xa}Hj-SPfZ$Dt%elRE@aZiKXbPqz9-NfZ1 zBn~#qtL}?HY+yGHD#g>@=t&>^6h4F=$0Uy`IBWzWz{9@95!c?H?>FDw7`w`%EZurP zUS6LN>bmv;;4zCY3OfgVkE)9O#DS$CADmY+n_bNg&rlWX|D-w9x4#q4J;zPBBfMn2~U>yGmN&x?~%rUmob8-6tPRCc!Xe5 zlIc!%g&CBW)DJ$sL9{8k39LVcx7kERC*_7*8(RDsxWv^jEWcj_==hPp;FP}2~gGc)!x>-1dCZ&~K@9a)CVfQc3jFU>d}k0TCbO8INK;H6YoZi9ard}S#MMA*7w^k zwu8xnt6jluu0V7C8;hwPjDX^B`8L7$RSU^>&e_HVv$NhD%`e$EBo(s$eUjU_Cw=$0 z!xqC=#jdM4kFjr2yw9Wv6)IVQju2AX!iO0y%%LtnI7lZrYG-+lC$Xeh;{N0rQTGo; zw0+N(|M(8nW$F<#I7VNj%X!FMHh#&uxKG!D4aJ+1;S#Qr^i$*^mhy^oR=qu1)#2C3 zgb_;5N9wHikzFs6k?@mrE)kZN^4kTpFwwhS@S~PVC942G?OU!^N9bN5 zn$)`RW#MjYRh&m_SWvIz4+6iF6;&T7)2{22qz4s>Ugj}vcs?4us2LSs&D7jT4m6E=+D!%q#?n0D&x2FaaMQT#&?EofGS^|fomOe+Tj%8T zZ)w$K15HOsleCwhFRI8m7qo-eCwFY^z4g73KZmVUY;^O-1)Md+j{W=oZA`(uq7r{8 zg#RQN2`9GU3s^*Ft}2^#KO#7MFD@ErH2fIP*wykqx|a<-s>)CXl$GfH>V|Y-K77Lo zD`Td3dEBv*ueT`_($=c|P10E|BtHo}3>PYSPFix_dYgxJLc=t>H|S0Fhj44pr4o;qh54vr<^UA{(Sy|>=B4-Q$4xJwKL|Mwh$~8K~&N&cS9)LT4 z8|FNij&%9IY37UN_|>H9gq-a@Q0Tsme8#YjaE`HUch#b4QF_n>gep}Q=7Ku<%lS9s zO9mBr9Uv>dxTLBxhe;2Ak>5%g{(vKeA|wQLChQLvR)^PpgH*%A^w9qO#ZNeoHr-NUauz1g9z-|8% z)E<}?Zc|eVk8?9uC^0|wu5Zce5D_nQC8!Cp)9-!usaODQ;^bGjr@(}+Lq#C@pU!bn zY^JxSe`E z=FnF4U9n$YKp{WO;^M!L-UUgI%Vk8@6}cMLmX8;winVs2_sEUPbRSmK|3V~jhlVhQ z+<~X0w5_)-i=;EcqG7C2!kE=@9fYm(V0t(o4tuuyy6si`d*0Bo3G*^eB`yw9MK_et;NR36k+^Gn+?P>;BEld%o zO5Rg9;Z>;X@RPGu)w|#ZSbd+EZNA8Mz&QbrRj{gH{v@{+DPToZPF>pdbw(5IeZ)iK z!wLeN5DS}Ny6?2HLiYM~xN(+6-ZM_;nef}nV=QB9+XNw*WgHx>k8*716gn%`aYr^+ zN%&Vl@>kvYmv)5k1{ti;*=p9407h(9w-;<@am*R7;J1jTx=FW^<@&H zFK?XHdE%B5w2ud`))z*1(^pOz5RY}1)OuvDzm12#=uP8u@BVb@~m-_zQXj1dpB z^aHq55>@cHk^DpPfHR?u?5JUD&-3ZVPx&{bfNBZ^HQ){@kmGKTXLU~ zyx&2>h_>X7?qqcuazqjiDh;M%H(c{(R{Z`mEmPTwQt`W6m{^Ijq6f}FbctyV`8p*T zs^p?U{C<(UzJZ8cOhStz`zA@(_`^S#0yrvDTTt&SKZu$V>GAYLW8@yoqshmL(k(!I z)=>X#|0BM=q%g8}khPJmZrS5kuzs&z?BTbDxuX(kE^&K_2&dVV!qhVta@1nnW2+;bU30o0L!D4>AdKIlS&agl#W_ z;b2%IyZDT?qSP&)^kls0rEt_IS)uXGv)~`i7*;FI(byA`R_a13noUWR*;V)mjj>dIfbi2$wcL5?lbn+vV~psv1#SK?`fZ64?X|zn|ZW?PU$Xd?6*UM z8D}dLS0)Ee!#CQT!^JOu-tY*OX!iEQbQMwMNO@w#!c!oGEX&irJTl!Se5WZrZe3fh8h5tsXnzi*v?sZGOeHRsyoOgoh$ zsMPzjWx+fC?}7RGQB?^}V%JB85NY2Z0YZlvVJc12+_B&zF;e@f{JdwLxfmtc z<0nwpu!~~-Zds3QW<+{iI=f0!kT?V~cI0wyatihJOge!V_#x$Zg38Eu##s>q4?k^Nm4zuZXck*JsW$YS%GN0=WYP@e|ukSDtolBWjs z%$O9M(f6A>ybI*IEBYgzdE2mgL*BaE=v$yaQr`UIlIE|?b4~H$!sU8REl4zQk=csw z9T)rf3h3+l&fx*dw~uxt%d7YmwbfTl8hKoa#m=b<>#YHC3)&=qj)l zZappgv6iqi7C_UU>Lmks0sTL-hHoeoiapE*gBX3IN&vYEcMS#dx2T>+~Y@9wNx$ei+aIz2tGvPt{A}VckPON z90@aI#Azn~Cc@}wm_cWZ!4sWQ$36Ml3xidKulAC z)jfh|#-^>YU0(1MH={ZH>57p7tAn655(t3)oSefa4wzmNG}r}4;+iAGTsMLl4f9JC zYuLU!_>BKh>#~u2QCTvq+Fpe0mx%j0$JG&Gkc|AZA*jufU z^h-ooh6!L4n!bFHFmHWvBTnr=lVzAGsNe1LO|;j+#;xvhvHcYTrd}cnzT-+%gUkV{ z{Y>0F%&jQ`O4oSZeiZ|@aP_8p<9dsQdfl8P?AVPjnTyB|p$+aVdLs7D3|gS(^`n9f z%*=U|4RE98%_A)3zJ78KkAw6Xe_j!OIFJ}nasq^0qaj|+8DO(*f~ifJAoCndBjR@i z`Lj)NQ{z$CuoS$sEb$IwQi;(W&@M$^p0`AO$ejg(Q>53@c&N{b)P zSs(6l22&C$vZkXDayGQg%Bd^7Pm%bLZqKSNwOiafW0ii;%E8$?pSff=sTL+6iQlV1 zcNO2D#WXg8?sXv3ZGZowHQ|fptK#MTp3F|8Ezzen%6E>8*_Ww%xkZH5Og32&xQ+XT z!LAi^xOtL7?&`uTcVpX&`g!LV17B@QdrZ$_E>x0jH6EGQgk!SHmf;W_v2lEvt=G~M ztP9&G9UV!3$ED(6kM+mi0M0{%_c0O6iNU4gO%1afXYKP6x9_zJ#^VIlnAM1%tjCQo z8uW4L4x3E13i*T7fU0nXp$U_t*BvWlAFcL3GR%sGmn~YgTppjEMN4gc-#t4TTFFB- zWjoihGUMd$V!!nx6@&s$zR)P@2rFRV2jco#aiJ01{*2x;BpK$(53`TKE*+Q)naSV# zs2B^7Sf!09@_~}-GQ3?KWvsY;$%V}Hc%ENfW)scQ_1g$-`j#~v6{hdXY?LObs9w;*sM?3}n)^>X8(g>2FpOnb~ z>oG0yZ7eHo-gjZa2X(^z3(o3F6C!1HH-9cN=9OYhh?m(rmjk!O7~Hu0!_^No;crFeg~9oK;FkXi-_e5E zqf;^y{zujll6ebX;`7`Oq|Ipjc_u`n{^&AX0@cnnUz^=@OlMi<%!^Ss6uBKPYwPo4 zYS|V>dizVngN4+4s=Q|J_T1N=@tNYMh(-6bp-$T7F5?8wvWZZpxh=cj>V8s5z82u0 zRc-pT{@ssH^<4&3{j;3fVe!XB4fmDqX;szRj6cWf$iHK67j&$1T&{hWiY2i~8Px^- zqj#J{^Qw^1OU5;R@*)Aad5$FtDalYQ>Gv3WfTinEI&q+_qLqkuB{flkn-Rjt)&Fe0v8VKR1>7G2AD7S9EJCL>*L zWzfyfmQLHJAoyR}rqz@)5g0j%!H(;z>L32;&mH}L<#mh{%-JZx?C7yZEsXh`J8~%K z?-=-*BiSJ+zvgzr$lacrr(ZePkSs2EA@^?mngbBJi;y{r(Op-N7Jg~U41yT>7VWfj zc>X>?ByU9^&9G#JABb1s)`3llE+p=IUZy}VKyh*j!r=fDb4Z{kmr-#^gg#_R%k=Nt zZf|*4d^)DnX7SV-1~~rg9Elt&Q8n|yD>I=l?wYz<*OA(zMt3@81D${(q;!f<)w6-<5x_{FhtE3W{OMPIt<{To*44 zzPF+!arncay*$4%ZW9b=X4W8x?9aguwc*1r0M9{d+5V;k;$x)fptjL5R! z^ZuBFDhLb(Hc;-<2p8kJBKAc!n*sU(IR)i_CQ2JZT_IEF@Z2*S$UmxpQw%sT4ZZfs z;6EfRI2kk;zbYUr939{~ygxum09BiLlJgGx3m)?zqjm$x$p+30fH@fOfrob_s$7L3 zkp&m%U|Ea%?>Bz`$A${vR5RdElL1!}AhH|*l_#qxc=WQLbF?m|^+!6fHITem^k!m$ zZz3qBS_Qf%6U_q1-kR?Hdr>c_!WHY#u_UV!n|T0j2e~jIC*lUgN7Vz`2cpp=z#D;g z!z^6z_7z`+vC3_$Lbz&fg6KauhxGqoT4Qaqr~E zr!QGSbM7IayZCkOy6ARTe3r04ngVc0G{>%m6F{yn_$pupXXZE_uhi;TH&r*SsBNDE zQQFj+5W%3{D{%>?kxKyl#Pv1y9Yt^BAwG^YD-ex217Xz&kgKIY&8WxY5q>>P`rBZv zu4+Oox{{c!i{~xfJx+)g`2LTm2OLlc>DfM@Q$*?kOIV+qWZldMo3#Usn|vhtvk`jG zJaf>+kY=&w{BX$86Y}HPJNU4sW3BtrL-sm;uuxPqKN*y2{|R}nj$Y&~turjfV#0J) zol2VlrAj~9*_7xES#C27(Xy3X^MkZ>Obvc~6e`XRw(amoA;b`$sZ^SrhmEc*&vT#;*zx;z1hq ze;k;F8?LYisClp!3r*Z+#~?baOuJ+T_ShB~D8RHcTfYHN_1P&PuA`J!TM`f9Z4oaeiNPtY;Wd5M>%F7OvslW_nXChq}rssrJ#sqE3HE2WzHeB-*e`rXYSU@nilGz0Gy zj-c~*(3cgGB(i*V4ce~ydBcdO*Cmk@2eolM%~w`|2i<$mmtpiK>f)?zy^Bz)GdWH^ z0}Mo^e4rD?c(XyP#&6}|!m2YJ%Y4XJ?IpQLmK8j0lr@htm;JKRkN zUmsZ~E5$yJ0(n;kQlbI`yRBlMs;212FyAg|sy%)i+W~C`t(~%F&}r^JdCirz?GqkMn z9nd2lKCf`jue_;s&4E8!HxuQR$vp8g0C5KKKjg}jK%&49&7hxmK(Ng8yiRNN#Xs6K zaQlE0BdB>P`DJ)Y;~MT6Yiv+^-mTFb>8F8*7(4%QHibMo3RX9GoyFcOWqCXx3jr!= zMQWOcE>7d+o{X1gPM~)7RGU;|Q>&zvbjGg9PbE%ej~@_+%Hsz2jO4$9Sjg8yGM~!~ zT&3^!_PSRzv0Y>oxY1zFSc7L>KQnpXFXr>RPacOKJW=I)BIm5~3z&UA1e_NIK(R_X zCAwb<^9%WFPaTIgbJlWoq;!`NewMpi?dG7G2p*uYhVT;rEc?ObBXqqGU=X*&C7c6A zc~tNO$;4b;hI{3h3vOMp0mT%jOY4OpUB>Rr!s$tb;Hnpy@_4|BU_gX9bT#+mm`h1^6^p3%!{MtTR$of8uWK5Y~{FIMYlTHTHJ_r zgSS|xQ>K@#O1d0TQWrmdrc3O(p<#I9jhG^=B<}lu`Ds4zLC>#`g(ZpVAXn&kE`nyp z=kL@#j_Q(&7NR4+A5*>j$M0vn%JGlbYNZJXG|BMHK9Z!x5EKBq3 zW=H-(wu9@SHlX%B3j7d}ZG_XO1zI>biuHF+w!!Br5um)*c(Hj~0Sxd8~u+(}Y-Lj@Y za^$jyt$y;YJ+FI1)F0k30eQneY3E|CokZ#{{tVZ$g`*!W)@o*vd~z`iQVvp5HtZ1GOd>&PwGj{uB?zz7Eq96_H#4f6N^?}>>-2=$y z9#(Rn=8sbLpUs7&aH{jrL=Kia`Ny0w6Y{j9D<^3vaYwH(n$_S?8+4a3bg4Et+})I_U0+T4lUNm@;mb6KnxO+3UZtMlY@3m=Ggna zS2L1Cnixq>VG%ut+e9?XtBxc%KO@VY6I@#$Dvec6yDLL;H0n}f;})ihEVA%Q5~j^D z_GaXEgCjoh`_>NK=&aL=RYY)ybKA9M7Fz9Q#N{Rg^my|pG6aL)?LsU1pbl-fc!(B3 zOl(wbys_huLL&`HoB#R2{O=H9$TFoEUXB>gH_$%syM_mo4Xls%s^T_%j?B04=U_Ln zSXx=uMSl^!F6yyBaW)vRFQ!C)(417v`pKoX-EKDeKB7T% zvuk47R-BruS4AiCaxKM4kHDwzNEcJjC@LG{+v=}K%l0C)EraJ%Ls0hZtleqCc6vyIQpQ_8a z*!vWblRad&aK@>jglgxeaY&%P6*d{J$ynQz6l&4@F{F&A=%c9-!C8Xg_IO6RZ=S zf1K9dpgJG75Ev8lp>p>6FzgzG?JL_<7IOrr=FppYNX=wOffR`f%%Yi8SVEuqIG6jR zK5VgED=$!;1hmk8t}N<-B#2?5uTJIpy{{HKwC<7&{p+foN+?o}Ap#gTLL-3Vzo&a4? ziR?Yj`~-68sP%CB;vCe&Q?s+`l=N?PXw@@12pLjhLm;{rx)E`81xYZ=W%jOaDL*brt$h#RAD2r~5gXMZsKVdd~ z0IE(hzD*YQ%Ju!*%nVII`JLaYP$DkKEIvgLxVKR;(eSu=D^2$=uqz5F2C5 zB1t%^sv9D3?@kt&w0FB_3Nc>6ya~Nelb^BU@MDL3#2%0ojPI8H%ruc_p>8y>hv4CV zMP=B$_ZN7<4q?s}v^zqqEUV}!=8_Ln!vTSCM-b^UC4OZ!hatq-=WP*B7coT%Yd0?n=5P zDB6J0+ddL)Slk7v%KlI)8;JEhjuwGhRxwFx@9;RDnU>ONH% zB^p@Zd&P|B-?Y{7e2Tip?GleVM5<~uCZGm>0)KRto&~nnNB2Ky()XDoA{>)lirfbh zhJ$k=5o4f^W@?QHK{TYq>pk_&A8obS;ozZ@5DiWLtNrpDitXGJx<+a*4Q>|B&}0!^ zY3L(9HYg{oRu=}xsU%2R$T=AAsF4T1i8`};DybKE+AL}BF9QJLe=b|eM4nNf(vy>juc zC)jOp2y3h&zNDsTOM5kXv#7j#p~ON0|8(OH(m|4$DY=$MuZ%0sb%?mAx++YQ4-hJa zDT5qU_`yX74QbskYrfRJC*SV)d5aGtgEn#;DkrfHd~_Y8=uVABW#_ezQw6j(HTyn> zIERxLa#&tZ?Zvufb1m@Vf=wU#O_(4aJ^ZP(!--K>7ah_ zBa_>1tD!}Fj_&ZBdA$t9t88eroQ?UK+X|h|2B=6OqSKW(rD`eOem6Y533YuAP?eIY zD$*O`rEM}7RhgT_mg>9V6n7sQ+1>oK%KU4ZxinP(<~WP<+cf*@Q(2_78*wUJ&na!NlwR+Q=*;ao!Dg>Ni!bp zfEVhyu7rR{P*8omqtS?sUxSC4C)a2RrWis&E^`>>58LZ*a1TM!H64g zhyixqK2BmuD<*2mh}_jNMw%f0sI=g0WrTN5()VMJcwSkh;Ch0;%L5JSj;Q`1L&$R> zPCduxVQu*KbnmBp^Og^{IM4N)Xnb*9a(=zeE=u zd=;WGJ1FcVbf6~sj4|mut-{fS8J^2bR)&ZoVUuWLoF|tI$-PHUj9xx{8{PkVRc#G;mQi{#2qJ|Dj;$q@P;Tu$PPoDu*ctKqlsE z>VSsG1x?sV)$UM>d3V$j35Xpq>zJVPw^=A;eB2&xeSuXy+% zHQfK1EkH@LL7Hgug(l2Wtm-$0t493qTNR~~f##W3E)a`rGW%51C}rHB z-35R*!(iHpg{(}+v46iL5m~IB>jp?4Hh=BY6%1?s4iQv+T&js+%v6cs2I3|JP={2VB$3Yv2@D2d~|CdY46pK1qh&aUb zA=fDB1SnY;fSmk?0Mq6J88n_r7XKJv|6a3$l_B}2)wJDe8oDtMT~!pl1sp?oMGd1T zfN0}*gJVvCJRE{@S+hZ-XI4`VLb>s5vv345r?T{?*vtSxGaix}9LH)9Z#MsXQPIQT zx_}*BJOqW7W|6e~tk$C$cEE27GQ$NpXTc8x$S5D^F*7%xf%*G{p5cfgRYBLs~c_?5(#m|bs^r4QZdy~ z9wBe@uTYny1MR4nf-wt~>0*wW?=77Mtbi>;z|bB1R=wvlZL2~Vwcu9VzL*qP0JjHc zz|URZ!J&57JaZCLyZOGG*c|TJY;`H=PQv&3YvY(o8}0s>X`x~99>t|8((157+!^UT; znI~`g74&tplly*g`CP0x0A15-@rWti{!$k9>hlNAP(-d)s~yg3&2&7!o0+!>A3>pc^CegtWZ-wOYpzrLJ@ms&ZO7n($tW=$U*#laiS zn1NqsM1prOxq-h~hG1MCf|qW$uncGIbLtp}wZv zMy>75!19&@fPaR)LI#+h@-0~DKzpp+=9j8L=_&%_WZSRIXN?9{uNmN&qPu5_ST)T9 z`N3|6qhBzKx2>Gb8h=CHwke2#fXqlIpD`_#5!rtY)qob|;rjd{NIk+Yi2L%?7>H2d zEwS_qsNLVVu#-zw6GGHG4l3BNhh*aIl+`6w-QVICqw-rq-ZG=O00iEIo`3+P^T&u) zuk}9@>KtKIN7FLR@SCcu2TMMa;R~gD(_3FL?M`N$Os?N};(5=g>b?uspu&=OId-W_ zmQ^93Vo0v$(0%tBWf^k%8@uq1_t9?#jzi>YfQGt#w+ zw?#4+p=>>y`xOS~g%!ZOhaTydDFl61505mVMFp)Se+mDr`^9W3z%OfM>tso(L7StV@qH9mOp*ya2#>%QQgi(>Q5ZrZ0Qs#;dQ6`ugt0`G@1$sB;7X4R71 zBg&3+2(r%6%%iUzvCRzf_tU`2CuSxvcwdsKgXm$fCj7$9f7U91?cNHKAx~DeJ|6f` zTu_2ov@}`h&N>hh&6rVK+c95mYt&`EwGZVL>=e@km^|A0@62HAu=9)i{=-xtxuXyQ7?DMV0YY%aJMFngio332hhSVssHPqb0XP|1$hn)B~VZGc)85FEl&hx{*lE{Vfx*G`Mg} z&{c_t2Zq&|=km?tDl_c%a4FAT#?pOvk#mX;7-X%jagfM6=O_UpYYHbVEO9m( z^-(AfG;Od^VW?J9m4)GzP;OEy$+u0Jdu|vD#!tV7D(43D>Bc{v3U$f~)Msr(9KOSL z%qpUzB}TQ4Xg8gd?6uV`iPKWyqbRfh0jmY1QpxyFaXWUoVXNd9wJ60wUnNNs zvoJ0f1RTdKUoS&W_v4#!9)Mh1#Ua=tjj;@%@Nm|%&xdt$GnVRXzD68VlY;hKGoZ>H zNNb2ObR+H~dXZ{n^T@#Ph`QnnNye{R73z4!?h{Dmf8j&ZjJ=BzrzR#?>!e)T?{)?| z3Y{Xd*g*vsh+qy6s9zNG!et6GDwwjC?-AYfD-z=aF7|f zK{mZ0FuU(C{QOnxhb*+pV_PjpDkunDTy`#y#A30;PD`-Q5K%(dG4btoA(dgz%RTF! zN-kTy)6?d4 z^r0p^nFyy7-PW-IPz3zs`Y80A{CMv6!f`q@tdcK3$HZebm}3VOg}LRiGEcUDtgGEm zNZz>$qsRHT%7Vz!^agpfgKu-`fCQX7B7j@jBeC7&PNmo9A33ny+E#I_RfH?lRV;Mj z|Hvx7xazDUrGMJ2>(Nvj&mG~*-}TSzGe|XZ*G?N$Gto5Pn+4H_`0fwFXR?dqhXqpa zaQKZhv7vs*v)~Np$38xC4FeiK@F>6#rtZZEF|aw|?i{(jcHL*46#x3N3Q1Y}IJVDr z@NH^Xio*2)glx*znlt(&iw{U`;0wc{PY;k)fe zhk)y3Klg6<+N?zXYg#~W-_9oD*r1Nnse1{rwD}DC9xXasj)2e)@-pnH62X5qt{}Dq z1xJ2}1t;9W|Fxbmz{Q8KP^m!xO@BAi%_!~xyM%4}$1^ZYVTl=XT1Bt;6xIw8jsljWzNU^sR_#?XO{}P{ z!RiG%+GeoMuwW56aXQ(YZtY_~zJ&GHUI^Xg#m#m|2vyQ9V#6u-o2APnQvsV{v9k6v zKd&m!2|SCe+libP1Yv&uC~M!IMJgrEVHj+;O^;Wv=YZv_X(C8ZJ$qqQ(u(RB9gttb zVDA=VMxiWMC%-Jv8 z@^Ldy>2B{Uo;HG;wLsIkMkyag=%^vAn+9(|=Ce`a7KBJt-9IrT&#v;`h;_Kzq~Z`P za7kQ(VxP&odDbQXpN^5viw`K2JIhH`%tXMKG&z?^us!sz_Tvs{=OHCiuz0NOkfmi* zuL;?`)fZ2C@^3R0J(?lR{H-l1brpHX4(`QwJ(70iKu~Z6J5bcpZ-V#`&nc)gqYf<~ zZoJwig5cv+ez&p|88_|3&5|KWyAbNrGz0F($$n#SBiXyt% zH!R3e1ZSbtLjK{mancDr1OVBWs}()QWf!~n3#^j&Ee>jeIt@0D%Czp*-FueWz&zq? zd%zvJaI@@1McIC_F$Yig4`B)J)WJr})9NOea+L;TBzRJC@gJKMl3Qh{$J+CAik zl-xEvDP^GA2NADWKZMKLulGC)d-mrom)ia|l6zObHl;sfk|I!i>EbZG%x!jdle#8S z^3jYc=%XCS>N3x~_3$%@b-7c;T==}wR8jtYRNcftYztYs<$M9YVlW5MqrXFt7MT4jnAPQ0}K zCDi-Ss(KWsB`Z7MqDo1hn$@U&v?6~qTU7I@8GDdhm776<{J7>+&{ynfe~(RZjCOIF zr{VA9Yqu+U_Un@47z*v{gj^Lp(;7IDqj7ggG`!*kZqVSnHwqGA>HId?00@Yi$LAwP zZIneI0!ZpecPU^UpOL>Ab;ny7Q)qg1&SL>nKOWnw2Xl=ocDeGU&4LhK#pY_RI|OiV zb;ly*mZ3t^ib1Z7N!cGHGmWlVmsF*$U?`sNHAb${aD{%Ued`@%-4Lg#+aMTyOJl2| z=)V4;LeEt6icO>Du8F5t*1yXkk$^8byEC*u+fh;!;MvLZluNq+c`GURg&Z(xba~g& zB&mA5hnXN5jb4IZ{HO4D*|KsvkkYskdwh+7XJ=1Q5q~*L7{!qzJmyXo%#^EMMsS0< zCpOWXp9mzI0}oiWLAF;t{cpLqx$6a11nP^Wn#!|3ptQtOs;NA=#ZW}_2aCnV?kBP8 zH1~um=Uh#%SbG+*-w4S{K4|2!A^o-9O2qf`mh)#swimFOAfjE8nP5ysXgOBh_V5~) zVn^9Rm+F#mzez{gzAX;iFK3(D$x)0}3hzt6G%8n=yV>s8`a^^_gN9gxbUb>&JqxXbxSQI!hzNB+CwjDxG^ z-ruXCfcUxEXIkW1#d4nk8<|SztZIgsdeU9V}AhmnJniYlWN|_(W zF}oGvt@KZ&Ds)nY#D$Y;vlS0}ko0BzRN>7v7hE?=+w0XTrENp$zO0j7YF{F5Mjti> zV0z`b^9NXEC`Zdql!bYRm51+Upqk#IRuvk5*@>6@Lmhs0(4HqC;XGo(g-`Y+-XGF~ znLjM~+V~zpO+yuc&(-SESsy2{OGR{t9)Z>A+C#SN4J=J(k{cGBAiVQ{gqp^I75xJtg zO$Bkn8h>xghCOO~eX?Ob+KTK??iy=c-k zqWZ745(A;!K%{CX9Fum}$p=H6P-}keYrUrDBdUnby1SBm{5!975&WfXo!aDBS<|+R z=c788&vrPUc)2Fb{)pWsa{kcmAZ%eT!0Fo53(7wn8Dl5UPW@#ndm||SmmUsFSUXnz z(oqlOcEuef9i;^X^RIUTNg;>jNT-zkntk!6hB{9~c97`hNlSaIZc=vV1o-Cj(`-6};DvXMCj6GKq_c@a(mHQZob9uiaqcLU_f@e`i_A zyY*s&>9~W{!b394Gwug{TD7=ENAE;i*MEZeFJpOwpg%sL1;JXN(zfT~%J>xe`d{m> zDP=e7!c?5;L%KN49Q{OPFP|Z)8_XwZCkTM!o3Od6jVHVZLBfCjl0ntrUi2Am@miXv zM?L7S+xHmq@#(_!+Gw^02LR}vxpyz<)L*5F{5|A4%J=mcDw$G^F$NY|pmu6xSQa*W z#Rd6j{uMQ#2=;(z$oRg0R~}$8`hO>O{w2`Bm;3*b!}m{cYOlaSZ^4-`w2Rn)d7jFG zcGBwvJ%Ie=0rLV3wtqH%eN~epNVMl1dku6D4XiWIau&&;V!9Ck8%Kg^x^=V{IEa#= zq&1M0ci0Ki^Ws)P$`}{Ov8$>H(QiCB6CEO4M;=Ze&Yx{I$OBr45B1gUzI>Jh%TJTT z%$2>vbNn{{l@K;9+_!#Firg`;+}+Mq2K+L@`4fOCod7?RH>H#NAQqJI{qZ*t>bu*1 z#M=gEP#(}Hp4kurCwR7=wZkGhm;zyZP%%rLD&O4D#26M(iOd;;U`}}`y>GVxRKCgX z6yu3~SHSRjy!0^h03@)=fe0&gZO1XSX&p2WznRVi1paV9P9^PQF7hdE47`O1DG=o4 zsSQ#AN5BP@TFS?a2_kWKW*~PH;0~k}g)bd;8OyR!MN^>s(?6kddlQYT+-5-IrqIJ& zDR(81YAb&xswi~&dKV9+sS|9p63?wbI~9DlWr%wA4)J>iGUZ3Wezo8+5(Z`d0ivRE z7*I+nJd>}Zj_17aGLNonoG5;Ndbl$CyJm%3G~}x|`+F2-O&rmpcYf3oMS(`R@8dEv zRZzs2Gb!)Bxkvc|_THfcUsU8KYJ+H^qy#p5(B1a<)cE!DRf_A={@DSZ)dlix)%!A%~cp@6p_QUy)b-@EvctoNi%pS2EiF+39)F*#!DB zt7-s@kAG$PB;%+R%fn`G{%U7_*tHo~bfN3j0tjQ?CUA|UA79R^OOeIyH6WQ0KZEH<${xk<&uFoG4b7MtYQlv9LYiRyJ+~$# zHx0lM3?a^C_8S*BGB&U@2r_$xTlBbUx#i$l%ZMij(tvA-+v@!~Nj*jWd`67wO5yh6 zE4ysJ2MW|x#det!syE3r2rcJPsj6@#ua*_Bva1*f8^sr)3JOe$Utq*-sQs`sM36ZM zN@ShlT;9dCG11banbws{8g#VC(^c)`vl|bwwb+MmZTrBT0f2J?sIoMC)WLT2Vp`Ln zep+xvG|hpEjhFi*P8r~*@ca(ZT*27RfKGcje^PSW@q4b-mpL{#@@T9HQvUh9^IR9B z*c8@Hr042Mm&f8?Pp=R?1x-b!LzFnl(PUzo+khRKygNUn_YLj#G5EyV+8RmHJ@pxs38psP}w2)ZH z-GJJ6&aBavpge*-U=D?O>*MJjTUKEdN6=eVuZ4r{M322Go;Evr_tos4M-8d3Xqh`G z!)lmuqECN1rGKdhVw;ZjfIkd&qA=BbvJ25ykJ~_#A-qZz>R1e>BeExak--gJL2!fP z#UJDcckf&3;Gu^eQv_EC-t@o>!-S?7u;N;|zqTxyr^eKPIvK|2R4ehbG%DjME*X2LmLeq=uBz zqhA{7QbJ%8k?xQV0WkmvNSDFL(OpBwkkLAn6eL7C75E;$zhK+5?Y_@B*LD5QSq9DP zL}=RQO@Xh;TYtpw?>)Q6$WvSP2>EVa{iJP7vf#tNSlG_g>lcP8@-dHMuMY-HEGdU* zO!VbJ5l0AL>_i&#JNoamZFD-0atxy%B~zVZ5NjC|!TsKyWze@`W~bL%7k^(158_*z zvLFFqqinyx?`ijTAaIftttg?L$NGE%9Sv7TFk|gZ9vnBkG3G4XOZPPTOJ;l#fA-oW z$x5+2!d>7cQai92&HMo>hOWQ40qClYMT2k+(5ha5k#7NZ!eAr>U}v%$?(n@h&W`wS zk$ar<2k0|(UK@`{`CQFK=qLlf_VLahfWEc;v`K&f%g+v1j5+ROF-rpl|_Pf4z(OJe(o0_&!7S+jMo|d4IB(< zZjJE+TXLC;&SnER&WXV{*Pr46GK2F@N8btWR# zPItUW$2>19D&%E2^bNOux=Bf(80|Yl_m&dw<^|H$4>?w`7|^r#s1BgPAPQ2Bn^N6m z73T4BGE)4V22ahFi1t(f_4ipbZ@}QijB|B7DYDgzNiBazfUomfG%zUh-8cvGj<&*a zI?(_nQ#9^phT^=f1T|1Tj2PZUv{RQ+Iq;}dy?i500n0@f$u%)?JkXX|-U8Kh3OgR~ zV2EF9hE8u3+KHBProU+rl@%gMI{|PiHre(@~4Aii{e5C2?aLGi}J@MWOAO zLmjmVIjStFEvc1xi>(+VXe?d;&anEoLJsqrHovOw6P!{)DO&Gft=-J>mJykL#ofX& z^}?nr^Z_~gH`__O_|T=|>lF5BVM4!$Hl7DT7jRB9Ts=cN1MOeb&x&DW77N98&G+h5 z3|Nf$oX=1a`!RbuWHsWru0)#yT~d(5B7FY@XeJHr9M(Tu1Swbt%a` z;}6MJeAA$k$5s6~Lj9jcJ7p~a+OkWGDQ|Os3>G=nJ2 zwTq&DT^+I_qh2uK!nQ<}TnbtkGHBessmM{Hrq8)X5d)uctosKb^Seo zCkYf4B%>Af$sQ4VgVM7oDtHI5Wl9kII35}X01JerxgzK*=nB7y2tB7bU|@o4>bWdO zjuDC-<(9kke4Fz3DX7rP`P!o)-n~%$gKKc-)#nQ+BHQcpE1?UKc-VndK^{1y9_?>; zJroEB!p31cfJD2k?!7lHuhPfac0NA1cy#so9tRqrvPE?{ z1%Io!dMHLwA@(E+IVGxp{l|+kJ1>E($+~y~Sxre2=E{bQ!l4Twhmx*|l)viCr}_SP z{O*CGvt)y=i!0vTh-Qr=V?e*GhioF0LnD94JQ#6{QR$YXJJVC(ww3lX0pJ(&<9auo zCM;Tnmz8l5lM~@Uc=(Oy%&>WkpLMW-UXC?lB>u%Cp8e+&)@Mmh-)lNY+Zna&?OEcX zH5EtaTeZ>wkC7vnKrKUv03@3G%hw6-)!cZ|44;SrAaee7AIIxGwp%Kjk?4%5_@wER zrLN(uA-&srz;lX5qfHdn5-X;AeaCBu{J8Z^W82}Ty_yD}>TOx-xYuLNIpsxLVohJj z79&=v7tyOoQukc|WuIWqlF*y1KO4K23H_TOqEbQ?obn;6UBg)rpQe{4#Y-_*C|JO` zlSD4nJ29B>HNcDC`J0gK1KMD=dl9Ist51O2 zts=_}s1U?At9By^#Bb=iSoBsiL`6!R0#i zpwJ=3Unre*f9Tk{RQNNsVh%C~+QR+fkac$Zq$etWzl})+a!6Xv6dQN5=!I2_lY}_3 zo1)n-nqo@J))RH)f#go*i|o4$`mPA~qq<=DjbgC2xZtP~Xl;6g@G%3WiXE8v5Xst3 zke+A4Gzkh5$K%BQ2z5*2watvq3+trkw*I+ zP=NL>CoAw$093&=?3eOhc@Q96Ns9b4m{TTc2-)k2ulV<1?VgT@22S+pFLwa};hm~r^~mJr=50h%k)=J1U^1bVvicp=O(=Crh`_|u)is3FNd9w-p!32MN;)UI_Jt);)Zp2PXX;R! zP$_O8isSy95bR!^5A>jaNN=2Kq~0hD1Y7xu;`S^td!;&Q25*I38Kw{2EpeWP;`Y@U zVmZ6nO}BfZt5n4ZYvQ{I1ft+E4#=D>N3i+b-9}H+xa2>v?F{wfFD7Ou!6k)INo1Vf zj8*0#J_Lx>2i0&$ew`?Q)41Ptz3J4w$X4K`J{?KYj@ymDwt$NHMLdlT6n-6dEOi!O zHRkwE-nP|n{~o~{+5jgc^`^xiCHLweF}wExKCTX5A%m!I!5U;MX<_2$5%bt%`3-yZ z84J4dU0}O$qivWTIb(hZkR%?NK+yVxPv+CaztP9B;VcYp(yR-IdeVi@vVrXm-rnOb zd#iubTGFT!|17r7uBge+tnO;#ddFs4P33kJ4;(})cgiro`&QhmOOa0_ApWkK7??w% zW*_C$mKO^#o+Q!lNa!7&md8#Uql%@_nN5F@a;rbs_5&Ct3=!NUO&?-ANJssDG&3E# zG^$?I7R)VAs&MwC4r(U&jgjbw()n;6B!`f5z@BKW#O;n?S(4}d{<^Q0d@B2dE=t?| zK-U@PxHnWr&QpX9sG=BEopq~;lgMy3nf!;z>*M;#sfY<>m+E$MUbrUu+QljP7Vxrt ze_`jmeF0&mqC@Z-28GMQ?Q|Sla2<5-YoN7hO zB8?^tVE1P$?VdZksmG=n`po^Ms{SC~hyK)97d|XWw=$VPno#MLIMnIKLn|5O;9Rg+ zs7eQJYW5+IQ!dHwuu&2GWSZ^a8fFV>`#$9jiJjxC(4gP`2z+3O&G9bqBI6pi?#8S8 ztF=+(#F~63nsha!E5G9*9IS@dn)tKCoL+i{uWnr#LGjABX)7;2?4=K79R;|@TFvsC zdj|^l0|=A4YKGLoNR8bP*4xc@%&nJ(DB3nlDX$?H;gsCIy=IE5+5+`ZnLVJ7>Q@uW zKO`5yGJSdcHq(>g+v4OCQePD>TJ$)>2P)s#rmDtmrDr_ z*)NzkDjgeM-4}XGl#E;8n7E+ zq?3*obx~1WS^eG*tK=p0(cKp6R`k0y!hZOI!8UZ;Dx<3o9GUYg?~ArGk1!eVBLco( zkjzek_3*8Ljb+^lGU1=Vga|=j?YI1rfUy|j*Eb>7?FqZ{wee9;^}yNhFriODY*W7r1j&>Id#&7ApJCVA zx*A;GKh$ZWkJ;U{bg5!2LyE zDq7i%hpILNBde;xLvsh0Ymck@3ccHcyQ8G#yAz|N+=N4q4j+%Q?_~m;cdfwICM5jQ zOuVF7cd8SRID-8;A3*1|`4PDre?wxXmx!Onn}mj!@Au~ru;_`cR)NATW0G8z?T7`~F)c0z=nKq-^fPVy0%Tvu;v(7ZqRj~(V4t9lsz`r5d1xAhfL;0xPNXJ)5 zlf|jFv&63D445vS6!{;h^WTd$$$8BChxJdNL?xB%$dKrtK6$DtGG})Wa^GcXkF;k0 zH%`G~l=`bMBXPz*k~Kf#x1Ro$@FhEJ*7@##7HKJbJ5O=QSg^{rJg;N@S-}jur@*J3A=t?R9Z*Fs{+=2~ zI*@hy>M_)j0duwaipb^S#IjZfmRD^Indd(qFJBvkO8DW1t(4+#_H`Vl_-i}=1O5<$ znwU-|d&FCwCkg*8vl}{?9yoSvO~edOlZ@hnxt!jJ`w$7b`3Q0>z$nS;M16nsJF|ed zGp`r5rWJGTw1(F=`_sO@ffDfURC0cjZ!?c3CjAtY0UdN_kTo@1b;T(yI*XCCx7V8l z26H}AlltG`))AFvWTmLWl8t?>M(>yFB+1+bz(n0WavLZ& zDhjbaw0b{gYPvY5tT(a#mcu*D<=>ir3XNUTI23%h`%EAh-IO zqGO8|7n=kFmOX&#d|HW80b*2qhaV+vO~gfrN2LUE?F^TFVByGXs!li|fFA642K6Pf_R^&_PPZy?JqMw8^ zl%rPQ3C2=aAqdbPfn$YlT8XhsH0ic1blW`cGQRqhZyMgm zgDIB)?yb~9M?mIBcIPLKsjf1865oco*r!7EQpnON`6s*L0I}j^L{_g`+;EO3+C_#x z-9OvHWSjqnW^H$hmbS)&O+7l>g8~H$hMgl3{t#e*DY}#OI!HfS0z;-lHwi#5tQf*c zSca6-OSI}AfmCEHO#*@m6`}lm>t$Ta-kp0Gp~6%}3FD}e(Lo-zO|Q;2=FdpkdDo@K zq%QGW{KEJ<*EJ=Au}5ZMUaaG)Nm|(IX=_V8h49yiz2EK*+0I5=rt?JJ>8qkt{HY&3 z@MZ7W3t(naQ97r$Ls~l<@Ii^HIcqX&avEk(pRGVB!}Ycm7l9*ndnna}rSK6K2bsLP zhDFR=wcMzdw;~&kzN(&a&Z0K*{8b&-lWuT;_xReTSB=@1#8-XX9Ak=3?1Y%ad0S2K zQ86>?i)3E2;#hfug4HdacEL+v{AqpZqq$K0e*Kji^X%2}+9Sgrp5m#;9Bz!;Xoj;d zcgcI*hG9|5A#7Qs>o4~WUvJel5kW7qBqp>w24S9Pow?9@9oV-jB?v#Cw}WNYEWgRQ z-i@u6T-VU+T*>_P)Z?7^2bqHiPOwU2q=mja02sI9m${DR#7~MtfRoA&k-XONE$PUz z3n$|4HTOqr{PEjIw3NsUnxKFiUFYWOL_Xq({g|&n^a9(sK~nbYmn_Ae_8Q7B?pH2$ zj_&XW5M9~0?IH8~6tq?BztVyebhp0Yw@b42`l@X=ZOqU(vdWV(&a@2wxEn$ams6vP zDuMSdpg9$UnNF>}G0J2&9L1sOU5m8i8F?r9KKR)g4zy_(zB7Cq#dO~`RCQt6i*a!h zXT0*Ym4AwnBzg?IQvWHwUi_^%UuN^pGEX9WcVeZ#)k>|it^M5zbn)9z6%h~R8Zwf= zV4VekJX)J_@>bUI?|hpx!{7{?kSJCCz1eS%VFAX)4Rw!hraor@eKbe1YbGahu`D|n zJsZ*|&Fh@M8}lE5J)_mWSkhUO$^&Vg9y=*=y=~aNPrx9>tFYBeM(?H|&!A?sG4dvr za;eLB=4pb=>;C||U_CH=?wsN;bSVWDi;5)0?S8f|#bLc%F%fA+#BR4SAxu#6`6ijy z1I3xsv2zUyn8)Jzzlh_iVTgY1Z-VbSLiioe(_Y?wlIIt-Q$Q{;ag#`H<*eBxpt(e) z5A;#7PZ%o(zOg4&Jes%qd`Ea%Q)Lc1obez*?*`Y_3K^IC_Iw~^0nHj6xwfh_4l;&w zM-TQt=&2<&G-EmM{5E#p%}ZNG67Y$TD)YGVhmiBF(WikiY!psrJ;n8KjWbWgnz zpKB1?PxW_y#;uub!k{cph@N2nNVi*Mk>;L=2w_PY)3jFd+}(0}kn>bCe$(H?TO6)(`lj_VktcXnKKrn6!y2b5(@cxp?yenu-K{#!^4+)58 z-D3?~`zUjVia=h_KPVq7BNx0CviYH_6LR1a=rlK;8chtbe2L>kq)tWHJ9ft_;!J=g~hKOpoA?=ob4p84tGOvF!% zJP74kDDmuu96tf=3Ub&*FJ*}h|0H^7Z~JCR zV}+H7n*g=2Ft#<%mXuu3%Ri_dE%4{~2!3Zm%_D)rq6#R_q~kXD(v`rTpsZYqf=VqX zCerOwg>0D-WqursZm3df= zTv)5Rs_F;W-}Y-J#tw(5%ksqOrvpe{ktHSPj}(=b4`$PN2x5}FqOm|W^tik9KR9Fy z_YP>!)XW)zUo(2u_N;Xr+7=|dkLfc{lA4u8G{P0-zJYxlrb-uFm!>@8kqHWSep8Ri zKb2`-e_(4wEdsB&gmnxKtfvhKYCSC$0+a3GZ7*VDDI!A2-C&$URlSE@&5ddZ#;wAh zJsy1q5qFWc5{N5MU8< z{5~r>-IK)REs-c=VqB3zak&NiHi3+`{0<>br=I>xsjpIVX!GTi@7G*3IXe&4d0hyvayS0ooHbGwVAOb-EGaWcR6=x3NL6^7nEZWvTlyd~{pdT?_-H(#i1AUDy0Gl#H2dJ|5aZsTeYeVrjD5L`txe4+ zaW9DNDUY7?H+rZn7?fcim*1tCngzcMPH%B8pW}NjQ|zNLH-v~3~x%GN`-$d%VR!hJ>O@!)5i7w;|v zqu+oK*klkl;#So$>hCS=f6zyjEC&_h)#lCE;s-M{N4nBYqoQ&gWjY}@T4r*Nq6kMh9Tv4S*^YKKhn%w)SOp^xfKi@yP)1#B8t1n$vppvdR?gy_ z;7`e$TZ^`}PN&=k)3{-6*_m+#VUHq9X=h&9?~(`P2;6EOnu0FaIio#0(~d0_@f4>i z8$=7S&l`=HG&1N{2D#BvrsPqUna2E~f>0B$OOg5Mg^iW9bIygPE(m!jcGtw*My}ZU z&ln|{I`g*tyU{iAYMvR;k&IN*XPULVJ-7L@FIV!ChhM;2KGovqbGA>)-h2tI6Sj!S zHHz0Nl|3UZJW(l{C-S(2y6wgEJsir%vScNz9E3ABa zaDl(6SXF$$DmPk;^Q$D!(@ycm>`59*go}?M2NpS%VrO9@KfQS%Y^OTgLQzLE4DqK) zCOI=;Ia&I|SJ9xk!QTUm+z$~>DP|9}i$4PDUDQ;LHST(?HHHm2QKRwZuxJQu@%+AR zU}fBerChQJxu^U#AlRo6Iy!-A@KKReg_T7giT-OW7xUhh&bVwEcvRR}BBA045U@jb zoOZ%(!YBszKTc*XTu(bD9^1RaBLS1k_tL$Le-tI&dnOW(aak2j&6P^f4@n^+Z+$iE z`4|a3gu%M{ukO4v@Je@8=z?fCj`o=tBAD~aJAiQHzh*b5eDLkRvH8zqR>owO+k-4y z(wEE91|4;DvkQsxR%dw;mR$$mBmSj%}+$2Q%BVMY4`=iJH~H5)E-G_u$4QLCy8}1nYEqFM}@WTI$1Bczwao z{r`c@f{pHTpDz+A=2+AHf|jtAiS{&iMXQ)>%2hGjxAo<%_&J+HI$y5^qGVIg5_4JY z$qUU!x8`t^TgG!83U$0(!`0NrU-cf{7j@$Rk70sTkMlLfx8mgNER))T+;WBnY{edw zZ>Z2yx(z9x4Ryn<9gp@*zKv_%HzxF-kI=+zXw7c!P*pbbqz(&MYAHzwdhZZ=Np5b} z&4=jFpifN_6i!2WB*GWpql~eM= zvYeOcHh#O7-Kecp40g0tq|d`mEe8< zH6J?IpOHcK;&DPHJHJea^RxndASySaZfIgB5j-`UAh!o~l__LtOeUy;wJ;eqAGZ)J z>&zrcX3v*-)7w^_C;x}$DAKGk>;?JvtbDlvkUO(|<&PQ6f03jt{p^o#J4h!VBI%dM zL@rCgnSKBQB8@E0{bfFVY@yeUS)SfIeh>lMb6yEc2^*|SjXj+N&3B2m#S};yGwP#G znThNo&xuigKvttU}2rm@9z}$mWY-7<-0137sq+-2D9Znxq| zJj7~V$S`_&rFD+dc0Rk)q{B1{70K9%394;IHy{mICJ|0@HosXuE}69m8RoFUShe0o z2IaxCn4Iw(7c~7hzweIHsfyI=tt$Tz8)jwt*HN$S7A5^l9}7?s&BtdI z(|3j`5moIz%mJAoN7UbQ3_<;Q#dM#?AER2>%f~gz&JJa171N#a(lO2{Gv*Dkq$DdE zO3%ClAWvf$K4r#uNU^}D$P#jR*tj!%}vE40lALhKYu-C54ZGq#TF} zQ@CV>hpLeA5?u+Zd*70zAsRc34SY26$I;e)xUooNO_EN7osBZ}4)h^EZME|~3YcMa zcpZqZ!AWbbKh{pyXyt>T5yV5K2K#Iv#3MYNe;y3qX#D5OH4KB-BqsuvA<)0gHa@ed z-E??_qJ$ad^oxqDl%3VUK<}v{^f~Uh%2Q3pzxR^i9C6+UKk9lfd@N&wtcVJUb_VhW zA(W;Gidg8~zPAvo*qJ0`a$J~qbfa)yW`Yc_U64iqMOWGml~48aEcZ1joB2h?PQ~uW z^uD$aMB~Rf0x=<&e1Pk@q9IBm^u{fYk5pi_sR1-!&dE>q_0*}SOf+*xK)sNk41nuo zy<%#i53;9IX;v>rthf0;8feoMIa!3U8R66cb`i$an8n*Ple!tN1yWnND;(t-tkIaf zYZ4a$rJabS6)GK+Kl*)EQ&xGfKRE#`A*nTI}I{E#CBOh}yz zT|NxT2O~694`v%d&Q<=59!wtO2XiOhu?jW?6RM%p{YGt+EyR-#ANxr{^bSm1;+F(j zZ&mG$231qXRYc-BGzolfdNd|g?@aupULG_S;g87l*kkp}X7ZuG&yi(iO#GsPz-x&W znibxIx@>1RpKkUpZw9&}n#0~MHg?KVihUx02b_y#GNmKFjhvf$GSdD~1)IinEA7o8 z5&N{9!XgRGBLwwN=Sd#9ic6fEPZwg&yi^rMjudU8=OLHBUamsr1JvT=zbSb+-PE4h z!RvT6p+_@cn<%}f%CG*2VTyf8J`?F)p=~p+QAo>hUu#yh5a%9bPSGzeN-HfzB9kZ5 z?fqZSC5aI48_#(X745toa_`t8v-_P${|3HUzpTW2=61Vw*i!FMc-xiy@@G9B!rFyn zD`geF{aN3`0Wt{gJjjZgic^5e{^Q_pmsh}L`cu^Avu_pbUE97~qIHD2gaEt7PMbyp z4s?vi_8L*62xH3#{+Eg__R6Q-Y4{I6B+lzY(y~7ZJnE~7zvNuS<`4GwVnO!f4soWA zXH#^Tp0-I#B)Fx}q8&t*oiWsSrrKf`fyc3|IE9bi*%y(pKcS#T?F&A3?Z<<6wiRi` zpOISTk%%KF9diLY2iuR-2DlB~I!E_zqNWX1Gk85Fa?12f)dmC0Ne9_S2^M+q2-c;W zX=g@A2RoP0qA)Fc#a+{q13#1ULLlg4Mi%?=m$nOgLRtE(U)Fl|yt${gN>osNWby$$ z(Hu7AOzah;tpCmI*tP)F#McU3Tgq|U0FK{rCUl{N8b#KFTp;r}pjU0^{;SJ7ahtLt z(}RUsb-)djvuAjkQ@8ktVx(8)zGn~#8OC;8k_EaB7QUu6~J`dw( zM89jRYI=`+#ojl2B)9xmidEY?McjuZ$PVXupLbu-$YA7O#vQPl_s@d1R59=PQ@?Zg zTW7U*HKBLUfasRgg~*Ca$qvF;LIQlk$`ndY!pJpKNwh5K{^c9w$z{vXMne_bgCzx` zgWzkINWheuMc_bQC*bGLj@%Vr6HG(Nbp_mOlK*z;xFgz3vX-}lr&w*gF>^hHwcX*_ z3Dr}dd8RS40@(Zf=Rj!6w{x+VX_+nis^RZUmS76$e@M=sn^faeQDWE6jdSQGH40rJ zSLD>UuMH2hjHE(=6_cw)Y12UcPij*_H$PkH@q(3bmw}1a>F?1|3kku4r%A!VNIbTG zC2Qc$5Ss<}!gO)aF=|Mle$!bY!J3^UVCbv+wp;2?dgsnL2P;z2&#o@N8CdLBB397U z>CgY!{#TIjZB5d7q4e&+@@*ryd*U?jeC{u#Z~%lQNyeKr_H_p@=rBu%GixYht^1!Q z{K$kmhmo!^vUOeT0VG44cCadtB4{g=h^V~lKW&&Lv*LHQCQ4pZQnSa!OH&%uK*`0l zd69@P1jDn%<6;RPz_Qz~pq&qLc0bScKM0tTMPs>YBxZgXO0|`j-_6E9Tbo`mzdU2u z<}UZ82pkRB&-Td28`NnViZ;OP>`bW(6YQ>DU*J`)=Bj+UEj}^!J5r%GcmWH62P;@& z5J#eke`|Q+JjlJ`>Erk&#+TV-8$z4J4pY56T}hi^3P71mtUmcEO>CD7Y;Q?xSm&GX zW@02}gw=nHsB8AWlaly>Q$ly$zj##DmJ|B$xFQm;c}k~&0DYaA0&VAcs9M`;cLaq1 zwV`PTZa&gCG49OpPH>)Z-xyerkqW*}s?_J*?D3ss3G4M6Sk1ZPD11uueZ_G$$xhx= z#_L)rry2MZ)Ke&%FazqRY@^JFtf4G)M_;O6OsY#hyFEu7ITB^lQLH83I-#Ssc9$a> z$EyUZUxl3g2bo0NXHFOEzzfk;`!kkib}Iwf23mT$Os0UD5EC)ovO^x-%n07ZZ)la0;yEd0OM>88l4=v$TNG`S@jhaS_ zlRuuC4SZ#qUVy39+~^e^8<(=A^QnW3mK@fgmO{r+;9%&7xZ!mPW>&;9Hn zc|BEKX~IWio01?_z|1W1ahN;6$j*1_hK0}4H?P{RaG%ftNY1o;T>CB0*ZihH$CreE zwjom}lZRm!9&CMxcv!%v;rfF6zILk{Q&tEhii(&;G8Ih%kJB>5iD3n3%CF0_q+5=^ z=AioUitpF!)YCjM0CV*LQab$xA#nqkeJ;Bd(#6SDc&kg7uu8%>R2mm7yJTk8_+l;E zstAU>h~=Tu&gz!+l#4pT>w7WxjJYZMchA9Z<|)|Q@dn?({kP8HC@j>jFI>A&l201y9ltV=L5k0?gi^Kf6Q#k?jQ@tSKB`_5G!XO-WPg>7S$8r%^zXs7Df{5!SXS z|L=yTcm+hL^xvo8tYiZ7(}%we7q}LAgq~lihAhZ2-Zi*`IOW~ecGzrkkxH03cDlNj z?1^Gh6l!C^?9g1}H~e&dwkfWD=`pbf&)ui4zCVQDA0UYz-y)%GvIXnXldTC$%#avn zD%lN6bYorl;k2oPfia)?^qIceQd7BsMKyVA$qjtt;z)-??FL1B!xT4Xh|{YqqN!hh zkK=izZ6PE(@(gh#-E+{(OMQZ$&r-xN zLIVHoM{VUcXSwae^kvX9gZaaJ%XFyYA=xTNTs*k%rbYdK?VDm{8 z1&G(Wv8Tq^LTgH4UyI)~3*WR{7Yu(Rva86c-0o1JXr4RLFy$aZuN8CQpBInyYEe-KAZrY&(eRG7av4COfOkI)|yUP?T%3_ zw$nY$){AY|VDjv0!Tw!@eHa<& zPUzUWg|&PjROT+9DCf>vS(}SV!o4c$10%_u(={L(bPFpPpah2*dyOiiHJmCCne7e871qG` z;xBNLHskL4oRQb$tW@td#k|MHUlN_)d=Q|~okejfxu+RwO|dZBFHS3_RDb&fU5U@T zKKGGg+H^no(5}0nPCsXuv$;myFq3`TqKke9$==#>N9f-2stIEu4Kj#eRdahYqfJX) zRqK>E>WD#>M=G5k?SDqA8_FtLn^?nc@07{E&|ctL^2p&(vKgDto@YfXD}?s13OGvN zW1|#EOhblLe*|gr_>c#XzW&TLBH!(8>SX~RTI8ISsD{TyQVq-7+S!?vkA?Gj)7ch_ zp4?#rbRUO zQ6Q6jU-)xjvoEv#B1**)6CP3Inw$jZ?pIBNdI$J;v+v*3V(&k5lT?`fU2nsFi1-kX zEccPr(@GL69=GuGYLjYCT83pocsAl#?SB!Kc*A9*TDl2lNK(xgKnCU<2)fRvIy^{rd+`2ndf0JDB-PN|ME?l)W52gU z%ds=Q@h*Wc3hl^=ha7PUqxTt@T8_B|;aJ5iCnp4EkOpP6LA7iY*HJt=2FAk@^S$As zHQL8%tv2tILeQcT0u-EZ$}u}jo{}wI&mnui<4LBCL zcqY^m4x8(%-eS|#PM>R37-wfTm_#u15|1%$H3Ux=!b^8X^|r-s$bmzBMSnqO`xVOZ zc}Opy)G%=IP$O78if*Fz1a9&Z;gxCF8D7kv82NNx!DhE|t=2!y&3mcBrQ2Vc{Y^_s zE1dTu%0IEnfTM(s@z)nyL~s-OS(-IjwJer7P9nF8b|+cNv>gA8`qjD-6;jDsL^faW z-~I=o%WP^&DBi=K2;oEj!PiZWijF;gL+i%5Sy&~HibXVOS%%B_b9R2CeDt8m*H6j8 zp11D2#1Un8-{#a8&S{tyj=0cvh--V%40{5a2p`F;?WQhe^r9H-WgfoCoXjV=z1E?V z#?DrvIB(2B7M+$b6v#^4NT2dr4S)HaGyT0wI-JGCZ8BK+yXDd3C6e?a_6!)-kciLn zy{pK@IBA!s zoa;3#GfMD(+AMHaHBr7iT5}--&V69(SwELZNIpSCMp5Hq{C(xXq-@b++!WN)HZIOi zfmfH4h23=}|Mqwx+)a(4NnjED>!@^Y@Rg9^GjZge4?j7(#3A?sev4bsIIu5Ta4!qi zjS1*I7vb%rHl{kU^me&;%TPTK6g_bhiX7?Vo92U-aGI3zPy(m?OfP6d5zPxgE;3z% zz+{@`rvxr;qEeGfF&pECntCCbEuyPe`MUBQIzeti}sxlFgwt_(ugY>I67iUORu$tvYo% z(U)f@J=tu(grjgYYq=2vv`1Q^@4|{;M=Z7fS&WZ|tH2!cVnOAuyrv?fi+9W0Zp%P4 zy*O-@as2nqYw8eMqks2i09%bJ%0&Le=x+H?*X$J*%vT=nNiU$2G;*5*EiX#pxtf^W$_|&NDM@toHJ)?VKvd zz(No$D5niPgVa<`t@5do=0{b92~9aoC^b-ovy-^XrNHkEo)ioT$B3r7F_rr@aK4Qp zME;8CzTA7#PF0d!nU)=@)Z59WmGEdK)l3}-D((#xGXx~|LNSFOD)Aps&}iV+KWAi` zX2dE{$vs88VN0VTJtgEzq>rdeZ$2H=Rlny84(N7UDvSLk#5a1aHmCc!Yp8euuYayj zz!0qsg$zhQjBO<_PS8pcO^>%CYZPGHG+J9)XcV9miT<`dA7DYz#u^;VugS-s+4T4^-p!{k$p)1!#F;u&+Ol*C(q*hEd&d7NjhZtd zn3?g6^YoKP+>Ol!vaEE)+gTQB@$)VpC|zvx_ISDxNc_9#<+3>qqDtrYlfUEq60Nsh zhH392NK6q=mc*%bmg_5rmE9Kd+`35Q1{z&#z!_=Tl4$#pJ?79jqG*kaP!2L2Y@7LS zIcZi%8doP+jb8G@BwexL#Ej>RA)8NBa4?V7>YXqm0;HtX8hqx^4Wu z3#wHz{@33_$cPgtCWZ91>{D*>&n-e_@(>dgf*`_w=YQ@^a)L!j1%Tmnnuv|bwgk~q zZcb9LtwTY;m%Hx7e7lbtV{Wr_8`1c6$*v;?|0xi40sdxMa%bK0v={F)qZwRTcY2lM zJu9iQ+lRsXv)a=$qkH2*@Bqzxo%m$`0Xa%_F54>s6b_xNg_?p zf1GSSB9@_Wm8o)aPi^2!lSc8`6R;uYy${?zN4Syu^>=PT5KOuN@^@llSXfD1OjE>L zGj8X5V?{S|!8wKWI20_t$+3g3zs;|?S)7qX{oQz-F>U8@!r=E_LhpX^XIX~v8!J7mt%9iuIFpq5#N%PWR!zv?_U^0SnR#eox2(GLn@`|Zn4#f8(coT zwzi0uTW61+=hG%QZN-Fc;u_q$byVci_%iO^_MD=odXwO~UBZpU%fBPFk=d^JUTC*c zt%baS>p1ozvG9l<@!#-YvY9jVg&mfFs7qsX{+ z`AKeh?K~g}3n{mYP>c2FVjP%ns$eS_32`E@JZ0ZQ-5r(d=(UwQ#)V-?+y?IO6ETWw zRfl1+Wvc(J$I4^~7cY(XEHiPB8g^2CtV4+<2>T7ZHt4{~?Ixdsjx21_FGUTSYBU6= zGZTM&-d?l8MQnqj;ytyts4mty!&&#p0!Ld2LY+2LIRrCaCdScMMGK+2L9d1Hm*!S> z_f_dz{4G;7H|cj7{5T@E=b zpwZdc_|U{JIo70ky>Mq|ihfqLTXdr2nnd(8VHvK7ibS`Ja_SK3Q$FWF+sx&knnu{- zcoVti_K&p~H{q5xu15F8Fb3>KF0n_k3;Y<^3%f6+kzet6Li_uWjouzTo%34Nc-4Eo zuek>+8YzT{XR$BYmzS@?q3czZ74k747xuEZ-f1~~m5&p;-#q}{v!6>W)u=GVYbzhe z(aOHZbh&SZ-^f&CbdYF$*fvtwmZc-W)SK<>llzEoexHl1^@;L<;cc*KOye!*t<*u2 zPcg+i(24JQ&jEJ!vhaFtIHW4;rn#=$bO=GOr~dHom(XQ~UmbOo6hIJ|c%zh-Aewb6 z)rtjtYl|q6v4YChnd*u6Uy>mg9hY&U8RI{hGb}3|;?V2_@s+z|W^`44Pk6(8c%2vV z<6qxoh_OFPsF)VoUen0{c;)Xp8X29A!|k`P z?=UR{Q&XwY_iz;BU*8}UtBMit3QRnn5JI%a>Ewm72C_ymkVg=CPy3wG`cW&2lM)^S ziQ?2hb=D;;EC@tXF&BtkHZ2s+tV>Uk6FaLDaWDQjc|@uNR5A(mw$?!S4YU2Mcq{QR zdh+tU#eufPYVTsg+UNcZK4dkzi-GiI(hk%xg>Kd^f?~j%_TV8So6AHwM&&GL*Wl|k zCsv$iJ9(Fd9XA+jn8ii}$*^!sZz#+OGZn$U;< z`P=3+p;}Y!dOcIf7b9_(p&hMMD1o`tKZXceB(95?Re@YP1SC-G+TOLM6y$Uj$KH)V zRYT;zG5(wYa?8NG`cr3h&#qzrd+qL;XF9*dazvC9xv{S7Mhb(fM~&>8g7MN5!-JC` zx3^92_Y9~M?q?W!8_AlSS_v<>X#9JwLG@fNe)`6-`;vMF0WsVK# zzURTHqI75SUebaLB~D~zJcI#+eooFqUCgt_#V8oq=g3JZJ~F}e@8C8d?g-<+VL(Rxm2r#2Vre}xZVURZ`ZGY( z|CLRxJ9iUKrDxz4niQ+x2Uu5rZ?|vNxclefUt)+Uxy``jBw~g<87>;bcZ1TQXEQC` zO@lV~(W#C8&@phGtSL^aR=ZBXHhLSF zE+*LXLPF_DDqrc!625%hn-#e6;zn9};KF`ROIE#pJmNQ*1jEauy@$8A6fZnw^tj=A z+kGplpw*kz*vZxmPxc~bHOVh>O)rDV5Dek7>=JL+Y+a|xDOj8!nBKZCZkjSEbZtpi zJ_EGtI!~4Z$*j3r6qr4hBG~~Ttz(q2%vHIS;deaf*ZXO0N8n^88i`lveMQk?t`pTcUoKm!>U(8W3L+%9VdZ$JhY*LjRmKv@F(E~ zueUzO_J8zTDpH@(B61tx(#i@p!Kc7PjIHnWNY+V$RdKzD20nOv@XlG9A(%s7Vr8p06MTOM8}O{jXa2#vlS)?z*zMC$w%Km>$S|f~1+W3Nj1Ska_i9k|UD)|VlsHcnKs$UbP%jK`&fkLW@uhy7v z{&hj{D>LTd#&n|!y+Y`b=T;;2h=RyQlXR&K`pCrE@+_F>dcM$3Q-xgbgd<@1(Hryl zhxYd((yVCN2&o7BqgKDp#l8kE**Vxw9}vT_?(SU@D&r=bkBkJ3gb_Fc!y%$DdrBh517oDI5BswXC0@hs#OV7Plx7Cokc@kG&FZ!bMRLwh0wWO|EmeaJ3Xsa96!oT z2x%e5UrF~+#^i{~U;e@CnhS|-F-#z$Bs#XNt7+7r{lMn==ci;B{vrw1Co)Bx3Nvgk z%dLS*&e22Bm8`M^s!SM%u82fmFe&%Nc^AMG9G%Bq>db2l9Pk30H*24td_JG3 zyn30JsPcP#DL{;`-#hjt)<(=OLFGFn4YJfOqy*Cs+{@oe1Y3VWjPnS@Im2cR;45@$ zzvTH+`6BrSh;ieZFl;GQ9*toh<6?cYU1avWYOTT%!O|+L+HCGl=4xcbo_dyXa?aIH zIyY&k^x0T;itQ-2!(j$jF~HCgpBuXK1aNG8RMTR|C&PXi$K{d!eA=wiR~!>ECOl_+ z@G#{MU-CIZ)X2Y5A*Io$^#a!ux*-@u9X@6R$qsCTVPzm|!oQaLQV+E*-=M@iQ;CGo zY_b_N8jZ@QkZqVhECV>$}RQ5pfAc1aV=Y?JuQH`Q&rpO-CpNWkj&7W19P2K)hqND+#l5)(H zDY}K2!rKqZTStJUr}Wo)MiLRgUuNr@-N?dI+lW7yACpMm*?KY8z-(KThIVeaZ%6T$K`_z~l$>hVQQe z6TuD?4?%=uK+vw1nL)3u2MEFsuHI@cta*S|W3hE20*hu0(<5BL*{Hqo>xMwyh!Yn! zdGi7bwDy%(r07)IVTW69nEH955S76=J=##pU+i1z$9Tvvb-vHzo#cUU%yZ>B(#$xB zrDtCoEwdQ*WBZ4&zouS>w2B^ZS_ zpczwXT#JGhFS4&;_HJqqd#LY1lDfMdQXG>I>A(hRT+h5fls%}!B{%GIwrIxZrzVKd zuk9qam5!L2w8PZeM$++pNsy;}#W^Bm;;YtwU2}a@D+V?*r^P1Re*W-e(@twvtLOI| zUnbW;cT&?#C}^1_p|{0#T$g)TgRkgm$Y|gK3x!5j#@$Tw-IDuKdmYFWx4#b{dn;7@ zh%Z8&yCR9<=|Ht3%gua!SrOAhVQ$XtTofK8)t>jX0J^JoqlB?b))GL181$=IWbZzg zine&X8GqQhh^NN6(b&bFf%K!~N(5yZZ+u?{_cBGSI<6qpxr`X+)MLiNg-YiK8(Z@p zkTkD<f1jJNi_oen{uf8$|LF;Y1e6+@)K1e5#9Tll6mlg3p2&`qmUL zC#pBGcUoF0^4=OjqY#5v1kFU>OTi5O9m_?yx{K82^ zQg%RAb5ppcpMHsylD@xmRLp3u>ae<2e=wEg%8*X$Komxs1HN(eO9gH!oco)qxgN3$ zSR^=h3uE@JyA*&NO6mB(3hnc1-*xRG2>~M&z+#P3^h}A&QwXUG78(MtGXg^o0%!J< zCNCp3e`ZG1gux&_A1(TMTdif|K+U3pZSJKthEbmLR9{KTm@x_puzut~SPpib2leAu*jjOWR{h#j3 z5kBjB%)Y$gb-#0Fl&$Nm;7v%=vC<>IOcGZDq!a`pKFDDnMtRHxoQ?U*5d7K{^0<~+ zSBXZ!*}#f>^bEN;vV&pd7H_YZ=(|jF)J+x3)z3kbg@DYns+pcuVOX#|tyL501cRrd zHRXJG%T`?tb}Mr~^iRxrh|;&k)5fOM4u5DJjj_P48N!SUwD%2odplK^;GZ?}3X=+r z-;_7(iGMT@q#v`xla(Pgi5C&c`_*a0=dl@JJsviT&O8v

VQs=2XZd#;B*mFBp|M zfG@8v`#q`dL7N5Q{~gkTX`e0kKV)mvY1xSN8cVCNNs?*&D@XQ|mihQcV8w~lL3TsM zu7JVLuRQPMnB_^IH_MX+i;Bs*HuCpI$at=&Ou99VPP1;#p7>|Wb{SzO3&#A!yhGnJ z-y0e+MVr>vwM^%=yb}Fj^ebIV(P^Ic8=wV7Cc)gmF)Kt9|Pc8@pF)TC7B!BSdI}O1F(@}!N!0k zcCXq9a~{Avgsa=OIQO0__V4r=vJ*>n$5Kb64lcYm$J}|}>7sax%ne$5K9CrVf(2K! zZDArB`D&htdT`9gtr;_dage0mZhIPhC&(Nj82N9s__Sc-PV*0+JJ}WGFg+BSYZFNnbSy_er8tD3`s3nHRn(zkB zzUNRKeo>es?2E_tm66zC?t1fR_{19w`I4faqV`8}MXnn2xg8XJ7u#PHG9lbplb+dF z*q@)iA@?cpAL~YT#e;D$BC^T!!1csiguAWs8GN6Uyr=XRbChnpACX8d(hGg*y#MuW z*%|?CAaBRv4GCdqO{`C}4s??0jYKb5tUXa!)w8{%s)Ow~*r z{D>Yic-mxC;FRg7x{S`? zQ_y+h2Z~qbYfQ7EVOVf!Uh`&zggKcodypCX?n9f5w>Jpbc)=<=jaLoG)#;_ER>smE zBzXg31r{#l1M{BX(#x8NdM#s0C38(bmsDfnh`M+Zg`|$+Ged&FN?=R)9CZ)kxi!pw z1r5-odX5nyz{^jvg%MQo2%%?bLs_U56)$hOMOuOS9 z+FJLXb#dmFkc^zgaEX_`1_?%yO*1PdbDabuHuLm?OZj@*kpAm0POYwgzv-5=+Wo`M z+b@_s)d8&%l(+{s+@Gsk;ce}|7yB8r zBQWlfs7QJtg>Q;Lh%yBll=>hn;elt%ObKo%iBk9l;cyK>BnYH~%a3`;lt1l_T~el$ zZHMoQfff6*=7$TIm~@1Qh+_rU?ZsJS;~g71(vF;?Oin01g%D$;8HeilCvnUbYj4#8 zt}$#b%x%y#kA%kBX2d9&Wj%po*Ek##nNUkJn{^SRK>yhx{TH8ijBS5&n zACxm7Y1Ua)$XY|b_b}#V|Irop*^^nptLoPyHjQZw$@`X}!NbF^_&6#qwItR@wT1*F z8%`H5F+n^;yXRg>TIlx$T191!X*-qYIaE6iN!hkJ!|Ruqu%6U zrFHKH>O~jvnb^)r*D`^&tUKf7+?K<6-Yb~{Nucecjnikrr;qXOQ@mkXOmgoGdd1*O z0VGwl*COi9QDKy5MXU&X(DJql<1?jm#Wm(o+b=w>;?v`|?3B|l2@#jGuYv<>>&9PK z*uYivEU=R;Q3137`>&2TV(w9By5?6uM1CW}y4mOxfpP5;>vnf!%1P>p7IO?Gi8Srl zeH@r{p~}N^gpfr;acbUJuSWe?@Ad=ElT3B^)k7fIK8jTFnKzAk29v)jIebmcUrlq) z+Z@z4L9Y?U;M|;lE%(y$7Z=~~Y%l0o-54^AgwXOBFcIPmQ3X#MUceBJ;3lic=~9uu z9_Dqg)#)aYjX2QDG_Ra#jn5;&1||a8r^DzgRVzg|VdqzmXmE|x!w;2p6O{fXv8$Eg z81zUNP$_=3eiy|mMd+wmA>5tCQ=E_gwA`PTSu~>U-qbfB@?)#m^4(`szOUhY z(2dxRg`@iYlsu$Wjw2)}Rmz?kt!B4g<%GOub8q?!z#{b{n0Jf51{QurBfQsGBMdHVkVbEQ zFEBC`VkuM!MWs4~|P^QU|;*`A%^%eR7^XQSK7M>Mb)z1mjn2my$vH(LrCj zC0|?6Wj3I`+}N0Txb(BeD`6D4Bx>8(Q02drohbgs7NAC%TqS_~bWy1l@gR=X4G}9l zVYpou*ssb_uowFhZzJP^VkA_83yg=&IF`wV&2or37x0v|E(d?! zU7`o2JJXqhg-RmCi8>TQB)a=Ef7a&d&=N*TeEJmWZriK4`vTfqrSI-!O}!71H@8%* zosl%IB1q^$K%hr#KG6J*0X77#mbgP*^^7=x;vXun4zVJSPW1%g7ff(oTPpSsCP)Yg z9Jvmbag5I`*ST=bjAHYFuvv&KcHL!|z)e(iF)40P;_VUlvLETA^ozAR-jPZlio(?# zP2q1o-g}O>-kfxswb>1V56w+8!IY~Y(e=%T&r6lBIz~n3{@L&ktPaEz+3aRxQR0R! zSGR9K0{}Gc<5>q{Ox~_@KB*euY5EZlgR|BVi$n--4x4c#QbHmw&m??cs(B7jJq)J{ zlVvGOlHz|r@YSO!00W25|oGN)S>(~v_b(=U|MI#DJ&Gx()zIQ4YyYTK0-$vC^|7 zUN(Qal?#w=%el9BSPy+)lixM5&9Fhy-Z1bjpHLg?n*vH=xR1%E%Cey<4o(#S8u%!5 za>BZppN!Jra1tsk=KM2?4e7X#{!Pcu@FfzCXCSd=U3BOcfCv?lM+Z)IW2+5gc85(j z&Kd+&hE!r;(6c*;lKqo^?Qqfakj6g!EsFJH<83@NRpE2NJb5VzV!tw47^6RmGb&Z- zmpx_-)oO$qKrH@J*!o3SQ-fq*tGybS93L-18~ATKjkV5<1{92dPqT&C;DIG9Mt+P) z_8|RCTQg!m!@lOU5;wegvK{@{%)AdYxvr$h7HM|{H89qOW#-e&G|%)#&&Nj52~z$G z2@)PS;S!{fIpiCkK18U<%OIEqenF^@p|IBJp1Lq8#_Q0AgN)L`)*TJQ%Re^4+6KSr zC(@!t{99p!RbUWQId|jQq9K&!cfL&m-|PIB9S0AkY0;-ht_@NjjvJ*7wS2E9LbZy# ziLDBd$!-)lqEb6HG7+p)ub{>)gG*ko4DjD7V?ZWC5js?7T~+L{${{u`_ zTsWACd@cH3hZj#9G?hmfv_E3gkjAa0GO=fQ{q#6S6{$>61u?}65miy+dsBl%MU3LQ z6F&lgI57Ntk<*5`+ z1&hFJLt7J|yZzMWjk}PT@_+Vy|IuI8yx(~hM=W`oDt5N$?{eq$zlXj*gQRHLfBA(( zReY6Q7o#q5UiZM_|0>u0$FJVI3%R?}v-Cmfk|wlcg%_>K-R{zD)memU16!tnnrjYnep z5$AstfHEHFc>nJXglYkf^#9k--@?=Xx9t7xeOSx~ArurIScZUjJNR0)#pY$Y_J3CP z29w$3XZPXx6+F3fh5dWyt_vVh{(DbbzbUN`|Bqw$w`0*oEnnWIQ)60_W7d-Yz4StYhjUA}jc0c^!FR7}5lH4);(7)|Lr3Ku zu>JIYy>1u{Rq{a3f^ulxY3>z(=UbUaxI+`T^WUN;5cV)y+!SnkdT zJMJm;_l)NMTayOx|Ev}Rbyv5Wi?QIvt9wfQZSvuP?%hA#j@+BS_Uj=9TdPaJ-iLFZ z`KxAvPpe6`y@Bi^zDAt& zvE0_&y$%T2FX!*Ok<(|9;8bo8nicmGT;P z>0J4rGgf97Drap1sP{Xs?ppD)ZoTzDpr_eyu29jk2qT8BtA+j3JpdWCcrRC8$7H)V zUkGeoNw1P8{kZ`u@PyFqn|knhbZ|4@u4urf)DlnWR%@7Qd$ip3%DOi#cbAmzJ=E(c z`$;yiiqSzL`ZKTT_Hu_T;Ou%+t}D0K5>y~}@m)9Vrpwg1#rDH7d)I#O-4*Xt10A3M zxasPUI}evLs@|*oey@gnRXNPpd0!BJAoJku-R@sjGHZ?hZDz-$eWccsfU&{$pokkJGi7* z2yUAC6j)!%_7(-)la&|!7msrmt)iJ`=7O$vKXoK;0RG)|+kGI_-}_V_obWYZo%hjg zyv4r)YXVNSyM?72^Z%lH`T`t!!6lOix$)uY6BGB{V+DlIY}UdbKAsMUA2K3uC)G^< zI9NKQ@&8^6Ny}_Yk%8V5)rad}U9Zx1>{Pc^UkA>wG0*yT(48)nIhdSJ?|;4B{;F|v z?^(Ug+)|QyJPfeR42P_>vw18@tJ{x;dehbYIlJM10qT0jI1~$ThnUitB9q=S<3O+O z6$+a4(Chye92j70hDa`3C9I_47*MZW0rY<+o*LY$5%;j$dk*$^8zAfOzh~C_cb)ln z%?5kO8EFBsP(fHb(UX3`7oUQEUG>s-q9mJ)y>Oh{P8&Z~8NHobC7eOu z(`Jj?H@JJQfP34sw$end3-Cjn-lND)a*ne$`TWl+?PV(Pk%!el(rp$^a8<+1cE|O) zprBLHKLJ2M{QSo~BfaCEh1zzC##R6u1Rkjz5Ei0|B%Wf3ZyNzap+w1OdKqngTrQ3&3^LL<=Og;=b#k|p&aS8!$wlBMTfd@hU&gr+vjDi>H~T;*XnEJQ_tT~8#_ztVT-{YMTK;MHaOj}p0`#IcVrNRG z@yAzPcUQ%u_9n3((ivU(8@MR=RdhFm0i+I(7L(CyGk^QPl+_u{Ktt4IRLm2H$LWR@ z*8uVQi{H6&=Y!Gj#Q&C!TASJccMz`!e?-rv)Lwgoh}X}ya+IBe*TIwm9@C3Glb5)d zzLXLB=Q@mVhIAs$odjTLl*L=!Tma*O&92|1r zFVB;qEws4l)&FD>R`UJX20Y>hm>?5=v(Bb;auZ`d{^iQZ91=>CbwTa;z#=;FyX)iO zuqNQ?OEb$}LsN79Q&?F^)BpY+{p77(GePb?okXo|f<1Y!!w_6|_AhM*Vu25<1Xm}m zv50syCtu`wH6q7N#PSo1;iDfLPxDupBa8&w@P9-YIPAA<<_L3IQka~`@9pYH)k04_1Y zW5Ez1YqNB#Vbh??i&_H7NLyVGXnTG4)rU0Ybuj zpC$l>e`*1AET8Q8iZ`x!UtJ7M;KB5d^&WX>f9C#cO~UEQOO(XmL9OjrJ+>Ne^FuWQ zRxG-FSQK!i!h#CA3XpNquR(g>Yjn62VcCuTklsjwLz1V_1}`5028mBJ!htt?_fYqb zG8-kMBE?ZSJ0rqld|L6O_{sIxkmtCYHQjIE`2@Qvv-{{Um+Aby$`FO5!{=R%E^}cn z2Bz?aAi`rJ9VTI&e@Q~ZlnVZTO3R_o>j@%$U>CVfjGZuo|LJtul%#aT7vQZxamgne zYp1ZA$k#L&=mb4}$;N)iB!2Xjel3>S7+2_?rI$wm(^C$FjN~`1K9WT9A zmOnU@h9ksS0?2+eoqV|LF7)!wUiSF&BPMvY%lM}abZAR=gr!-;#+99(?#=fh(U%#> zF>VJW`U_LGTI?_3sBQ0iWnVnC8AJ5*fuGN5Y)JJ7NZ!etbm{BZWE~Wl^T;8XG(%3f zhQi9F0Q|H@X6^6oyVk5f?m)sQ(2FL0x^>u@QwW_C$K2OQ}m+z3xw7 zxrrXUX^0`vv$U_)E%JrigH_kYI-7v9yiam}wrHfp&8Z`I^Y00B(|xAqJ5{Oa>ln8x zxsKUaGdVG|(y6soatRD0UoK&~9s!N!Sd_weHW^_*=I3FBiI=*YTqB1Hdp#jb>^`#V zJi0tiSgrrIbc0(HmePfRZdrHO&oWDFGabRxhvLYqRII?iig@9%bO)1mA)C?feT{wn zBog&@4sIBs?j&fU;;KSBqN&K8M1JA6Ksr!;QLZ)Pu#b{ECeB9iV`l#j(tbhI!C$UJdGwe+~_=t_XlXislL0J_k&CUxLpFb{U`(PY`X{92Bq#* z8}MGP*sZ=>PSqsuj%I9@@Q&sxZd5gS>yMg|}G>9x*;o%ZsMEH8G zTj=&fVl!o_uowG%+V=(QRp&mDl~!Ju_}gE$pKgPXiEwK|tAgzaIR&k)=RePTU=Xzh zDIZw3*df{_3~8`Hcc`eQ(*v6j47&@0cs|}-r&5DCl$i7DrRB&@(euwb5dKp@tb)p&AdC&C92&J%ZGBgh9ylgTKht}m<@@0=U|Q;9G;lc{^gjJ@0k4Lh zO>}OEeBHYFm3w1+!34M^YWJPizZ~Yv7-y#FcT~+Hsg)unelae^ejoVq+5z6%8tOci z7a^2X6^``1>9{%HP|6AnL7E0jDGFFm`H?~tYX2T*+vJ$?JLr`B-1)s$djL3kqUPP z737$QpC41x@XTQE!aizq!Ayx`Pvu=Vo^uO7JxNrD)jfWdV2UpK3Ds?(ly^1a4w%Hv z2#R=rs!5LoRT+Rjl!w$JyR9D<@O|JU*%D`iM!+GjKz)rsw<;l8wio*=GE$Sp$P-f6 z(CtWW8>n(zLez^@ ziy|W1i*6EC$K_q|-W&WIJs$goS*$Wd9;hNo=y8SBZaz$rmTxaTSMR}PWdJvGwCA0vj39y4?1#VRI$YR1yg;eu;G zGg8wjVhE|n_DXP0d9(pW8nh&s9&2^MIBd+Non(i}BEv*_^JT#L7p}X5BR{ACz!Ip$ z_hYF2L=f7q1ocQ;T2-59Cu9%<(`e3r@2b-Oma`v~d` zMTwy>jl(!W#5+A)p*Ic2^aSCH7sI^Rx-rok3d-M7OQEB@9w}^i*=Kx1O5`dnaf{>= zseK+!iTfj(y&`A!nB|w}vaqnDg5r$|-}p4_46k>MWwSj#qO(TZV!|Y@ZVGxL?j9lj z_W92KVoaxJps7L zCkXkqFcEAe%eu+;x&wblIJMr=#G?L9g6oM%to7O+gr?ANjvTHFVA|=K;>GpPc%?s&MhZ?adJDz33(SjR=?43a1e^Cv zatj1fB+!89!%hT7n0Wk|q;yen667Xr0 zeR@#bB+@~$LjS{b!XREWk7(m009TM;NW-gEAUzl!g#`>+hzfBOni9|Ad0pCxEE23g zo#C!{Jnnh-ski~_mD*30VV+n_pQjF&PRtZ3C$$aVGPqsRbZ>SMp3y%(&rYuQ90UQ` z@gq-kshzUCK8od6;h^5GkD6Kjm8n9UUl$t(La=CF0^Ik8Aq`y)z@ikzi5LF}-sHU+ zeWGEqTEnNVugaFgnRPA%f_&#w;Y^SG09l@sbba|8msqFjL{C&1%|3Iwke3&*9m?Iv zlwx%-VS#ddOM>V-rUpx*O#>gLyK?f{IZny%{Qlb6REh+TiT;`8*l7;F@V z!Pb5b#Sjw=n?+ftU}NEyrg2NU_?Ym+@NdyiO(d~ZM+A7|Hb zZZ#!S`ebC)fRc%oi14kEU7{7>`-y?_5aZ{eEm*Xuf0L*25T=PDDaJ*;2jH58bO`d% zr2sjBVA)Ww{&dLcE=&GP5ep-&1mT-)!6yBGaUptL_2L&fkD@qf6RgIHY_cLBEv>#L z{l;}UpQXA_5O&1*nu2uX6=7M7eS+yZK{AbFTBeT}pJf`LP0EPg5XsjFOnlXwaMA5$ z*n%QkOGBF8q#)30&In==*&4>{il7TPlVkua#+MA(+%aG{I{fDzM9wL$Lg)NPR0w z4jx|X#NW-eOzUXk^sew`CU!$=t;a}&2Gyb-?fY)8z|cqNu5dSGw!nwYjK1^_i7Z|= zyL`djc0z8gMS=G?=?vBJBqJMN)La!prjODw*n=W5K^jkCk*@@87_b9tW;FFj+1yz3 zPn-@p1${mnDj_9)D(zWGa49P+L zKxwX|-8?T~f(xG*GfemkjgL_#mmRa!1@tLOgD6iWTs5X^6sNBj$Vz0biIWtQzdUW5 zJ_n}KUVxddwjn*2xvn$wlZl_3)Czvxn<7i3eFQI%VhZ<9zc^~}UI0fvMc~-*q?&+` z)YeG}B@K`1aa3gaqMH1UyyTtq(YM=R-d-QaE7Hl$n&L)pd7-b2={MDSK_hk~#2qd2 zTjGQTGAY89rr_s<7nh8YR^91!K_DO13uh2_1GjA=t^cND2~_AV)FN+f)Cqo|gk5a4 zPlNdvr@^A&%tvP}%ZV>%xUH#U7k-n@8`kX@$o6lQXgnqFib|5NQtvB{erQ4Yu9P&} zqTWT;6SJ;(tgMvC>E_{ISmBm%(WS!-9qg#(8~m>BxdHmEzf5@Ap+^bN$A0zxROGem z$JDV2iE;evdUy20vb&oD1tz37%BX=oAaTj3b-70geQXb9(|+FB^GI7OQXHzz20|71 zJe9(Zuyo_EmSi9Qd3XJDirHl;GdAPyE*+3t=zbSK=%(z;k-i%oVIoAn8_EJvilbdik|;p3)Jq#`eg zQ7$NI7s= z>7go&jL;l8Wv!uc*A!u1xOyt2{!^s0&k<}>#LRoLFQ1});Q!*OcxS^?%e_9d{Vj-f zA<@D4xq;iOLgMvu`R0mE&lD{7(Q~G<+;EY^_XA$#5cI<3Z)Xw8$g;8w-9pC4cAWU_#rd|}~k-5n`n*qz@3W^<6m(7BYFHO#;# zvZMK&WQH6*atU6PKH^KpgZ)BWhgRoMVwpV3^Y)Cp`nT~e+SNT7166IiOv*tshi;&M z3UY^kA@2&Z{!}7TwcC7>EPPA;b`~DsGBaP|vuj_IUH-^GYt@%mDvD)5#bMuTyooTj zt>4`zfB?b3G|!mXVMnY7QI_K~ES=?ZD#2TL0n_5$$2+|17*8+Uybq(Ijs?`wxRuP1t4$t%v`XsV=72S zD{&&^dmQO$9>&v=AaGJe2Y=5((jTK=7__48Wn;v86qT$S$yp;rEW?bU_-&SKic|p% zV-WHccdCPI9LZHr49syV6EErAhlXDjPy)COt)!+}DRjv~uOeq!LShqoHkd_X9J%KBDvHP8gg(M!lYf(O^;yePIhq35 zi+^;G5U(PGn@B0Z7Y?ox<*vu6si1wJxS3gkqIYHz#?V5DnyL{k7Ipsw^4$oL5h%*t z5yIbjIJ;x)>M$HF@Ni`M^FiGouFsVZPT3J^AO-q?C@_78x^7m&yfI z%5YwE^y_maFlM~TRuF5Ew5cAjx|pB=5L|W(1=4XRVH7g~O}8O+K2M*$&cPh*@P(6f zix={rN?ExgB$S!{y&Un5d!U8A1GZ|kU`SD-tF#YskhdwC#Af5hX7hTVB+3ca%lkDp zkL$2ahS^ysMJ}cj%}9&g?PiA01JK1iAgbt=7K_3bB(_nmuMSagrn= zMU9qDl3E8OOGajPK_)U{Iz{Rq@IG+nQ+41gMcDuO^27maf5)9-Lp4;0c|C;-2P=oB za==Fp5lOB}m-13>D1O!S^GP{Ku>yK1>yu}f(e6+rQ5`*?h$G2>TThRzmeolv--Cc9N=8xwpD{Dx# ze;zp#Qkkt^-STO;dL+-}AYTa_@}qf|{nTs#KMq5H*-XaTeVdoQoF4pW&0Z1{Tu@BB zLa0?3&H7ysJ6^thhtTHf1z(A|h^r2dMJ~#i0-UT z0}p~TQ-xBt(MTCMC;eol=#Jk?D(>jfVOM@)&hKfhu^#JYKV3b{Dt>1$1uRd_jPN+X^K8h-lLs4~ZP@Jn4oXuu3XC=N=1UL7~`qRde!WsxETdFgcj_7j5(S*5HZ70ul+vWW=2~vtat#2T+veN zZHCkHwt+HUSSsIb`n8E#3SKYQ`9c8alwt^h^D~8XkYj{i>%`YCht5LVIagvI99&x_Z8^%j$63iIjNF# z9Ozd>B*%tQkqj(rX1^7ay#D7~l87i#jCSL9b}<+BI-o4{>J*!hlx3CWjSWF9KDpLE z-n>#8nt#*jH0^~ zdWn&DgUy8@8V$ADi!J0k63(p>`SbWGI?JvcRJtR*PF}k4$ijZRA@-W!oZ`DL675^jFReYK5ZuthK^c` zLGN_GW0}rlt5K3wuV-%+bB0^wm=InMHHFrp0B!5EfKzP z;Mbdnm!jV$KO&64&3(P7&-jc+MZ!4N*kL>@qqJ@h*IE|#HHL!;@y^wWx$tvOJUL-_ z7p1DiVQUJiFw8Pe_nD4?$xu~m)(4iaBqx1NCLV`vJ~MeBy~0fh^oZ>J zmZ9d$s6nFf^xvm>>KY3M!I@wu@qv<~DF+il4!PsvplDfVF8|dVr}d%wo7`S&|aD6#%RW@{GZTQ+Pt~ z$ys|sK)Kz0aD-j=w)at?FBG&mN!~T~~@E}wDf}oxA=HsB(j9fdgAJzyC@yO??}8{>0H8{;Zl~Zbq_5s$XDfX zIOKnEnJ_FVsotjHLvTrVz_e4<@=P!aUeipMizFJ}Wc7oM+w!dBPw;6@+NP!kqs;o= zf6k3qRHHmrpG;66EHlxok{eQlq!Vtl%57Nz+0XS(cLJK)Kx}g&Eb<6rW%Qg2Y|YI& z(`;p+ogjalL1&>h6e4jDxXWCrv#odl!aH8}?;?;2**Xe_vlYJAr;Wq8%H5WLjV6a#q+|!e9>L z;JXO-v#1VJHOM}S1o874-{^{a9hdE#b7$lYR(4^L2-mni9vt~rVDl4n*x`*{n#t8T zd>9~@E3Uqz35oRo+9hq6XxOfrKw$)CrIvMW2y;-piIeBUa~ zwU~!O*dGS?gNtbQT%lwLB^vM0U#46hZE^P4c2`|RTR&tnIA#PDe1*6tM7dWl^1N|B zO7p#?xuYLa^gy3h6A*o>Bc2;fPB*rsNaPxci!`mlXEj)PYsaU0Hz`Su?eJqvd@bRK z-!6eDCoflqlG_=A0O$E|Y7>P*d8D}&thKDIL!v5zI0bfYSQ9Ns(AJm_#2{L2`$m|s ze+5D0+%~IBqjiDarw^yD@EmLl_uxH@5ZVy}k3xQ(h-xpj1YArmLq*S+UZvm}hy{Tz z*lNV+UwG#usEO&1U!7=tTB(Dpx7D$mX0;uS`ic?qmyY+p$5 z6-2zWAzk3O22G7H5l6UHzR_0eV}~=S;bU*qU96)%3Xe(Gqx|6$Ub=Y~WzrkCDv1{g zdJp9GhPBy$R^-O(Bb`e$#+#iiAfS%7P9h3MU7LgKa2p^ty zQ4P5@szMJ5bHlzWEUT34k5HZn*%^ONa9E<#KZ^H0e|SyYNziA^%a4p~;STgQHg$}A z$~t6>7x0Ue&T1<4o|M2v!}uKa@BPrx{dbQY+(r!$VP>I4)95 zMnw31CxCs40P=T1F(imH-87tAT1kRn`&XquQ$ojvpOh)2^F&Ie-YaT^0-E$PH6M$N zhSdcO^iuz#CMW{)J$ErZx-%kh)n7@z7N|2ksK;DM;}hWl&rLWA4YGa)VPlTqJpFd7 z5MQ{-mm6Ww)duSodi2hpbcM_##ON24aq9uHth4p0G=>K?8h^>S%$Txhi}j;h!=s~Q zTI6?ji>p#oBOrcgjK=QEMKwX#dl_ozV@@UO)BG_Izkj8JL8$wHgFoUo_y%k!vf37M zh|?hY7|BFpQ54!T-IUHj?@jCtJK>NGl{gjP#=2A1B!o+!TT(?}4%J*CbZT2xznoo+>i+&mWpkg?p82FEe4U$DBj=|0v9T z#=%Ilh<-lp+wVPknnB3dP}xLpH~!flZuS;GGb5@1~@ zls&~IrA*=b3@VERieWP)%EKRj5>7H#-CnesD$P|50l4#~%KXdBf-Yvwly39tb}Kh? zx;!&$p+{vyVt)$j84g^%ew`#q^tScV3wB;8(Q#(GS+P@&D<|wHNF{s`Qc+l; zE5XLkNfFAiG73?Z&rWi)8j0!K=3(-{)bF;2zLao8`B;S&+43oj5C!i9u-$%L8t3E1 z(r)#1H0-t7&wva%gboP1P}bwE^@)dZG7(RW8M`&dQcUFSGQ^8jwAJIH&BDjcZF&m6 zdmsz6mlFaF;jZXXmC2u?0^A3``M)KVWJacnrc-<{_&n2A6@aZ0Un}GSSKwU(Q7LBB zO&>?Op1kvJFNDzPXd-{-pPlsZJWD$_4}Z_8jka65AX%M0{vt8h+P$J`Cd5}dHy8rz-Q?Hx(4^H&r^d0XjQ@ZG4y0Wz?x0}7^`5m1h^xB}2m(53ZW}a2L zmS5brl>&!)hYE3Iieh5-uZzpvT;Gdy-!xUuj8blv5`~fSE_mvO zn{L+5QlZ7LKj`JT@O47T-p^93CX~;97x{fXplw z$Exyi6t*1w^ZvfyueYm3)Y5Iax{ZI5pJ&j`C?LL{c+;EP$FqdKoOwW^oPn=vL<@Tl zA7PIAMiyRF?@*iVZp`xSwWa$?_a93XsMqR!RH%rfF~u5|%^S0+5hq%Ztiy6ZypLrZ zjsU&TOp(KgsoL6SoH})|u|xpvK8Vhs5C59wce7O>GDzcee~G!CJyH^v~i1Hh7FP-Me*&RIRQe0`&h^Xz< zZdcvel=hj*dNqvNSb4Z4zfDF#toA^jLVAa!91hnEO~`lR^ISru@HDv@91Eh#;33!# z%Xw_#bQdS0Diu>k8U+)_HCi3;c)s`3gFQ@V#H7PgjI zyNrze)ER((6cLD-)NWAn(y1hb=gVA~Q~J>QNbArM142Zx>JRmxpJOG7ejN@<+Sv`h zPDh0vDtAf5*>B-J9ucZ0aN5w^4Z}~Nq7tcGuo{i|HyXOt8iHAj*U3YbAu>|?O)%^v zq#OEp#0v2s8UA-QwK5!8V;|OtkDXf*0E;-AA#JDI3E0iHv!J{_H27eE4Ub}eR)&KR z&KUtG_+bCML_LJR6P!9DAM~ejMHCV2hDF7c2Ep5NmA)RhZg|r!lLP`*wXiXxlw1*7 zL2x^N5M8$XAZq3Rsq8JoqTJfB;Vsf#0@8wXZ%Vq9lu%l_9T8~;q(hNbNnrqy5=rUq zkRfFVr9+VJ&TrlBNB8r5@B8Q7fA-JWxrtLYw6G)i__BfhVQAGfXoQx#{5O-v$s)^j#k~0cbgFO^e4FWc99JB_OVr| zc##e;U7Va1ry04w_;CW*MPu|vWe;}NsYsF$C0gnjsf_CPUu{)ezoc=dT*k+v$qCns z7{6-2?Jx(koUSw6=7U}UkvwfX`F$J8a+A+(J$Gk5%s6SUq`vvNiAZ2?DC7<8Aa5_zuZ2`Ezo3H!&c6!#o#rUOLw z3V88OhY$**;zF#4%kxdEWpq!J$$T>(w`EnulM!`cqvBcB$V@&FkR!uHha`dJU$7C01#1ixMwL2Nqc@jQ|CPYhvk(Bl^nCWf80%pbc@$d4){Zv`}#Y~Pxn9;VW#(fLL*C{RCogI{knPv^KOB{m;k*^0&C)v z@CnxPcW@+6kz=iVO1^iQU#7goBk<{h zU1t^U@UiQ`*r1-qKzY-VEc@qa^Yv{`?zK*LvKG;mBk`CAr@plKtC?~qm@%1696u`r z@v2TOa&R2Dk-_pQvpW8ilE!3Ti-^yy(H|$&6mpM>;`i|!t{eW@OJxAOY1xlvQQ~hqfaE*c{@R##=dy`bR6A} zYh2fCxZdpIS?w*)&*JLHMO(kl8fj76WJzPj>6>dUZ8v{*dZ*@UaV7L7F2MsWwwBOP z6e&0b)Nvvg(7JShpXHG9R_`_55aXA^rEsC2<l;@@~&o+Qk_P+mb1 zw3Ox8dPMOoS)UAENr8?}#4@0>VnzM9kGmwgQ{al7yuU$ z>Gu1p8?;1ScMa-m`j1Wcw1Ukw(P!+v4FtqriQ?Jw8LaJj&x4i}9r0LEk0MDfzLHNz z>gzqXYPpkRD54>GRM-*c{wa-Sy!ALI@R^Zvl){3JRMd5=wyQX93MH$dq%QulfOnz? z27h<)f6EvV-u$se<8S!ZAlo3>Ffn;a+E9jI7j)q&WK9t#y~0%=y!C}hSgESo<V9(#^Hk!?z@EQg%-WavGeyN zD&q5a0$ivW-sCtJI5vnL_KnDvaUZ|~Yx}aKbkpZz+XXZhUZ?WD+KLOT^Z&u|G1%)< zq@*oUX8?j=*Op%L{#9l zY`d+#cVn4V{AE!_#AP~?@lBHSAS|56UfQdU(G!SZO8gdld3KS+CV*1TC#TY@E0gQba_kT`0GM5Lc{ae^Ls0{Bkk>s?LH?0 zlZ~;q%@QY{?|vr>JU(TxGHYv2cs9{YzfX8AmLZ21ITEQLtH*{G9@ggA=#}U9zQ{~4 zRR!bPi-&b&pBI4?U;I!V(Z!gCl8Re*44)d1-)_c6yiRmeK&%R3@IL*f?9h~zlnjZPdtj3iY49RmCwYGy*K3mn#l|X zlg31y1=T^_D+VgzCXvWTFPlrYYU}aJJKm`a?S+2lZbSAvk`lX{VjtWN)^eF;+j06q zCI8gYqvhBVkMKI(yHI)JCh-(1qsKPx<&JIeBp8}q^-!k-wOq0s*q^FLF<0Sl8ECJ; zC*#-0^5rJD2&4AjZ@oW>CSLPzU2~JW&fZtqKy@uB{QNPlI`s~Wof236G0Ur)q9KJj z6g6D@$O7!n2@vsrKj`fXw7XZN$j2)jV*AVlZyVRct2vcsQZ$FO_!ed%YgQ|rDA(0> z`_LJSijOf5^)ZWHL*l{+{^bCKCuK=)pWw;M7o7a-bZaFppQ=ti;g^3Graj_S4nBPP zdhiKR&7JaHa^)I>e>_zNH=85o%c_4Ye8(=qGo0h+XfED+*qpCXKbUMFY!Tp+!eag4 zb}xFQ*fTG3LXc8S+DR)S_r9R;(7bqz{j6v`FJ2>M*7oY=97^S>#wUzmw4OifK2R z^}>C#g{)Yb$6w?%)VA}-3d&01)ob@ZfBtWeBV=nW^)9J?7G1{J7W z(k@D-ym_J5MO}xfF!?`!JMSFhZM?;y>7^89pYrFo2Ekrf zG2gF%p>MOk*sazRSn3T63Vw7!21v6S`873QA(^%}-Alfl_^)qwUmUxj(z~eOx(7~o z$S|lRa9G4EgsShJLpGE%$3LD;;9y)a_%5IC^F!2Gey!=er)mEZ_-AX5J}OCl0`|2d z?~B}{V2)FUs~rZlWMQ3oqRUyL(<`1AyJ7jx*NMEoC?IW3Z=@6c<0pkg=q!bheeoif ztJT)R=D7Ikw0QT5nSSTht~x<3*HxR$d0S*c8IQVemdV6W`GCPWmgMX;mVU^ddYQ6w zOWhsI9Y({96F4Rls(!gyFHvW5*pk5G@qEnKRsE{_;nSvz!v>Jbd2nSE?&!N_#KLRA zU2-^XpI8pEMlOKO)Co8d4*I3f*58g+PCT3NuVwN(EK5JokUAKih66+AZqsw%rP^GC z&vw!{axb1kUa`wq)2*Etf1h7mv|})V$g<2$f|<+1Dz#+DgLkT#kds#r5=AVox-X7_ z&&G6~Ot0f4Q|2@i{Kj*GJnsI3!Sp&qKI>Kt6TmI_tnp-t^yk*)<`(!$dRXD+fLFik zsb=lmwD%T|d-Y<1(W$0hyCRK)4w8w8_{uf?%=m=PbCJu;aGrSfI`9qKbL2{*jVsqf ze!dGfHRscn+@qrE`S44Bwa-uoocIU~)VBTeZrQ`xQ+ez=2tpW$*d|NFPrf(?bu+$F z@WjO%7GEns0oP&LsDB+fx=3p$)c@WJersd&Nb1e!ERnvDVYM|_^{y6)^Z<7pke~`gM-S6;i+PAvy6ITL&EdqS{U56nAb@=5Xq)_tHDN1QGvlZS;DpH(`p5 zch>kQe0Q)jL)OHjJz}Iub2#nx-<&h6s|MI6cZTej`~E&&1ZGM~i7em7oNo^vugn(K znd@;Ej+wwsw!SdOtWN=-VZ+sN%+)f8JaujWrOjnm9vs-W)3!ieK|^8X_@^s34r#y^ z9P-w0w@yR(g4|(4XwLRkz3G?xxebE-cQR?;oj0|@^A8-UikdD@ry&FUG?CwSFw-&n zzyyd&yPPX zX~Qv}b*^O~$Z?T|Mjjlu<6^z5T`nQ>=~bW8r2Cjj12_SzA{k~re-f2T8exUf_iU^W zY%vO*4@UG8&u7l2j}jEx;`X4kNKLFw9xp^^hn?xiQIw-kX4VO?n%5kC(r@_0V9&wS z7fd8wUDd-|x1av+dk<@`d+4< zwrIe4N&kE~<2uTEV-k3|!{eXFT@Uv==`lOh5L=AqQFlkNBCJM6BxUWi^0p?zLc zX0u-#bMzg{nl`uUbJAC|z2s+D?@DVz(m-KB17yr@0EdG^fp3ZlvRg{z{?aXLD9(_D z-Ogu#C1LO|h_e1Yd_IhgH-g!zaLO`*C;V*nBZXGb$G;Ba6_eA!doUuOS9DCg@0HAx z2_l6=A!b6KgM2d+J&kAO+{2S?DQJaP@n&`Sq)5m$Od&d@thwFv^UuX#C=kwc%=oung=cp(immYSWZ2favwx72kK#yMx zc(*F`Sg1l#oj4&93FQ{gIzkjTYY(HujYIkGOqjzOmOn&oyckMQERkW!7qxF}=V%(>%614ui_MyU28 zmmVd`wQf9ZzIIn**GA6x-I)n~& zpMOG^hUj>t*zaIs=3;7w$NRcr_d4oFr3CgoF|YrACPRD!qR0d`?YeqllW3xcu8l<& zRt83}1Jk40v3N4amP-vRDw0l1vw2_v(<>@+Ms7xc+=AWpvzaTuU!i(fA}YBXakG$T zGHb)gTXWH&=_g>mWcJ^)!pxqpWM?BZ&f^<{6IQnjJU6m0egcOk)BQ0mid>qrO=u9Q zK^*{tD!21OGOg!!FoSVXwuKnQ(HxP#XN{`TG-PpA^K*FCHQsqk5nNzO_Q_zQBu=iH zyxK3mCZRugr@ngy*(Y5K*fzDx@n_$pDl{~rg+?@!cVlxzux#>s@`%tLXq?6Q>KlE* z$sDrnPS9(Rd3T_fe8{gEpL0<-|D@QKL2BKCh|9UdiX)v z4ee6haWl=@MuhFsyll6isi;+l|I*kS2fkh1B~?UQuE1XnW{!yFg?F)Vx>9n+dSY4} z62g6w;+xpxMJc!LKJj6@AeCRN0w?x?_9GHw%~Wh35FoNe*}b%QzD;7Z)*qeC#Z*OzthwTk1hKt5zz7 zpltjP`0w5Rg4H%91l)vwB3-8SSS%W*-fY)}qa|H0#0(tdROcOcPabD!jBufT^)nT2 zD)yQa*IrgnWG9ip~fUc(K zGQ)T9O*YpV@;O_(=RAZtL2loyav2g zY5si7_DGJOmXb|-+Q>@pS}}Gc#?sZ|_Lf<~7Khe~MxOIAtuf`(_gKp+eD+Yq!lppi zlUE2R;p*qF(nfn(?n?t?w0$k~KUNYz_M5#5#TvbrFqQGLhrJ|2}X5Tm*&Wy3sed>VjiryNLPo+bJ=}Ak31WVX zYhJR?KFR=-z=xv_KEKcB#i_#^Rt#qbTLISz*#~|P4*7%+A8#xSsqyg~MKnTE=A$r? zxy!F8O_>IGpYYf|2x-6@{%|h>!h#aQnn0J+HJ{#l|2m;g25Sxk?-+6f zpP9%tz$YB4b|q$cb)Aj#Nu5MDjAl+pr^`U5&t>daM)i#!$;kmiN0Y7t)4$?CTx77> zk?$EgoD2Kh=K80!HKi&h=kim>hw4Fig<4|~DQY`IRA<9=V;Si3= zMt}j7^0~f=`v~q)3TCw_)a=Mzl$3P&M2HWU;-}a41Q-)o2vqg2As~dG&jrU-4 zbx_{f)smkibkm)Q$bbtY?!4lR%XBCFaw41YanIFkFwtfM7*2V1B2}CLJX&R??~6Ha z1iPYyYLL3MhC8Z-q;j}QJF3t92O4>FU7l^39VYgNWLLcO8?=q10vTCkZ0SBOVQ1j_ zzQgnHyHL+dZS5Co0*|&HVU7xEfTNqC2`<$V8fzII8MNtyI3ba$PI(I?m(_S=xN8?- zCOf}&Iv*$-J|2M=xaP|GUdg;mX51w-eaz3(oVc>Ev~wuM#coe@r>(wjJ6&LJid!0KU z!buVFwGqU~sXYQmPleC*(i|d~HYfyoR2Mx42a~OQwn4nt>VA}kii*Ql> z&SkWv`|s!()(mbCbh_N0=vuo?@0l}GC@*N%C3M9}cnaXG=MWf=xOp=PU?y=%SPxGX zcc_Te?wc6yEk(IR7nhiL2I2y2gGmky(5P6GM>=V6TT^@`%f=bKr~(3Z&MI^rXrFuv z`h#YmjIG4%6R7jpz^i6q6vnC6p3ZSU-nI;Jh@&J{^R@8@3*X8HSSNIpnzUVw-@PIr z^)QrZdm)TgWs=Z;g0J_;fy}-3$6K|8y2>2Ps(olR#X=9?S*j2&!x^=EhI-H+!Pn@S zUGw_)WygwDPm;PZk53gC`eDyT4->rJ8)$3@mu?*|?;Z4_YIM0)`vCK{p{^(PX17Hj zdQ0Ir5#B1*6qxR#aKk(@4SL(=g$U;+W?f&aP#O|uPkB}g6Qc?pq;N*Z!gc<<7(QA5 z(1!fZd(I)ZxYq8>*^Ko?=25BswrZ)4v?QDT9WZ(9D{2SOJ*khzmJ(# ztZCHfT}75TaH1F;%X8u7t%G@BRNvR!`EOWzvST9*{QxEl zsYMvS1Q?l*Qq+92IdlHzfT!Zt1;~&p-A7M2f`ZJfa>a1W4M#;Du!X+5c_upPq#&bM z32mSsqeb7e}*9}be#!SFC;FPYtJ`;nP;s>p?)9(S9FSQxo01Y znTWtXgNc^jcmHe0l$%Y9X`g80PShe}PQ1l;^-2Hg*x92`_z6CG2KvLa&g~?N;eRp- zEp;IbewdjC-Q@2Rt5rjU_geAzxV=vhNj<`G5`|}4hKY#7p4MgS$zSMjPM$Eta^)8~ zOt*^R>!GmleVBnL2supdA2wC83iu$u?X8RHi0)nGMNy6N1W%0js4m*|*x(OFnc=qs z9inMxTTTAXGWf(=>t;U=9}_Xyf4cBF4EOlHRXaFaLg!7%<~;L+;8_85Tz|I`*VZ2c zIsbcJGpqMoE}Egx!^91)8`C?{@Hn#kKTz^TG}ielNck#ka5=;*efvGP+W}78e#=-~ zceuNzKt^3|Xr)O*f+a~j>5Fd;_g#%JU$7uEp1(sfg40~!_L=X2n1R-Yp_@9c(~BPz zu;Pzy;~F@ofRs?ZX^?ho*fWvVwE^DdhJFsOJ>pPvBCDlPJ+X`UJ4ypjx>M~$!C4{W zvA*MesUkvJ7tiSGikK>U=i!J&1G;rQw}!C#4flAnlnDW@GO4JxA?u8U9EFUmm2CvH z$X%3p)`whjTU;_JKjcErOwU?`|JArQ|M^%Pz2`u5x2#E^(TXQA9TkriAL~8|uXuq7 z;BpwmJh-%8QAW|*vMF{|D7-gypW5J{7!&RDP2*me54S6JFzK%p%0zS?>cE~%{FMAD zc9E;yMx|}GGET;s?ojzXXLw5YZ^CUCw2GP!4pDs0bZkYm!jY8Dkqo{?TNSYaA5D=I zW7sSHrnvJR?qV9N2_k`>&|EkW>1Bgs@vSt6S7E#e^$H(WPs zekLdcF{Rmo!NHzHG42NTO=u0i;<<8%pazGIQ=KMt08BxPL&I|*%uh}1`pD$wmLH8Pl9z9zZCv9kvCUsI z59*as5*HtuvQ(C%tCvvY_QfXS$uw1VAVI^iUKE9IF*Zq2?b`(pnSllXcG#b1M(Jr; zN_P1f@5^oLQvRHR&z;mSx~zv+(N4a^1d^LY4{UMr4}@pOtMS>^PDdzvc1Vtm3K87% zd`n2o-QF^YrMy3n?_$A6#9F^p#O=H*PMXPiT>DJVw??ESrNjKlvOBWcC~$i8L{XaN0S%(bL$$ zUuA74OMlIxG2v$ccJq}U;klcALLK>?~&i44K+BcJVtAdBfMMI8@`2B{fSn*dG zc@`w59|W+w#&y7v7POfAb$1%=8|~$1Qkdrn>R6SMkq^BElW34PW=JeMR#XwcUyazX z6Kh!NjsFRzjg2_DU7k~O`_GJZoAm!R$~I{vILSD7PT3m%u5zk)HA`n~?%S|Yn=b99 zaUld~9jFLFye<(3jO)tny++YrH+A|0>;vO&Y0!8ul{!8tkJt9DRkWUTAyn0#K2Yfi zWY0x8bT~(Sbt8cV)s|=HnIK+HRv_92pRS20YmW<kR zIVev;PTYu51-OM!C~M7v3)qmXJ5-G50eZ5{LLRvo(&np@UezX_XbhG$X;9} zv`(eZkLu4%WLQ z+ObdQldzM7s`~6B@C9{O)&bqTyQ@UU$C(&bGz=I$eAcjL;WsT=L07(Ps}kns$*~JzLFCP}}_Q7)n{& z*b9AFN%AOj)G21`r}R+`;OXXg^&MmYI{kf}wr813;}rgL3Wd<yn4AE}W} zJ_Bqhld+N{qZ3zgc$MMR%Q=V!D0SgAEX|55<0uc1;NJrAwGU0vxLRs>*>0KLjMJuF zbi;aVqT#H>lUsW^izUPEepJPyzR~t~AwKt591aLa)PD}GwEp4exC{!FuoiGYMliqAMbCj}qjwZnj9}41mN~R$`fCm_pSpAq8zOBd)MK*=s$nSh-m-bx(7-qZyob%pVHuGD`5z}!1wuxuKtadp)C>O`v;n-wy7fa_4~g#CL1-u=%eW{X8*->LCM^V#vMMd|7f|^rJ6dg! z_aR3v;-P$lzSzH~GFll^IceJZ#QN$C?QG6j3z44_#Ly)}3|)I9{{8QiW5aykv4O$oDYx|_Ruhm*$NRZ5Cg_tu z>kwsqE#7Wj;P5OTz|K;knzhnh7uP}*IUG^R@G@^G(goMgmFAU;OXi|T2{3CFFb=vT zjJWtBHy#1fcYb<`H&!>T8=~Jj62_Kh z5Yi12xxK+QPIw>eO)S6vf{M=AZ<}56cp#Msla?kaJLv~R!2mfvvYXCRM{?ojz%rD4 zZj_MLyvwWptYhK7=`x~!_`A>?GXGR@E+*Cy zN&NMz5q+njzkB$(1njv27+b4}Zur^HdNG=PkMU1bp$(*Qc zf$b1Cn+_Z!qC7TpYHMwOT3OS{lfwS&W z(niSDI`>tH!34c69>ZH4P(@ug2rX56>F1r;TDJatgg!s91h46tK4i9a>BG*?n+?c@ za&(VCz`5C?ss2DUs+Q;gx`A>pO8IL&tP#P9oiEy6&|)vH#>dzA48FT)VAlpDvq@+OEU-R=xlGWZ zJ7Xt8dMspj&0)OAmY5CQ8Myt82pO2-pe><|;|I^fQnXvc9CaGkqov*<=bV_wI_tr% zhGW1uc;Pjx_dOFDl!xjzgv@QgyKEFWk)|}j)Fg5aZpvj75ObOhkm=~6F?`Bh4FS=Z zN6@`f!19(J78}9Uz}2~C_e7)4Nd+By2Xeh6 zTMnkmHWb$gHo)$q@X6$Op2MKgYKX2gb`ZT!GW+9)xcb<%GD;e?3?FrIhu6B4A&|uG zMdo;Y%K6jjlPu~-ovNrbOXm*zP3IA%aTQ5#hmJBn(EJqTaNwYZ@-uSo@a}g_ zL;3$xPXRvry$r8Y{4Una_`1l5t`BJH8@(+Hpq)D;_i>~AqU4ufSo!D;4nq6(Z|3gW z7l^t0gO-+mp`|%aYPQ8`AdkCe{;HaA(GZ;Dst8bCPzKE^H(Hvz>qFQ>|K2DYknSM3 zBkMUweg75XY}gn+x`TcbF#t^%l*U>iT1D+|%xD@xynceqC3rwwU{lVSyM@rekMW*d zKwgEUf*bsCjn7DzN~dus&fk;oDh9-UBD9NY!aT+8fR2X;?Q?06#scmJ`J{LgwYW|) zVc?UTZX3O1X#YWS7&!PT@)kDf9lD?_LXG`Gxt&=;U3rr|69O2!ouIn!J&S8d750(C z&3<=A-MHBIO^~bwyggC?b$1R*4}7;Eo5RMyCsVxgH#r{SV1^3cWgfB)OI!j2n$bK* z4-|PnlmOVo%TmvvHU#4DLV_QB>KnreOBxaz!`>ZSrVoaObBBZkIto!fK!4W2{YOq> zDUGHX>EAU2zxFQV*4I(lKSPhe6Zb%$A6>HHd|f}`HJud?NB8*sfmxQXMNhPJ1EB?Ps2g2r3T#SO(1jWCm9MO5DB-=4V&e>sf+_Xe}1- z#3DJ;Wsd}? zg2cK0SNcf_RBEXxF2~=12l^mWz5K6o44`BDKZ-dfQOU{$w|y39X4rH2B_>xP=_0b; zS$yAZ7Tp>q&dohr%Q_}Cf~6~V(?~LxVa#(R-&A;ifBDaf@h*M)aAaZ;Rg2NluX19l`A5Xf00-^*f=gWy1269EUOdY8L-4Hh0~@C%u6ig{nCDUX z$8$oTvxymAh|cpoUtlmpuJ{c&J3+b8XVz;%Q?6XH|}f!cc&3@ zmYx+>+f^P0oqz4l8=B1~IpYUn16~?eDx%dQDvuz>?y5WdbxvvZE_QnpqyhQ|F6|Z< z=f24~e2^P(`s!%%r*zeoHOHjQ8Pw=;HS@5#N4GK4)XOTUZeA(*vOfgS>|?tn<=`^L$#pT@$WR&FM$gXSh!=~G)8Hpi< zW5*5ccbM_oH{(a9^7~w-efIj86Jy_lH+?Ih1P3jmtZN$g`XwTS)$3+F7oxI_QF2*c zKvzI;U;7u&2g=E6k{9>udF?2V6F$s?ijn6eovT93%9=C8AjSu%20>9tgFFISErR5a z;A5l!c#j!M4YLjH`_gH?9!LbO6K|K;otoC5$iKnuVkMCU&Iz~%~ZTp-P@Ei4VHMkv%!psI9q0$|)T&BXa| zuA*fVx3Bja6bQw#3`l|Qmxyvs#rPRW&kS~3pCS|Ger6)a{y-yvv*_&~nB>HKBWCau z5H+$ar}mh#1Zcl3>le>A7#5j$TJ|uPO?oHnqF6ChsKP%Bc9kh)-x5*67cEc@ zEc<+R-)#g&l#HKLkga)AYGJQK44(3^Ed&;?`YvW&G?dSJ?WDDL?GB~^Enug$IsY_i01?7S8>b_T1@U>c1dRZ#hXRj2@VkYO zyOwi;dQet4aWvGeQ&9!9INX#m?^)^eK0o)j)F%!|zdHX(bYs@54r)g&LGtd~r#U3AVIb z4Jf@`eZrmi{Af0w1$BmSQQc(dp{phTK5Fh-dI)gIbB#et!w=Q+8h>Ml5O&V-ieXRs z6G1vh#xin9Y`N03azkxNpo>WM6dqsW@jQ59sbdpB$%xEQ-+4yv#=#~i(nB*Bbr3ajFtz0e z$Kehscs6v)oRrt_8IC2%e;}3dW_~6@oJ%v51IN!F5;!KX!cB^5Cym#jW8BuIX9bX%x-lh;SVpm4aR#b7-pu7(L0Mmv)>HVH_#m0{u!l#{M^!UG1H$fD^)6jhkhPFifH=qH_x=asGn z>Y9yb(k}{a^)}Tae!pMZpF-e);vt2gH$ELUvw8o~gkw|2X03+9Vv*XcySc_jk%W=C z;UmznDK^-Z@qn;~1pCw0^Rc?{ZMkZ|uEvH3)B-%l7r|Wex8*q`Lt#3P#zT9awep+- zOGU+X=uofILLF^Q@KzcgKYaGV9DfGDc)md1S$;!4_FTHx?Ouz%J;7h+Zw{6R_so1JM= zErjLsdRKP-hjxpb-{Qrv{tSLKtq}W{Lk}v3I#;52@M?E?0Ate%h5+(6LzaN*OnPe=Ea^Wiq)8p0+|3{;i3TxXP%xR z>H9N)`i!Uo#K|^Ngm`~;DI<{eR7V?LkH1XP@4@{-6@N)!3Mx&&G%)mp8oo#-F7T!(z3TNp( zDlXQXF%?n-Nfu`);M5jjJjqcBmOE&U+1@>!bunHQw&iub;oclIFbNtx60(Qk1lSyhl)zT{giF%`f_)0A|B$gw$J8;nOwMQ=>5P zY=cR0b*#JJXP)B6poOC+xGw5bn4*vCNEeJOMG1T~>5YOY*9HR7$&&JzEq135_`i6B z{RL?AHN8UVe!cznJhYm%@qyXn5)AyX>P;~t(KO7u*;-V?qh-(z9}+*F4G!(k|NT^d zT%UR6-*w&N+B=07@LZl$wd#@a*N3FA;E{%oQKWQ)Ifg!^LiixgZ34+bkYFdR~6Id-C8LkSs zCwrow0*H#4orl0wV;sWYPzrE2nxsZ&cE(BXg9G{KMe3+g@W{g&`@6}V51YfP=0_Is zU$IHQLRFe2@v~|8s+M>Hmgo`}C{D8xfSD^^aiM87CxAT>q?mv3-t31F8K(Q|;vKpz zc2Y@{=&Zydb|AS=E`F!xo(b9fJLVzL1k4tyxZ=+@_(2ST#`Rlzh@y6m|D3x5?~*hV zMh!{+txE)uwI)eZ-ac9F&*An9#e!Bu0j&3VrMU^6uvm2w!^-rrMw>l*;_Bjw>l2k& z;=d2_PhQ#@B0?r27Yxaena1vti$z3)cy8*hI#g#!-eD}kud-tJ$c8F_lg30+iaTJShBJ` z7<54|6$zD#4fc`xQ3~%bh+3VdL>uYTOjk7Ip^LopSPkXQHRP79Mh5XOVOyt6&dF@^ z(bwfuxm=R2vTw3Yj6xPW)y4yyilStanGv4M04JjGf}z)lWdl z`iRzfHP+9Bhq*``V_2zvsUaVdIo9lE13_+PkP${tUS?Yifao@3ijbG418vRihb@i7 zMPf5&W1YS|@gpnzI{7>VzVEC4{wep*j-LYHqVGrY4Fo_%z3=vk zfL2diVDNFc|#E3^i_2DjspJ#HdSi3Lc`bwC<|A$ z8iEhi6_~~Rqj(E`-E1Yo3huFLkyh-=Z0x{u7NLP!!BpY(L~M9r?=27)=&_Jdj1Xya z-orR*9>b4f%6X^4@-_)im~%_j=#|2qp3Z`P$b)K` zo@{?k*RN0W&1NmKEf8(P#DHXn0jYb)L4AAd^l0xq5>9t5TIjlgW%%M+=v6%37LH^1 z72;;?7=K?$Z@%bU1*f@|It=KBVdf-SkSUwDd#zE6efI8TbB39A&Id>1QoXTG0`M_(;SLfVhRlA&*%RpXK3@bmZL`xi7SyMFEgN)uzr7Td zH$b5%MN;H_j=9YV^VhvBiHp%Yh%FYGJpU>qG=K8ZM2mHIcjCZ)*v_gK!PiEm#0k!X z$(rm8BU0DvkunobM-0GoO_VgsmGRm+C0w4gIK$rVU4gr2kwId!qtR;n2yr|RIwJI8 zYe2Cy{<{T`C!=DiWfP;|=qAQKZCOm>sfm(&2Jn4&k9p@{H#zKp*_S)g61~IVWBTy( z5=V;9x$Qt3r--TW38Gc$C3mp%v8!~(8&ZSZ4V_d+EF301JC{!;Qa4%R8xmwj(D?N! zA$xllizN|}F%WriGKNg@NS7DzrNpz9&4Up6t$*Ww<-#aW!M~KWjEuhq@6MLt@q+?q zQb$cgnMxT>8Bh4ueFS6ccx!+*J0=UQ)a4gvFT1;4O%wDzX}4g8Zz_I(bH)5Fdcg!R#2-V{6)7$Xo1Zh`T{zd8lDixj2+Gs$=fJztaa%-^)^`W zP|I_DVGij+PbIS7^Pr2?lkcZ-Z0R}a$9USaW=nx!9GzdRN0Q!BzPejg@BMzMN6*d& zvYQz9JmPI^P%5Im$sb7tGT1q*ta(#a)TE~naH(wfgX4Y0KJ zW(MN@%!Wj9kR->6Asiv$v-yhRiulN*5@=+^3=a4)w!42M256LxK~-C4QK`#v+@Ue4 zwjzL*jM;H36Kq$8j2$##&BiN>zSC!YUf|Lr63~D%I)$%%a;08#oYcFf+GA^qSB9qE zE2q-dEGCo*YP$NCQ*B7DuMG(^W!xjk8+)3(iHs;9$~Uf74leqF=~&6Yl;10E{fw*G z$?M43okkpPX<2wNIYdor3!#{%oPm1_%7*5Q!o%z<(F z{OltjMNDgOic~?pc_8X&$Y@};G&z|KDOG%}zwyQ1tyBYak7{b5}EU>b22wqGeo+W zbomRX$hvpOeG`b)0-zb#?t9qwIC8IcPC_zc{$nbH`arWAQez24Q=asz(_>m(D1uP$ zmB#PmWTsFYR_e+lWlm<^L!yJ$8S$`DDF$Ji!G>y@h<`1=gIUeak*bb* zA@Nj1D|j-E?pNQ%panwIkoi4n0~)c%;Gwzz$!>7x4CnEuh<{k2z4Ok>9U?dY?R znaxr0IUL2A3|cTzQXPA4HX&&9u;vD~al|?d@X{w^go2x-@Y3>caHP*qA7~h)g&z<1|O6bWoLVPOX9w zAJH%}bav&D6)THGqOa%RC}fLba4+QMT%(8u&ITgWwziek843-2pxR4wjVO;)9QpOk z!X3GZRb)P2@wLlRL%nTXOG-)_nZ3TjL1Y-V%OMTwv~X&1DiHy$wa8RbNt9w5(GdeF zctZBOs1I0Yy@iRViO8V!wA(4_G?rvHSJ}&XhZ;F&K;cE4wVy{R4hbFI=quFmmN3n_ zX!_bQQQFM$noP+|q?H!23CY%zH` z1vzpOh~cp9$LBQJ8;3kt8?`hzwBfE0WEmkmva|F)i&2T~Dw!@9ke;L@5U<)3w!GjD z57$(qv*bWd=9YdB5R#D1cO&GGPL*79yEsm7PeM|e>I;MrSK6FXXD(c8VwILKrq5ht zp5>I*J?b6VBbsochE6h2Yoh8ESIm^FsE>=h*}BgA8FsC6PR2uA<}r=F&);GuPdZkL zo>#)0e-#$@%w@P1){8AO7)cSq`51mcUy7sjEvFIDT39R5lx>0AaOoZ|_b9c9^s@YU zfL+=uFP?v?sYJi&p_=4&t64$8HS+UA$++#9^Ss7=jYBOb8t!m&_ItUXEug|2JdS5v zxe@jSC$W69f5u>ce4d{%#Y1>}f;S0 zjrz6zE{k)*>mmOUM{iAp_*zpWyy;-H0}22%%;n_*0el~aPvWQ#MN@4kz2&%@vbro+ z4Q~EqvdbamR|z$@+uHRH7JZ{duzL3CNsXIBSihCA9DNX((={LTmh^>HdDqW2z-+Hv z?$tZRcQ+?7O1Uy3m3d2}%Kc$Zuo65Be!eLew;W^9C$YC^>vP+a57&=$RhdTDHpuVl z@5FGB`sYPVCa%%`JXn>Y(qWBu5)x3G8jkMmp9GKF?RhD4t+7V(-MC*} zUCe>RvUk+?J#SHXA5M(}&p-}Og1}8r)Qf^Qo>?yq(i2iD@)~$lB@^bs@Lqtmes6$S zEv;LGV;j!HhKZY3OjElZQ;zYY{LcXd3%080!7|*-f-Ttupewa*2P5x4au1txQU1y* zTXY5KlkV|;9|+KNk#|7uwa*j0!s<}w?}MK!tE#TvUT1Fl?W(VaXwPp4Xz?x?+i8qFY#HG9X8)Q5mYqSNCUUH!06U%W5#{G z*=bANfrkjrcOUun<7GPZMCB7&k}&T2Is3^5z1|ymO2WYJefkRWP~8Vt_W&A=-znXI zO8qjJ+2GGMFLoT-Rhu;w?+_7LKSb#t*i!gEVaX;Wd=z2Dw?nLUtc=%q`#*s5zHtyC z>P&q{M^Cbh2kgMi{32q8ZgP9a?EbAj{_f54!F7*$)Y3IM;T?n0MB(7u8^^!3YQnv( z)n0mq05rVpj#7qVSxpZNCT5e_KO@*v?Gk*vdzp84L5yHAElFzCS51}fk_6TDmV>ayU=*ELvhkLxyee~HJq&sy zKoNtuLIgO#mA64|aygKh+!@ARN5bl&rwNN19X=*{M7vqR&hJ ze444b=Y{G$8le!bqrNd4Qkpfp|0bkI+5A!)oGzCI&ea}deNBFg`-GZ$4JjSaDoN=G z@s@n_uvJRSgFpZkc4K^&1p!-0eOqi}xI?3kY&2B~+;WBx;>()8U!B z?0vD6R%aN~dQ)f)ulHZ6N#=5AT@7@q*`#D`MXtZblT`||L-l*(T?ET5ReGH&%x+U- z9r{B0L~hY$)r)@zaZQ$(;8!|xo+m47K4h2gB)xmyqX%nZ1ghkjQmy-)dc?u?LPa|z zuJwDZ`AfWkGeemMAmGladrJ>Y_{70DOlq-su=+CAE-fFZaB{%6%K@*K+wD*o;&4^c$ln;x%FZ0C5x)NaN7 z3!`H-C*jC!8B*1RA|mXs0sdDkc4r}YL-unaXw|oLqQwOnIBbgGCX0@#_cL=>Y&j>) z_%{zXsOidVNU@@{8#8=SYV6*i+yl?{!w_0X~~ts*HIQj zvAaNTd7GbyJ%;lTdtBVA$hF&2k2r|Se0>F&AVe`JKgc9{41SJmBW2%e3e@Q@{Z0np zPGO!4v-nvSP!XwSs}K}QaGr#>=QH-rZX}i)OWH;taj$j9P#v>a!}wvZkk%{E=~9B1 zbXG_)bI%VxsUWSj^f~wM(McBh-=dSFG@X+p`{QByCGS}YZUs(lyUx`rVTd^xk zBL_)RrUdjMEViJpJh_6eJU+EnMoi!2mw!Vw!xV4iaY8WSbJq}XsAt_*w`vieOAR#} zE-@IPAel|(r=ya_eJwKRVzSC08J$1RzqBTtaU3vE;&1&csCoJuP;;nk8xr(A_Z%?_ z5#L_ek=78!J#YF~`z=JUvzzx_tJ<;3weF59?QB{450Em7oul3YEFN9ie?}?fhJ}AX z%EjbAK?*xOuHC_0p>KQ^J+-pi*4_H2*P(N5fwVIjfnlXC*-G5nW1 zyN);i|L=${HHbK@)QpAf#_K`i{dQ9vXyQV@>e}fp(2&EE(7p$P(#^v(vIDDX$?v(SAFb7sC(kfcE=JN}7 zs{Sic0?}15)9F;Klhp9Hv!>`3uSiGCytbp1;?0~On&lWT0~`}Yekq^que&=X@-206 z#HZ<7k2!I1+ld>TN0CN&WhIB^IaC3oh2Bi$=0SQB-{Oi^gCeF#rW&-l+zV)TduD1c z^t|Qc?`xIe4xLZKrzX{43!TDmB9P|YF6xBB)|}%3mvRP~Fek+r@&o^m0K$2Dd{N-d z|6PC(3Pt|>Gh}X94is4$&?~#R@Z%4@zYW0Sw5mKSKZSf3f zB_+<b*nsvY)-V=tvH?bf)yhj+VsTNOH#gHPp`KnDH# zLjDplE2>v_BuW;^Y|jb%(xa0B1d*w$*pZv~91QNML;?XX-R|IUNvoSEUYx+{=MnRd zPwD^m`1LhOY+T>=1$%HWd^Qka^?Dr+rJ} z?~NHhXGDe4e>7_7eg3{N6J7H0Ql~+`{ZD&mJL>jB5nZoU@Art+FNF68#6Ec7TL%r^ zri4dwM8h4gtYt~G$_a_i*j3f7@2FvEAPC|yDS5IUE|l^L{C-k;kawH~S?83L#f?(W;0bXm)n1Y0XUB9m26@SO&|&eK1ClwW!f zJ}S5$b)rJfy}eXVKmi5|vhjHP@@TCm+9$-yb_cBD&+W?)Dkq?U^NlAT=gZ;%0x9(p zgPQFU?;GH;uIzd}a8$Vdd6AjM`uYqCS8vv2=aOb$QT!_pxr6e>GA!m%%ME|V2U6~K znD^Sh->|Bh_Ivw{duP&yObfR>>8%_E)H`(fJ{a#2yt}T@ITbHWqJ59gGvGcEVjvFX z>PhZK2z>60N61teF}0$9Q*|^^?52N%92Elf{TaF(=%D;TAu(~gXBc)W?;n%@Am(Kk zNwy|nko-FlQ;?h_1>yk+)4?v0vGxDEi;Ra!R=tp@zzTuEKdgdID z_-_>%&J^!og~H3xgpK;w{?i=Lfab3qNGBiV^+Nu(t#T8I(u=M7u+EV6@4Xd{pQZLm zG=GmLjvPw8zNAQMc3JCr-*ZFv(=G;TiKuM-ELh_359v~Ncrr!e%;Epy;(@rfuW-zL zOU=@kf+J5hTFBiMuGCI?5y1@_yaH^p6yxR}d>I_I&l0cIsq|i%10mtZgEHE>3u(N* z6TZ(qxmZMen2TUXB#QpipXv>-uxBR${oRmZiw9%qsr*GPg0lEHCP0=pO&V{$Cs28TsR(m9J#;2 ztC(``AD}NdbTVJS$&a3ev`Hv7F{?n6w}8}bEIw@RZQrxsTBUZ{V!ymBd8`v| zEoFp)Z(%VtGYWfYB-J*(L0?R#n^~jw=YUaV@jOPoQr~GpIt{$iU^pZO=w)s#*nY!} zRw4It(s?MFdgOlKus)&p0efbz-quJsoyw7;3(D)yF;&nN3rWW0N7PA!JIwgDb-{Ma?PIc1 z2#sm_w()1-dZVpQwf#G`&-3QxCk;*d@1d;+lbdd6FU=GFrvPGdB4?(e=HYfk-{hJj z;#tPTYKvhi>{L`ScS=KT1)Be%HW|EP^f9_M9`F-rt;Fc6r9M(?a^x8UE3IOhFuZ?4 zek+Rb;9kNr2s~4*btj~pz0EYa$M7N8(xJrr6E}k_&nC(|2u}oTJ;@Q5l-rvq?wcfy zxCAg&EQXBv-%?4HTQk;7e9#&c)A6y43CaM4qb#(~5#|ps zL4W1sY=Fx9%J%#6>K0b3-iJBxO}AGatrQ7i{c*>kRloOV-uqEe&b2aC{~+$7?#usd z`LD{1aDdV;k2;Iln%dE`JBx(TAxAglr%iLz47R=tcfGXWTcd(K{o|5B&sOh0x(!$f zg&Iry(vXmTS+COC&!PsL`4CUGk9y$WFE-MeTz$%x3MR@TY!ADe?PEDkKa|g&?9XQ6 zmAtH;+3whphtwKelAxKbt@UXJdcoQ!jZ`~o3ogH?;&GQp3TYVcVsnjDC53`7-x-{3 z2(c~ZmhoJM=oxZQ+Zo^8*x&aUdZ{DNfZ9*hJ$S-CG8mY3$H^#&iG0?k&ultyq?r=S>g$`|(p1&JM z6-=YsRcpKAb|qNO+uCBf4ItO&y$Ary#l!nJ5(f`vmeT)4s-a5>N6#R>yZrp>P(kbX zOTJ-jWa&<`Mj+%_(MEFwPb6Qz3|8;y`od#n6$R9YV2iVz8}Ixup&cMDexoyR=_=*g z>`G$bHmVCU!0J0w{jtZ;yzEP1WsNBzQ}m2u{1}sD6Oc!pXFlOV)iOEf%}7_^QOB^X z$&>W)BrU0h0eMRMYTiZnlcOVSj5Q$JxPADnr_eNF4sM$9M)E|hh9lRv!15wRp4{eT~?XLc0$cLWU`8u)bprKmjM44 zu6s0IcrEG7EI7;Kke`Zf>?KzqO%R^3=Y{K6KHXAYcLZwPUu9Np=>BSGUaeST<;gRQ z+*@@Y>Pw!XVA1=H?EuO8<3WQPh~O`bG0+dgn=V9cpPizmXiO29WU}bWd|#f4OK&eW z&%hapHHsHHaS{2|mAV-aEDy+ z8F0oeBx-|fi?==@Wj8t0@;pE$@IOdC%F&2=SJv%RiBz(I*~+|ItG%K{0&c#6U*4;x zA{UPx>^*7st)`*y=##x~>Uv+-*pw!+%7@r0wo5D?E@2*FwZ~{8WAC5af?d}v_9FDC z%`^;~qYbC=4g&H8L-|JTmwW{px}iK=A^-$;H4bq!H|+i)1*~~nKwg=kJ?R9g=kx&& zpq>)@30d_b@Vb7dhi+)+&Ci>ZfXPyVs9$B?h{`OpY&1?n<6(f>cms~zEOqAMf=hv% zZooS8OB933UV|0?&V0J$(JXMIZROl${+Ar*3Wk9K*$tUpA)cH4rXqo%hN=QdTYxy6 zXj@-jk1KGudO3Na=c{sqxkSUOMzD0_V8rXmzI;JlZJlw9d*5P2$hYu)j%9el4jnbN zpKRTWx5jbPY?kM(MGO5wkXEP9Oj+Ml61=)ip3ZXn))fM*?2TK?avOjH2VVI#L1Z+|ypEupsTC)ek1zMk9TKblJ+D*dZA?52p7Yd&`k|cpfQV%0q(Rj00qJ^|(&D0}ho6L$}-N`bWY# zy58o|e$P1UzX?=|xZp1JG9`RVl+8WyTdGa? zVys&;e{Xuatnv(B{HhB(Qs&u$QT^|^+(-6Q)b|-X{G2;3A277poAFf!UR9U-!CQGTf<#L+;_hBH%V+aHT9GjdQho4@_OyyHhRT68)U> zkb>_6^xJYbM7Vl7+@ilQZpAZ+ASiipbzic3Ijxy~9x!FxNvN5Ii%H{Z%9=uu7ax!LHQoVo2%&Pm z`mu`CKGoSk_s&{vPY1Gq`v_f?QfDz$OwR)Suup93wY1$K;g<;7Is83DV2ZeQ-!iFo z1F8_^O#EnAk)?!0C?-?UWT-#s$U&7A_m)O(xDrYLF_~5N=HhD^HWw!U{Q^GMUel#U z5C%22g#-G88R=h@ht;<)sg^RFCA4Y;;rf@#!Z=d!8X%KY>1&JU-QDpM6`G;+-oaem z8!xIw)>sPCj&31LLqqL^9~v)m2}M%jlY@R1yqza^xL=7kS!+nSF&(q5kFq>E4taDe zmWN8q4|Jvn({DwjQ^_0B>f&XL&M1sGq!_?{e*10zI9?-XOi~&~q=q=WQ#l`21aq)D zcyRb^7Vm&eu0Aj#O5s?F1~>zVGY7)QO|fRTYvIJSwXwa>C2BY&ui~y&4@Pn%Z~t6z zn`O^->q@V*2gkh+1wMIn-}XE1a~7_afOs*D(kd<6FYv=D*%Z} z^#o>bK9uR+N~ZKiq@vC{mZYcPIm#1={eyruO!i1!nxMEuVeS`A9Ln-ftG#64{Z|V5 zZUO0Z)k8F8J|2BovwPOQ;2mXq9+y9HENX+u!6L}1`juCSx5s|fI8 zvP%(61~b6m@<3=jKTz+)iYMBkP7b!t%y4zMhZmlQx=6nSgxgvs?=PlZ8zR}aa&-I! z#U!}%-jz4lf-}KHB*k**7)BilxsUXubH|&~H>VDkMiPt~5XSX*#Ga@`w8ZJWl<6%H zH*!=RGvcpakGe2C+MWr=LC;z9SfjR5xTXz)I$)c!~o=Jje9UY7EyI57Dv8+PfnE zB*3K}(Zo>lXI1AE>~0*+KUdrhU25&mQt&3;y4fm0N4edQRzLB9^F^*Le*$@>()UvM zR{wO*w|>C9(xM4NKN{3x&jHOHMjp|wELY335->}AT2Y7H62t6}8#DG|HBrwNVHUa*%BG#7n78A+#@M<* zSRa`&x?%ohU&(6pmlb51>gMk}$&U&Z{1T5#SQ}4QYkqt9XAAPE-A2naOt8Tc;(A>HnxRFLh4qoDHoo?8$_ec2A_w zwP!p$a;=%Ua+>|1-l>VH6_=+P49#>nlW7eHhsLK)8M`qm|Ej(g?BW)?Lz3v#Z|(6!GuCK+LPEN4P5hBXWEYNE+=ob4sdnr09P z+1u<{Ip?f4Ds*&~SlsQ|cTE@3@HSIT$n$gs?5g;tsw|7-Sf7dl!!p0sE` zVs?fL*=R-0$&h8JiiOQ`T#?Dp)a|tmST*E-z26wDK~C*68J6PPPiJRBX{JOY&NqW} zDx9XbRVin|L%HIb;-5$w*CuMBuU0yQvhEtk`?L$%?Wc}z#l?#wPTgoV;^4Lzl3nk$ z?3$G_o~}jWa*fx35I)(hI;yZ*=Sh;*0pgQ(gor=jd(3SpW1G$d5WiZFDUp{%th26t z7hGi3>)VJMN(hewx=N;X?emQmYAQ+{KWte5*%Nj0`WSYC9u}!L2dw>*EDw6TC1YP9 zsaM$Ujm5l*nFJ5XcjZxLC`FbY6l^UtQbP=-#@%U{%fIuuP^tMmd8ek(BJRt1&U(!v zux`EXz<}f2u2<+deRbeWy;4BVT8LS*Jt|u79B*%Q?J;UfzCH{yUa}?4Wx+>6q3`e# zTAElTq8Kr`T+wVlRSOK+85u}C|Fu8;Ol9=aj)hSJGnCDQ&gf6youW{e`|%=CrpCTc zGU2SP=wTKZknlY4j?uYBB4-&SA4 zo$k0N)G)C!MFjM(ADwBy?JQOpl&v{rX1#*aZbcA6$JXe&>nI(0==l%M>P$`cA{xBp!oFbDN$3N&prZ6UDa$qS`rP2*@KL@)S!efj z$@}Syun3(lRc@=T=lT~ulq-KN?;Eu%Ywtg}^yo+{@V^{7u6+NWIdcBV`@a)#|8Fck z|Mdi3P;MxdsSN%V$0M>P+TY%JFdmvFOnkV1T6a80&ELcxl}tI?c}GhyL;l!~&ZCEV zKNMwV8VU_1rO365e}QGH_>1i7Cqo0vO?m1F?`=0l!|uc0XxdeJzf!(?bW?;VXoXVa z^1aBK_Is`%e7ad+TOcZ3XZ?H$p!DBuMwneZXWYkXQ-7RB+G78WKLe*k$A<(d@mxa{ z-z&1~BJ@^oZeoUQA^DI=tBA}(r~$}Q#YhqNs~_zmoTqoyU`^kkbm6=IWY{9%vg(fe zx3l@HG_E&NtDHl}nw)nA z5{GWaH>en(4eKR?9O7KiySM9YiD(UKbN@S@2g0d-{FV5pYx67Dnp$i3zgPZ~7QARY zT+>rpLEFlK<6doPj;rxUxKnzFy-?gRFd=PuKea(M+A}gmrOv6cYbJ`OEq@wZZ(w$)_;NYQVjDlQ2HZY49^&B? z%83zj7(VjFxlPW~M&}Z(M8u@~1>s1VPQwQBnSW7Y`8kmAa=dWH|3W~nCq?ig673P2 z4#sJ)*0@ztCi24Ka8ex*)F8Y+cbRtSe4q=Rx7+wf$NA=$1|e#Qaj2e1!hZZor5Zd2 zt<@zlQ8w+b z%8b@ByqH4$!_I%N-iqSeS`EXT__(BOxnE;J-hI?>r|bXujsZkjycG=F6i{u8Ck$&M zHWi_DFp~#;p!0h|*wGO|&_m_B7PpGfMnG?QacA$adl`<%ZCIWd+?(`Dz!Qu118j6fZIe&+VTx57oxNtKuS z7t!!~{|rs7wQ3B%ok;9|CmLqnkw+G!?f3$hruA^J?o^Mh6?dHJRF#-d7*c@j}U5Mt=6|h2nhgwCu4Z6 zyL=bYe&s=hmXH{3sNW!=f0T!+%RKWY4Ex8DQeA*+ANqeNb|1q7{t*5ivTxPFo&SqM z_p6`g^%->35P_=KYDU(ua^>zhUa9JlkK^V?&5pDPmC~frKdOMsh+A^yzcMMpx3#+e zsuS>g7cOezbkN6>VE6^V5*vuVwq~7r0BOF8Grl1)S|yumsgrM44;T6jgeKR z((#F@d4_)MCZr&O^H+%@XEXDDzgfqfyJnMS2*F8G>!APQT?74G7G5_tNsUE18lp4r ztVrb1-wAswZgSx$r%aLc_KQ*Bik7n`^3@EKD?Z(;Y*v+PJJPKTJZj$^-td zUbern+3KU(;T$vwnRlFMkE+9eQO)r!;#zJ|j$T?qD{zv$Z4GW{>_NGF^-&pDM)g?p zr(kz=%I#YMNqF1hxRY2trGicDZ;Z+_Ro{k9s&z z+ZOszZ9#)(eMy*2D`<1jg`%IaI||~6+u_aA&oY6hQ62Qo@dgKS1A$iupqLv%EfqxW z9o?3@^mzsy;lG2E;mBJCMfu`4{sfTu(9|d+#*{gvJMI#lSN|uD#EBhTMO*hNRX6dS zGq$P39zRAZOLDEyK7)n$cK9@J_MMXWjor)NuqJyw%kf!Bw<-O7U`T}}22s;)+HO1h zY)i?Hk?_@a`%r10Uk1oucG;|*@;omj-G_^Ln>st=ViNq>SzAa~upAA8wg@7MQZ}m{ z5pVH02HFrTcL*EO{80us9tUcrhFZQAh3PazY#37WpWAlE%&+|dY&<4j_4 zNsb>!iT7?%?y)&9Vu6&b!Yp_b$Dw`i`-(!~9hLfAiFFKz6LrRo&+VLC(|Y#Kq(+{M zIGth5<(4R>!l`mzMFl(;Y3Dmnk0znS%rtI~afBV4Ecs9=GFIav0Iyu%GdR^)E}RLj zJOh+=YULAVUUM6$Ndx3)-bi7&5VK4*2>y794dlQqE%P-OheWK{VXOz_mP#Wc_maiE z`MkiSe#JF$bo_T35Rqtsm+@4jf^XzYT`3F)%!+0|4w+d<#-5lGcg99Y0xFxeG@5VL z#2vb%oUW}!5;@B9%D7{f8E2go<4gqSHk{BOUWU59cVo=f^XBCCnfmTYjq(UH+1T$D ze2H(YzQz(>0+2F80vQ}qIkzmsVCfuW#-OwU8?b$8kGU=GQ27ZjjHi}??LOk6v?DuBkinK8vkW>c!Ky?M4 z!(tX}9=?gzSehtw{mbXuw{F^u-Cr8UZA2>#;x&2N$D-d z15dTqr~TJ3md>F|gv*Jpg%;fplXQJ($O{>5zQT#;NqUNT*E+b0V@m9pMj?P{VWQTl zAAv2z3&F&AZ2f1IxK1ZSAzycXK#w2p&nv%ZSWD)lCeF^&y*iIMu{qE}ZPXtYk<|aa zfsRT`^X_^48}n=1CUP`Rt=%ES9HDg%nL;>haPBa1n6vN@mo)!Fm`n#R*sc{ zv2Z^8z-qMdX_&xC*f0#fZU)aVS^Bz;m2`SES&b55!+zYCnvoSLt#E;l^ueT^Bxs#< z<6e8A`?>wmMe-Tr>~jj^pJ=vOHhJBtnI->QSK;Z1*_!g5_D<%XYe661CVlta2H5XD z^6b`kfYbx&EoQ<*?V34wzeKy>g_G!%r6|U5hsfIkKx_ByrFO@VDR+4DQ<8k~DT(2{U7J*^8Si`MedAkT_*!vmc6+7-YPi`oo9) z86%df;od79hUox|wA)ex-7*hTYZCt|y+SO~@TZ!`NwrV7TAiHhXxL^Ht{C<}7cF&W z3`G?d#{7C}YHG9bTya{|47!5;=9@6+h2T zoxg@GPqbLEtG4ZqaR;I$P4<<-tuvf42idD#<#)CsXrkHhy8R z2?c!y?|XO}iQI0dDkQ>McUgmS=kbxukY|2OM9x5bM1D#^13?qAlehgFwq8Gzu@{$- zbn1qs_Nd>WHDJ{iD4{m9XmqGKW=#o1ZjO8ZFO1!?^4*6Ob3uQd9{WR9i!k$H!MWXB z+SH`2nTPm4eqQxMa;=XSIW6>OyM`o-G0QmrJHvYN^cydrhyhZzOKgSwa_xE?l#%QE1b}alB+V+Q3i= zg4Z!Pt5xRg_@l38eJ94lw=EbrKt=Hp%g1%5GQ1lGP<#hM(RT?Pz5;izWC=Oh-}$&g zlRB)0Kk~%gdPKDL_!3~-jJ@6kABhjqd^kvg=Z3`08fvkxLh}Aa%(FLfn%p?gzmM9g zJ6wbk?jHNmdPIQY~a0XteivB*GB(x!I|V?O*+0 z?Y(taT()IP+_f>eJDl-cKf`K}SWw=WS~m=j^;&N*!5qusKe zI~~QyzT6!&$I91qqHzG#1neJ;FL+|%*N#7~STOlvqltS-#LwKr|8an=aUzOp z9RTYxVX+*l=apnIbuQ)ZToSvlVQ@Bi>jHwK5vfOwG0Wo_1U)0Ju4+7fnXbRBa9&}h zl6$~Z*>#?;Ip|O+j%TcSV6A&u7m(IAkyL}j-Ywr>Xyt_Gw-L_1S;1%nUw2Y#n?LF@ zRIj554v?cDTAuXT+G^DOO^}JU@0c4llplIlTn;^WLkW zQh6CmL_NV=g~sMaD;W*NM~iY7a&Kq%b=bk}S%@Jo#XdQjY=3K8ZF#xIS-B0VOmGx{`D}qs&bJy0HV$@xf(7$4*JfDn=X8lwOM?-hJSF5 z&UQbT(|Jp5s!a(QtNt;XPiv~pi6(zER%MLogdTj$HWWKF$AhUpp=oBq2C8DGu=V6B zz5Y8!-zj4zI@)P~!C8Y^ONE}BaRBW?JXT>hPr;TBu%;gE8b%({CSj?hQ3k@C@eHMV zU7B2O#fh`5;k${bRbh@<{$1Lr&#BjTmgAh$5Pc0<+BZ!6Bo^ zk;bP3H||=2!8vOrF>mS~ODS>$!=x*A)BV0qeyIz^TtWr8^U`<$c6XpDw+~f>m4#wu z3AFpTK_lj-Uw<@d1Aar{{fDo3GbYC-&$i4bI&B|+=plk0j35Q-t2y~akdkQcaqH7y z5a5nOlf^9KzI`kobFIU5$vm{OcoBnlxa&Ip5s0IRGET#{{ioPYEpV{ z$(jo>@jON7r0xhxADo5kOf*D~4&Ue)CbL@GZQhQC50?4`aVWS-%fPQb%m6HhQ8W)r z=wdfezcjN8g6ACRlc-+s+{r}P&*h<5mvbI1jd98WVDxM@Ay_t~(2yGR8%Elg-AhP> zph)j*)P}x&Y7MC6Kib?RUKx`Y`2O}@!e z5inhcB67eFKfXl+88rpk)0?=*Hg0gv9U~{B*tD_pK6Xqo zNs+ebuc=M6A82gfj;*$izu_l7jccBKJHW`eWwtm+Y(dWx7z+s8JOML&4HrE(+c;w> zFs1POa6JCf7HRER%23x+l!iLfW~)0SN*-dRGjd9pWe?+fwh?@@+YZcz{r*tJ_ig!a}Z~;4{KO?PM(Z#POD;5kvO->NE&@(^gT5i&FbO3c*k5es0nZMowzYrYd zhk;R7&Iv2T1Qy43e7r3B#iYXQ89x>^zAUL8B|CTOjUc62XrqGpl7D2>uf`JhfBc9X z+WOERqK{DGX`A>XpYZ5%wL6U!cc9$u6cD>5t<#ABVK|JaRd@coephw8x0nJH(L#>E@d7ouU2w=p@0gl>YEHdC9c zr$mhVI)|?|kH*A&*APJtr|*mL4csAfxDs|tBj|HA?4S4P=Aee9@KBGKRvPkFKPG?R zFrgXqGOk$Q$MZVh$OfZeF_{~b;)7W=5a&VYT4w6gMA#O$$M<|3RR0`H>pcAZX{vz+8(J6k%t)MH(Kmaqo|Je}OMK6)O_dB?6li}?z+ zxTF1IJ3tP zd=8wyacYJAsIJJE*O1(~<~dY)jvaEZhrSLM1=NN9#KimrCa*rQngdV}P(n%|Kjnia zzG4AbvJ`)B;(Y$SiF4tPn?UKKKg^O$`k)N5FK|{c--L6wExJ$J2+h%11i4!Hd()0n z`otsTeKL=r{+Yj*8&Lc5IWDuz$t=2?&X!b)z^yYB-5iCi4`Y`=`+qi30;UF1mGp5o z@RINBbmh3z#&_*gqZ&BW^YFO$H7U@MCFQG)UuAXEBLmF9rkUa48e&s`GY%})f)X0P z)lW48J`pzpCd)PzF|B9L#PYZ18583nqpI{&GIJy!N&RLER z2|W%N>nUg;k4I(4d*@YR z9$nvnS7b|!xIE*f9aU7+$jm2IaQ(E;SsM0c>#7?{aI>4!;qt9Uy4BiJu z1q+0!|DfCOD(DmWg_&rL3K%l`2HsgVz4zDAWPpsI&9Qm2GAl0AxH8;iNlY;8^u11O z=}xlRGr4OzV(`V){%)4@HJ<-EY7OAsnoFjnY#MIi`OT$*u4aE)@Dga}Jrfte(?G&FXx3F;|l>>|Po_O3`I7-t3DJ^i}dYWVYF>`TYi z`%)lrHJB2c(&7iCL6Z)nlG#uEhGThz$>>Vi7Qn@1b*kS+lRVs;{1mhYi=^3P8<3Fi zc3F*JbT3z^N|EFTt8Bk+O3+Czw^_U3_x%z7a9r{;3F?U0(*$e74OYRrVK2_34i;S5EAOT^rtyzGY+e%h zcBuN?;Hh`~rm^DA2vbe>X3Qso{AgCSyk8^qL`ffUnC4E10_f_f3( zdoJ#dctn(}If-YQCa9+l`FJm-dc4)Uft`8BkI;V_!A_k@Ww@=;PBI(gt$*38Tj+vM za(xodkYhBcaz9nf8=)2NN5%M-fl%#Sp%HLipz+S%+PjwIfai?zsZ zR67t~?&5D0nxPiO&TJP{&}y}@>^?;omdqo4OgKeii%97O?OyK#O-UaY8YdIw%^Ilb zXwxb^)>YYbyoU=knp45NlEaB_OPX5)!5hefaA$`)ShW03JbbF!s zoUbMsRi|+yw<7oDOA(hQy?97-C$K`iOqgG!)Vr@WG)f`x3IY+Cg*!*#{BDSIEcK?( z0f0@sG)`L6MbKtflqIAEu+tt?S-1eAUtzYSXyK8c-+Lfmwk?d|cB@a<4LK4I7x1eu z;V*pVX{E${d2$ovajCN0JQdz~gex90%cUuPmax%~h0E3i$ziw>2~O1s+j|CB^<_ac z0!;o^c-bznQtt1+l+NuSX#Yy~aY!@uPpl}J)7b-=-g~3Liovl~dNPSuSX8V8*I3xd zyIx7d_9n*2LaHlev?~ubq+A!1u&3Z+!>--MsWu=98%|s2a6Nn(m>O8$ zrM!LCM`4vMXHKM$Hf3yL2O^J{Ru6_EySzS!u{9Y|QO4L`?lAiugoQDEMky9L4xti6 zNb7Q4$KuKM&X$ALX?a$Pwb6vF)*M$<9*nQAK0cG8a;n=xUYJnTUim~$CgG8%sB0?! zx;y7kvo&rX{K@_x5*&dt`RDO{HuTGqT2I5D?KilG5x$-~VDXg!0X*{4IgckjtN30O zSNk9DKkaSoop8uq9-}^2lcrnbxdMP#pUO3PUTG5=?nAXt!ETmm5*{oPf0zm8X^LxG zo*wM3CQdQ*GD4Y%vDN ze!N3Kk>aPH@hW@kZ+r2H;=Bh5csQPUY!Xyo@Fn*N^wkn(s_e<}^mRVn)7bns6;)Py z(oFivRmJ|d$c_>MsbBp}KT#PSNWtXf4l7QoQpx#wV(d+>7tN^S50ufUf8WNYH?45R zPpcod=h3CzY66Vky^a%r$6{k8A-f_-CJ!?-E$$pydF9Ms4s4cf@*d0kJ^oAyE+1F9 z+Ul+x^2fa*ZP-lZq*JM zzLh2+Nyw_~k`sP7&7RmUR*I3V5|gJoIlaeTi)S^RsjP8)4Ku=LBM3lm!{Ltt>oI1^ zmHmqDv(EYLShEA;90APa))L2-@KkNy+C??kGEtL5lJG&2TyKDos+Ma14>T`Q#bka5 zL&km6b-B4B@JXNdd%KW#u2k#O&S@w6ieS1wps>r^S-mJD;K36-smpQ`G)4!CLLrnK<_1Q|>)aDUUvhd5z zgTGpW0uNSs^=ASom8-rxrt@x`j0TcW!ciK_LtVFGZ1UaFsJ)`0j`vSyZ;Xkat$x&m zg(YWdre*rJ%cW%fPV`z#oH$=1mXjf_v-{TeuoRWy@gc@O%6=APC^kB!5v2*!+|lS0 zQDKn8%#X*MKYGSiE}HeXO#VfQ17~}#r^3F%m>^eTeN)n|OF0s%H_~|FS_NYnEwWZ} zOq->CgvzeUuTM>d`Ho+y6R9h?qI!f`VTikr=Au9I?`$V&Ef=n)mW^7P85ggQ++^pB z`)=pvT$8MnKyl}y;<3_$A@TR&I56x9AytN_ZG_VA*k z3%=uKZ*ZFnQZ5rJz^qTFT{<;(^i-f^tl#&Ws_~wlvMM_`&OvfGfZ|%Y9M%l+g<-p< zhz2$NJ0}hA<*$@=B-}v)fiFFE;lfbT6@4_-|B%wGBWj-lfXzQjmAvVWuQ!WO2(Az0 z3~&9QeDT^F-=#gX8H6Z77!BS?uU)Y2G;3lo&c-y``z}~qllLD-(nwxi<@9`3=x1w9 z0oL);Yo93`3}7U-sL^k4bN-dX|0{?8UzWqqe~u#j^R)e5rR+b++PlSpLH>}KGAHc9 zL{m~=R|)rU*@!6TEJQwh(r>vmGUM&H%*u`5@o?GgsB=X=CCNLSVTdAFiIfhBP!_m% ztpqV!;;@B`n&fiJRi9n>SD{18(1a>AzUGO%Fj;$AcxoVxp4$SqtuUv|N#_U3V8XOC z$jmqGhb1}tl9$^TcNDDfI6u$8FGEi4A0lsWtH@L0`=4?xhY*)8R`k4#Hc}bQAU*AH z`-?x4jc}wWEL25ZFh>R}V(=DV0z!*|d3{ojnRhRWr&aTC7-mme;UFt>pzD0*)HWYl75Ve7|bP{ zN>W(weePMfO-2mwSCf-$p3O`LBWb|pIv^|E<|>=OF#Ll3zsHtefn!*FAG+j4>Aq?8H_iGg!;AI@&kWO z_!v>D(RU!TJGhAW&tSbh;kd$^(pFC}tuF)I@Du%8TEE4c&pSy$jo7>LC?#8e(si*; zGYWQmc0rOZroVXM?+C>pitAYhEAdhnd2MvWhRdQXwI!?x2?J5yZge9bkNXUZp%YwN zTpOLV;WoVRMTfkq#$;WUl12ne6v&0a4Ls2X<{?G@PtUOU*LnN@@)V7~ zfc-y6dHw?Se*ycyfc;;<{_o8^|GxtEAY72qZIzyxd7V{+lKeTw&_4;!%X+E0SS$47 zcFZ*4u3%jm)UG}9mTA(7L^(^ZZVMhiE+riPh}1)fQL7sZ4Qj?e%jqo!6+YPRou#ZJG&TYbl%0ZaL549Wmf^?_S z5tLtw>?fsuax2)aeC=;ZxRaC=p9?vk(P;a5e+2qu%}rHL2bydCN)=5ge1kzY57X?( zgB7^zedn+~FZjUr!zz3_cB!>wnC*3yCZw51O?WxWa6P5;al%t1d7w=y@wxz%wt$A( znHPG|_Vz*)mJL7syFRC*#D-%V1mX1fgQCxfk;^1~nSyyq2uaGaB{h7niEH#G9VcN|ZdOiu88>89r^CHl&c3 zE!(FP*XqeaLD9BrDSh63ayA{fIQLrtg;Q^6A@w*<0DtSEpX$M>pWKmJ#JduczG&bR zCaUjkz-X97%u*`{>a8=VBgM_fzUL5ykDHyz2ZWTCq?{?KCKCa(GzpY)7^6=d3c-El ze~+iPHK2Cnqn)lDp_6=;m)db+ zy;I4P=i}+*Jr3l3xMxLh>4AI7?bcQowe=`0k938#n%7U+TY>IUM z2XXt6L*#Uuc^5Zyv|pV_-w(kMYhlA${hqay{}!U}RG=j=Bhtq~jA6rXTQ4}?_SJX|~zjvtX{LP`R z;D+^cG8BYL>FmQtXQK&Uk~LQWzuw2Q7O%LiR~DFarJjB06@NY%>e_*g_SY$r$jpTU z^oB~^_9N?`wDc5Ms)Z!PcXnN2GER)=c$9O97($k&xOZL;EKv-_X6D4kX+PV{UvfNG zmz8MP&Z8XUxZD{|hmXKfIU6)-FrR>`f>Px%^<*rbC-${x$?!+#-XcAb;H*)5B&@06 zM+Wn6J%4l{17BtJySoo7CWS^s;Dn^c*y1pGaXp~=EKfS~Pz%oVB8J@?5nQkL!gp9& zGb!!Hs52KO;nYg~H*=&0@k9z6+IMX{b!Ib^`X?u$DHtAGpp~@m?4N{J`OB5s)!~bF zLi=8NX2S5)CzZxh8c1uaSqtvKr(n{WMMRRCnw5ZRA1)SOx6= zR3R4~RxV-6V8y+!UL3oa3Qp?NvT$$hvj(Rti~m`*fa{n8u>L)>I>$V?!*fRVSDAl> z8#(1Y7Ff!rka-=2E%lG%K0JAI0F)mjS;=-=~AyN&_#R ziyl2I?Wn7p@_gjUT^8{VGqW}bDw#^dE1lh;rdWUD-TKn2q$HzYYKS;a}n=w1l?YaOW>3}pj zF>b}hZr-<8@*C*qDG%`2TZ>E+wVeCIWIL`--oF}=N$x6Tdu9gajDA_u|ck zom5&P@j_JCHH~%XE?Jg_09wD+R%?S@Q3vi$YSWiVzEUU$2|M!#5$v5OYpgHWFz2Zn zeTuUjzoOMKXd4bdGT?2bHo3ZYf4v2qbZYTvO5nBDM(zMVQ}oUkT#!o%jY z<$%R!5aAxo=E9Jc8nv0@Rk?8G_`_dO@s@{|_ry`ph60-RSWkK@_(m)D??`#Mm4~iM z8C~}uxqTqwvX(*ySrpR@UqF!f-k;;(ua9|4v|Pf6V!Zoi8gbc5xz1(|jNnSW!;kr0 z-^a`)f}wfey@k88jcoTg_C$df`?vCBq1(xNjvCs%nZ1gSg_57^%|su|$*X%jAg7X6 z^`A2qaJ-&P;2>)6&1a-VJ-JiWwhmkFA6s7UsCp|0NT#bPkhH%B`(p|Xl@c#0uh?yy<1Geap~ z5FyHcmS}VSDkV2kiOrvMQ=0UnVI}@*AN-vGcwGV8W)%7C|G+jABvt%&X!7dGgWmuE zyFX!vT(97p{7-Z<%73PtF>T|&2>DM!a6@qYpXYy2aD@)-%@=G{DHP68JW^4YK zfot~MdH;t;+0B_4gL<8C=WRLFB>N%;@zy3UVxmzf6Gpl%(4p@rEyjs09wNXp(ltc|aM{IB){BCd>AM9LDGxY&!@HPEb zs8dYuaC_YGd>i!{E@8CbTwCA$<9mM|LNG>;Yf1h+TNoL1_d4chj{CoG%=3Q(BL7P& z^OscSFR9F5QklP`GXI~J%7AZRRsV`dMquFEU-}l;YJ^#~|`bR0S43%k0 zoezc=Su&1VdOPbC$NW6A{+WU&tdrs5YOkjnTYM<{J<oFgtz>&>3{-ps)We9Yzy0C*7v)alh;GH@3z?Faz!5WCtwtl z=odO}ZzK^SF~1l*20z&q(`CER$8rhjh@cO1-X<)(!Kn0Sb7F15*;od zr&`;lUrDZTG25&;j3Q88D0bR0`rssn)H3-WPxW6qd8qJg@%1=?B?e&EhzBMW<%|#E z@GdKGe0o(9<)F;^w^ct@e&7$I{PYkZPQcZ^!(+w`08>QrMd( z+gx{AYqdf(sqp_f{$A0k8dh^n9Vsp&0~vE{5N5u`dkV!5q$B_F;~Sf^2oqIn%FO*g z3hb2YwZpnfVEI?!P3A@p64TDre_K-WehU${#oX8~&1l-QeFo(V!juSjGP2`|UVYO% zKo(yEnUw!2VYbs7^g;R2)$UG|0uwTjNhTqa|EyZL!}>Hdww&hsErx#Hc?^1#!* zn5(&Z0F@CdCzYjCJpCwVyCD^|^V|139{%CPCY3L4UhbUggWk?%j>ey{PC}$YO^)z5 z;zr}wm=2Ut`sPUzxp)17;bOQx7A}!m^N-E*`*csxB$)Nh)}`8F)hD&zrV){Fgft+Y z?U8{whnBZtY$hn*5!(v3*@W5c#<~UZ*tl24+Lh9BpFg7rVGcHW)7qAkCYpLePQEzZ z?o>Z#ny|IA`|T(~;b)#U`v`~p)^kl@-@uInbSXoSO-j+;Cl#Xx+xhjWsJeOyJY47_n&VyX0%qviQ8$Fb=g_M#7zkG-2a8;jVcKy6CugU>C4 zHd>Dx?jFc2uzVmzM|M!hC;s0oik-01ivpClq68j_i{daO0XCH~0xa#k;xNma)mE<}&cp4GY z{48Fy5IxSS*fL}fU!X#l_FMV;Do6jd{daaMW$&Gik%A9|@wB9LP7Yw|@!Rl>bUrk? zU!}}aD@Q!Xo)%&}m_TvJ_aw6;Q(1e#KWJoT!qRFT7 zT9CtyBGz>?=;C_!#|?9j#^(+N@0X8k0cI-RO)g&*(Y;M9yQxdC8l!)po1GRK_(C`3 zWQ=tPuuuS)u1VibP68>-XaM;Fd~l9tpQg=A5e-$)XvHtW(OFbm5XYBHIPogt>{f6ec)5L* zk{~SH$N^S_6=pzbL&7oJb-=|4j}TUW9!VKu8g`Q$p4_q6`L6zuAfz6Wq>6wa65@;O z7sNq81w}|NYR!|4&7T~7qf_kjPT#bQXN zMPAAxKMJ+zV1cnV6hntFR%0`n{_fFozuEI0GS}|766)pRbk(fA-XoVY$S!3sM(^!t zdM{$X)!xymdK*e$ZWo2RdB*qpi4EnTF#h0mGTB_5_Y9;B_92c@|Eu7_EUwd zFs)w7Eb~wS&kr1aWRLv1DO|%%x2nFA*CJ{)a%^J8SJ^g8=os@>9L(*lV-Cf$jLqY% zhzGGUPmE;7SW9E1D>@?2YTU5hVbb3@{e3vV!^FH?P3+(rC7CLb2H#1AQC+XPP3K=8 z)|gY8*D+KPxi@XEJXJj-j6SF5e=U4>qFuHPaZ0vrj49?!{Osn={0U!+uCXx}TaEw2 zu~nI9%I18;wI|~`FI!#{(-~|1+oK)-J$XT7dbYzI;+>_S-(3VxmI>I4gak zK`yDIqvFEb1*@{&H4-t#{;^D~rXCW7Aum7)%yoKI;GJvP4leaG7dlZ^Fk?+GNtAq1 zs77a(R}Pm$lK2X)&AEF=xh9?cE37GWqa{AB6U~SXOJS0H(5(xb3~slHhvh!rk7tl% z!uk0w{fWc1p=4NMuC+<`tx8+FwTWIrRDDxKm<4)JXatezkVlE+erI!a8gSJB8UKF& zDXFRE4zDknAB3CN(S~P8VN0`$M&U>88rHd{22079#jOICqIv30#wS~ zD~ao6T-#em8qcZK=_ntMS;EI{N`3qWsA@m5sm59Hx?HrDPe_i7Ek35wc$yYNgvSS@ zo8@XhoMss`73!*;w`#k-My5e%M7|13;)1HrvH=TIWWw zCK@WC&Fs({WZ1~JE(`WsaC(J^HvO_~It@MMZ^OOh@=CpsmqxcR?v>xq;o(SQPoM*r_^_m< zrv+;dI&QQ%`})$GT?RiR*9Kg7&jm0tUPdk5cRorf>2t&SNtcwCnxJ?-f2Z2ViY*%5 z<2>PvO&wl9OUt}DVkH_|*kW(ypY^d^UpK1Fo!S(yIO@u%e=^h15Q|fQ*XYlyIoJ_6 z?orfi$<^izA*J*Cb`};&t5n6rSZ(It@4p{*@T!??)bKFTmwn)>s&HAd^-kM1%f5@% z^hd~zjC~MSjJ=O=T(T{+V)<_ntw#|Cz-}6kN0Tu$+AeXdz=$iK-r$BA{`b*mXQ?^U zj{PpK77DZU2IGyJg+g+?w-&4(XG42<)9uNEc}|K=o(wTxWb5ZSoDrJo4D~KPvwyow zs>5Q(s>fRBA#9$2*<_C4xDUDmze7m33r5)8Cwk=J3wCBWu9R}(f6{f(nGRHPU6>sL@p;`RUkvgH}$T) zUZ+bWW*~e>X773f@{ZI00yqy4&g1i30bx#IU7OBVu-#a%>>aBG52TWd*Oq)^V+Ayu zUnq`f{ID2tND#wYw`_VN=W;ymU*5NoRueL4P;aXizTA||=>OCbkRD%Z^gIb!$J*IL zwleraAQ?RO4U?AKr~7UP@?QVqG)K8U_nQ{TSdleZqn>HzYbxWj65DZ%&q-?Ghq}-+ z5-D?T&MC7imcEB2Tm21BHvil>D$pKN30O}@pPC{qPu@7s=F~r>CMNuuNu5|f&+gc= z=h;Y_dsjt`C!;6dje?E-e5R4pboD}a`t}{Pq++0VyX7wJ=XDwJ6rz;7uPr^wI+!ww&$og@BY(D=$`|)>?|G+g*;w zvVH{4>9fd)U36#a_1x8(Je0MBj(%y;xpZ}5GSE5fQDk)@NnaiA!@N{2f*5Z3K<(z! zb;|$QK=xVwh@xuGX4Z&~+ox*xvafqON*_}ziwu76d;&##e*z}oeKx_cpmXc)RUNH* z&k*kUJA5LB%-*Bp5~zv|cS{nz=DJD{e==0F{`ylamZSO=vBM+f5eDD)#--@c6=||E zCG1k2uUH~1r4quym4tQDCGv+y6TuGI!YI-~-MVUv<-F!>YD ziPLfmTQSWl37>epAarcP>F=g>zJ53`Krx6=`g%=S34ht9RJ6ro&vY7o+Ba28aDPXq zER)im)Xgqs*V4j|a)z9|+lZ#-u4oikSy9Ws*1uB}c&l)lXMR53oL!oYw7s?k|BwG3_BpE zy3}4FsuMevchL5plW(~Y!1FkU%W^Z^%sHt2bVzbEY}yd$(dzu)XK6}2xm^IplgWVM zl|^#Q^~NkdW9fs%qI&gqg#38%p^8xQAQI41HIFm&WDW4+&O2*;V5H5uqa#8#`B5D3 z6`^pz_q)q+1v{w{K`6o=gYC*>0T@F6_oxCNa^4F<>3ty)2mjRdo5XkUul-*|69j-C zeM9o=IS}H$DBwrozQ3jPe=mqZ0IdLi3d6_$mKRd-2_(&R=Jr>!6c?hj5P;wB>6VgH zK;4az^$CiQecYCZHmUpkQMKNVs;x|!M>2%@K3!l$i#y;XLhi@*Ob#?Lf~W%#Z`}Y| z=kD_;tTTmB2;`HT(U2;vCEd}fL1-Q4;+ zPu_N7m)Q|r&lm7L`=HZb27gPjp2bT~np5t8uL$N4{0>_s;?sB3T$7vG!F=An2HbO( z3uon=#wP+UZ@i{?dz|Ax;sd%#?wf-8!rtUwH8WfV~L8Zj$?2M5&{WSMOODTL$>+NMSVvd&+A;h zaz4(pUcuyHj>Ylf?2|XI&z1XvjwTjYrK|cIu{)e`4Hi^8Vu%?2W~@2O(H-3A>5<_o zb+>D`54dkU>2h&M?#!hLpX@S`YqGDHadrlKV`E62NsEp;9HG{f zQi)7k@6EWjhTIfxCyFyb9|U<;B@+oysTSBW53e$xxT#|^w1OY}bEe(XzDziAoSi`J z&@TzyO?>j!x#H7-NcvINj$V5u)+ja9=+L9pAW}z{tbwi{96Gi%W_PaM#3e>sDy?5< zz0S^xfyZr|AjJI|nlnb}tlG0NzUywQ{teDzW1>wz%}#+Cb=tn6A`gLaU^S60+1glg zZ>(ImB%t7QV!EUV?~u+44dR0%ki;XBZp%tXj0*j!rNq>Hrc1d|W^zWF=3plKo0S$$ zQGQJ9_p%!STJyc?=7=Q^zMW?`yN0pH6iV0~=E6f#wBl-z;{Jnv7}c)CikJ@wby`O- zs6ROhdNS-L9nxXjm?e-N0z8PCP($wo}B+wgE@^q~pJ0RJnQPOdqh;_z6U$cWF>w5Bd>%X0s^6YP}OFxo5t5uB0 zwGFENvjQ^gbnAm7pCyz&yQBj1=BEaB4fJo{drV}HTp z_W0S;2bvI1Of;_yr;8uwV|yK6OEt$gP13~qpzSB%2#?#aM&tPt&opGabL)wX*GltL z{;f+2B^&M3bFZbmRGE4~p;_mrcIo{eMfaMDWrONceL!39RE}hsa|Ccwkjj(37S0qI zSz=aA-$X~o>U2pnv|S=XKO$9#)iGEiXFF2mip6QgY^^J7slLi=xj%46M8BO8$W!=; zqSE$E>hIcunMmhosM-8c(-B2Lan(Rc5^**4nr8N$Vr7aVdC<@UIvse3?+^N9H0#~1 z=$U(IB$w0ZLI_$|i#LI@dEY&?LIYxm>rmMar*#h*zsM^>Zp5{tJ>8n2#M-+WNX4Uw zx|Tr1m*G}WQRoz|enqgx8VmGy*jgRPHfPq>U`(AQ=Qj-6g+t(iGdWo{IeEc1`1!BQ zSdj7{1$FMqTv=C_CVzGnAo`=#)SGeN@XXC7Ut#i z-MBsT?C9y3E zB)fVzd-H@NcyE6sNpu~c)a|sRU|h#PQp1;Sf2BZ@iH^;z+xPLn-^%!Op}7xmnRB8z z1YQiD8~}U*MOAbugw0#x+NYi|xE6A@8u6nutxKGaD+qJw&wK3pzj-~lPqw6S*{{{6 z#ss^4E&Mq9j>v%4bYrW3_|^0NLN=zd3IcM?E|Hq~Vw2YsfxIMhn#ZvcMEF_vQZrHy z-fl;q4pgv`UvrT(at>XLqzu>8#6FpiXKhL=WA2j{M=wl%8t4k2@q7Fl#+Pwe>-jal zA-PlO?PRUF%Sf+u2#+=Bu)|~VYf)oiuSe>M`+P$ZTr=_;WcO-9t=FOquBPZ%%ZtOC z8;T3>6Ln69toqLHP3Ul-T>XIWo&k8ceeiRcZ|^j0U1z+@jN>&U82jC6ZYh<(mmO#@ z_Tl;veNeksjhy#N!*A0@p(KgXaMZkSR%g7}`jV3n8I92YuKcs!=@m4C!@ZB4UElu;Fn)nj literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/ping w5500.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/ping w5500.png new file mode 100644 index 0000000000000000000000000000000000000000..e453995a602225817aa5c6d9b46a65417b6d11cd GIT binary patch literal 52638 zcmeFYWl&sA*Y}HSkOT|C3GNO9K@$QDZi71ncXtoL2_9^4cXvyG;O-vWodJe{m)!St zJ@517)cJg>PE}9s>8a`2-94+ zDzyipph#Sh`oRo@gh}5D=My&G%ECds0CFmgP)(EXJJU+hLEDW+}~ zOA)S|AR5on<7YT&sj&O23o-YU6c^zPowHASdwap;sGk}@VQdObhVZ3{NkPH>+r=&} zz4l}XxYUcSZaMf9^t?D^7;O|E%)PNn3Hy1P=bUekkJC`L5O}@LT>Lj-KJ~c^c_7bE zwtKo~3gHo0hr%W1={2tGGEg|Ai{(B4nKITn+ImL;R+R?GrzUa}C5UXS6;EN~Ec;_i z++6$17#mCZTTFHw?Lbz(cCcc>boQTm*%Wv7 z>l&WOx|a zxgptXp|kG><;A$(#)?uDnLk(xk&D(Ca6n7kv3rcuc?%iXS_VZAju6_w(S^19k z^2Wq}ZbXV-zMYYgf`;naN#923gW+)>SHiq-WD$Q5eqnD;0vn7NyZJ&u_6uKkMgO=y zu2Uf!j+EfMiqY4b0S@j;eHe^FIB;zq%4zeJtRRUGOiD3s!#%!<_RTqtfn$K@KUezRhIPmD$P9pT-aL~#;bNOvlo zX_e~pRpiYge!m3VBfbKA!CT*}h5kEQrc(2pC_$x|E}<67gHI@s|crStT8|I zOVx;Dh9Cg|6!v@j#@K%Q5x{@|%&`WP)8ST=pPue3bfn48vK{%(+?R|l38oWtZdv#H z^18SDd6^b^ODG<~j(pjt>C;&iz5<5o+^z3XaFAF(%Q`oed=zHy;l*10blcfZ-RwWF z39d+&1Q|l#vHm#{);uv1Z^jW{5IVV~-dH^%Px33J8`Zc1GK#vBl$ihNn}21i(>Nti zV{(G8Tu1GcEExrnaX(^Qh`l+$Y@gl#j6U7a{*HS$ZnIU^Y-lQoZ%s>Y40GC*@<4voiKlPDk_O@j;lK%BL78cA z`NoHaVjeqsLMN?mQn?Z&v%al-J(-D_8wS3?laFB!4CI5#^H*=IM7z-YaoLdrf**tt z)*NFqkslQ`NugfKru~9?Kdh z)jSY{`J|8VnwhLJjaguJ7YPI(IR3yR{L74izd&3qhqK4m>wCTEW-c-^y*!M#(Qg)m zr&GW2vt)0rgPD5lLEI#eFCW6xAQ*WOw2&90qIMO`$Ee56Rn5nT(YEK6_)%Q3>LW_Q zh%=MLtY4Ezm7bg|kF~+%Dk8>u?nFt!u|v)D&3r?2B|rPk_H62NkKLd60t~ zv}xZlZ*p;vd7^2}nE(-(!$sKqk3Tn@Wcx%Cq5b%F#VH-i*+ z(6MrTK6P8^h6S^wPubd_d~^ixnA}6#Uu1uhLGT9wBGy)<%iT;&(XqlvPLtwG%)B7= zRJ6r^K8|Z0f_#`zj!DMRb?6mOi|eFM?sAM9loEzlfYxpGMrq4TWQMpuNM8%plD2dE|11LjS4d@={0XPW_ioh#_06k zYqJ1a#}rlpnE>ii)pt;xCC$mrg(?eceSC-2kB!Fv8eK3eKv_|46Gf$}YI4e$QMb<~ zZ;W_G&T+kI?9O!%h=h=;F$K^8h03=o(6%a4gaxn5R132!-dq(uDCCRXHDelzFGIrqp8l;RkQ%2M*vA8G5eRHk1~54nbOWQ zA3%(6l8sMe87o`UD(u+>u5Zy_ybvlnGeF>iUn}C#n6qAq=W4{sw0n?)=*U~2pp_aA zm&3ko?jB7T_n66**1`L@z8Zv#++SP0?c`Xqs*RxAIl*4c`6KC1%C-oiOzOnuw37}q z-=m_vEi%2^s~8BZx&W6`A)#lkg0}pw%x}x1ILl1~3OUo7*WUaSzpVHp^1^SrRHa5! z?_?a9+05Kl27HCO>wKKp6%=f)!(7>aNeMuHK)5hE>OTPOnyFutuvdX#@4Gn1VP6p> z$hTOOq2*Bles+O^pV3l=$7mfA#*Ii$@czah^$X#sBIIl(kOX{Ds!*H9Fdt? zt_lK*Rd5TBIP~>0>d0fTx}&9@$`x#Pu&oeh-ZH3fy4)-VIs-mZo^_gZiLdv?95%Nt z(U0;Zlvd!1Rng@&?y`9Rn9luuR*NrC`oHX%y9zQ7)X?E?lHUY5dEtd-^Mm)ZuQ__s zkPT>cb3EuCA7KjNKQ|J-(4MP6Mx3{P?P|A_s8(1psz{t(==~hqnbkxUUvQl#by+ws35yZre zhbbSi@8j?{6tMXM(W2_(Mop?}b|DQg3Dlp>654(EE(a{R(VAFo(0D-_U;o$J;WqX~ z#Md$Ft~}?VRA6XHaJdzT5&>hna+_@HgHSU$#E7w!eYci9dlh2^L^27bCJV^N-4zUgX60p?o*Ug z5z@%nvP!j?f10=jXS!AMLj}gYz zU?QwUkjc(HiB&~H+o!9&M7y)I1HSDve>OF!YLu4G)4ku#Rr8Z&lwagkQxN4bowcfy zhq$+2;odSnX5ZlJBqvF$>ntvjO_mDg}qRa;{hS5$!U|>Wv`Hdify|`#qR>^~JS_gs2R&jP0y~W7IdQvrN*FfhQSQSUI zLMh)Wub{GIeJ@yU9s(MYv>sWb0l7H6T-kk}QV;i=%z4KXYYFaDYGv8YC@_PneV-m7 z>;9s1U7q4?2Q!TJundfbR08J*@YN=-o`}yrg>iuDZ++gByQ>#VTSlONR_tJ!G?h?2 z>Y&8vqb`|^p<88c^{z?T`IUOKxBIcR(W#4fc-3&%HKfXqR$VFPY9gMF$K!Fv{$;5g6HhCj zdqrr}Ef!snqDq{|;gdQz>8tdXXp5sNTh)LstpGqC`zD)>_2v8^TT;%Fjc} zPnunOVQ#3)at0FjK?sva!jra%dm4%aU z#xP>Y^9DH7j3!P4oHz^YUkf7{RcY03f1(`=msT0!jY#M#QN$JS^t8gaNV{PyzNsU+ zYEkK4vbuOi0}vR)OEe%CsUAL&bGWuK_kDoj<*^)m2~w3r5HSOcQE1WunMT zrME#c5N+Y-K5i^uKja&&*^QQ1WF=ANd1qG-h3wdN7Th8tqEA(=>)8QhH$?tFuMT%p zJ4uhCh!bXYeVAi<)}$(YS1bo7yN0K`FIM|&xx+ckAAgUPAb(P@Y6nPtoY{xF zp1KUfW#Kqs5(zn0>v^jp3?Z4xDsdNj#EpsuRryHpn%LJKpS5Uv7Jf|(~lS8QM&jh3BBvw`>HLlo6xr}NWicX4m9EXaWgU?+)5W1EiW zy#9I6NNcN2W^^7XM=P~5i)6IESV}uE?(acG^ZAO_fL>d(Tkx!7f!K&z&O%VV_weF^ zs6#;E`j(irzNuJENtD5CMzHSHN=9#%wUU7lzZ8Gt8{)}BqRHW`X78)R%iV# z7q53?uhbL|{1$#S1yDMd0)5kKj5XAAJnS{lXKi56rRioiEu)Zo%gFKBQTvd*ZQ~z$ z$e)tebdWMxcGJ%#D#|`HfQ4^8`FQfN=5Y;Eig__|;*=jLtawjJ&>TAWMg~gDI9Qp| z?i<$qvPYY73CEAD(~lPpvmJ2Ph@u_6xibqqyH5R{w6=mR3py|yJoTN>(SEdZEujeUCQF;&#pay$$8tt&ib?on z@}y1uBN?KFxaz|k#cL!Z#l;pufDguCk;__OSc`GeJ0O}unl_iSNY@Qx%D`tfmY?E< z;u631($@rhLsDK4XAv}2(Lqa)Bta(@9_?30oA-J6M>N7pk*=RHQ}x8FS2gHlWhe=dFh*kLkD7F>;JOsULb&E)nm5&>8XqQGR|Pp*22t9e8qlH+^~0P!HY>|Z zT*~i)3n3+Z-Qf^7MTRXziib!8-9#LW0FmtLan0aSA;(vwa10OuwLbfK1k@rB#lewLwmyVok7qrh;BeQghuG($; z*yYiWce95}R{QyW*d!Ten%?^Q`ZhVY38B{k$2l=Xn48G3^Id0Jj`tgM$klQmkThYh zhqrVMTrMV#v%rmi;)-|$nf4WhD&tlm_0VnH@B<9q#-VKe=iuZSw^`;O9(BZ_+Aqb_de`w^Q?A-%BS1CTYh8lvBT>}wCP3X)9LCL zfG{%)<;fA7tFIzIYg6j|VacD*fH7-$?#iyn9lwM!FQVOPgn)=;?D^!Lj`h;GZV0(c0Js?p8K)6Y5jZAZhZ~!3}b5 zyf;X*<2UrxBXxpS?^449srhVbA}>jAjXF)%4?i%58v0bs-QQKpEA1MxI`s#!Fz0Y* zIZNAC{qV<+Us6Ha}=z+S2L z+}$a~f0M?H*85e4AR*xj9rqKQIa`VOlB5#TyZRYMtw4!;~FQv1JTrJsHGY4w_>PpjC z8uyS5>UrV4SM0gw2r=SRxpej4HkUe`$|L75JFEC1kKdNelY2c^3plgN((v@@D{(z4 zXV%4VcAD$fgqS7UWu^@)Bmi9G;^;>=<%u2tU|vBB^2O#kFd8+M)`u{?)U#u^SI9-` zh00JSj!>t!cJp-=SN9f8dp8&9Ln22>w(?i-Cbd^;8tDtfdLr#C4U?7!UvsA)1&baR z98(V??4yrLy>k<(mCENVc6~(3S>!D?a?}n#AjW7?wac|n?0nqd_9BzN3%~%$fLAzQ z+)=n1Fh)o=+*8lkXk*@thB>b0>&Sq8d#VMpvAXBsxg#dFZnC1W%hzPmHfXujWMJ>D z9r*XwO(ox9xtgDe8uobwX>X_dx}u65~f@GbbE z0a%Lluvc7(PWm%R37}6Dsx4b2-l1c2DoVkA?NN~UmN&V5sVY!tD}(N54#>@^SnqqD zgvaWDn%G3QPsbO@@_zVceLH995LHtwL56;K|Gb9VEdwOHe!Wa}e)gDOl5pIJe%HG* z2cH*hA`-CxmLtZ?JiR!jS$zwl7c6^UK71w;5yM|>=HmQVn26MT%K8w7^9KVs=ux*; zEdY3OV~8-|$=m6Oz=@@9rjxj653?4))|wqJwoM5g)_W_h(*1%$zTWna>f`#Mmn3Ge zh_U&RjsOD1?skp(=Pk(`H~t8Q*KpTA>IL`0$C(&_e+wC$cdd2F+j)0u_pmv){Dsr6 zJeN-LB=6xL>+dV1&lfI=rRr>*fFV~y!2D2@RX>en8$vkB^23AyRPyP0J=sM@rW~eU zX4IG))FCdT^DGORotLP;8kd?Xe<7A{)L-&A%wIZyrJ?O|a$|)u52S9^onb{pUz$$* zCs!N!f6h$D8{LBV!LdtZW6y?Pl5l9R+wkbmsR&1|TM)<=V@#C3xnPkYV()YoAusE| zgQvfe`ZozMs0*IXMntO|70x$*iJWNM;(Kx93_9vg)s_vHh^?TuOmF2S0QXZ2VnT}n zUv4qIQThgQFBWMHru1S-g~?e3*Jxr;@J}tWxi_c&qoIeutxQ!1F{SbVne?Oj{zW!{ z$~%5jEvqySwt}}eiN?+7@o0R|Uxmv}F~1OTj~7VL)Sn^O*|cNMntML;fd^|tMf0*G z!ikjnI4b(!mTHEf`OoglYm%McI-*SA`hJ~+PabH>aPF!O2|ZNIcEgW3WgHw?v}#gR zL?ww2>Sl9M@!t3ZEr97dydD`((ZkuIn!Zt@bp^jj9=_$2;9*2}2#mRgaXN=s zm)vV$dv1&E8TIk$hqo&H{ZBpC$tp{kFzz5k;+0oPZ;aPI?%J|I5(1gi59gzP&q&wC zV@Gvh#A+FywVkrHp;qNW2%E*90XJD1b_zJZ%`|ZRm`OC8G|xM`it_wg1LS)m0oX&u zbG0lqXTqgPg*+~8b;nF}edc1N+j@-~G(8y{C|XOJ7H>C3mPIW;>OLave>7TO4ueWv zVn7)A?>v+wat(HC$ljkgFUsBS%Aw?oC}9eZlCT=4}^ZJ4FEVffJ`LD=2r(O^H*xKN7{^n-W~{d7~m^%5e)+ zyrHM>siUkO8&CSa(yFKWwiWOH#oYW~2{-$?zB@YSW0k=dV* z1>p}QXC2bGAuz+EaMX}jgF6T9P7*~z?H3=<#f|uyCJ@EHv%cG{A4SHLV87&%Y)>xm#1o!_@V&jnn6kEJ*Zl5u5{b5W@)>>LRDtXymew9Ay%tTA_P2_9uzO0Et`eMXos~iqnL#i{7IrSxT=}>Q6d~$}CXR^Wg z^^9tIE_0?Zgsp!SpF4^KZlz=*Mnp3QJ}9lZ+;NH*YP7>0Fs?VX_LFYxFn z)jiqLOZnc(;SNm;QRVy~O*=3=xNK#n1k}KXf}FKSnO(hRwd|{uzV|}ij!>~!&=~NA zz^_cyH5Fgr`yb@PhBvVqSP?$h#m{$#-Z;M>R7;xv@^?(CFUQX<`6q}<*@CRJN=uMp zaG%G7L5Z`G^b-5B2e!;o3i5}3A=a{v;^VXDkxUkUJL%vjlk)2cHv@T%y+EQbqd&gX z)7`y>0P=sFrEmOsTK{}_V+!+e=~57eaCEE_eAs()8$-w}u4=u`suVb1Yyr)IJb+T}ZQ(I%*$fUpIe{q;c?}pmLFeg{2$|}M9Ab_*##Gy=%u{x~ ziKHE4V7%x~SE^yBXoAvmY!U3&&YC^covyY0ryweCZ9>zE?P@2`HAv0_r(_f%)CJ^5 zIie#fgtOVsF(fZu@+R2LU=;beOH#Dy9c`KyDH4EyY@>*B**UfdJ8PUIQ*`!V*>$4? z+VE*BpoJj+`eo^fE+mt((9mDE%t z*41)>ejO$A(kF6($+B4nHalvoleSPlcF`h1Ws1rUelkIS>&j#I@3*oq8q7_~b61UJ z8qE=*8~a0u!NEtu#7`FPl)pdO9t!cn6)C+3=2M!+5|+nU%=lw|sEEO25oE=eixDu_ z8dQF><}SJt^b5g-nPQ)gi6t-TH{s5}N%V{dG%qo9?E4ZCqOLB40Hkeqs8%?+v=p}R zncXvppy85XA{yV<|D(ONt2F_V5$rf5{=Ml>D^j%7X&>@awttf-VL|^piBh5}{j_4ljS*fX&gh+l4?%g4)X|KwG|M&je^a3Aw9XTj^LLj+}NBG{D_ z@o%>`+4+hgYc*$>yo6lJ<$poHc8SxuLAe$>BPiv6T1#*+pIQm}G9oNgQ5RIa8j|P@ zth?_~iFs(gGfS3$3NQF zkh^jQKqPf?#MsL7(vK0mUc28K0jgmW&XzKSG0Lv-O7wCd@5HiK?lJfc$ScU3Fq zo!+WWvFspJ{^s#no|OId^mKNwZ*iGY|D&7z78@3y7y4{vr&SDLo@lWX{~$eBbH-~N zYEQ2Z9P5J#zd2?vP;00XFY8;c=N)Vds<(aZtRdS_E~<<#`ag$3Uiu-@peQY5wM+ebD5&Vv&uIw~PJftx_&)t^$87LILPs?si=c8b zx}w@@6W$M$MR^oU(nO0YDmwdR=C(QOUn5D=1Y+X{C*YA48B1@e>}Y&n2zS&Nrv282 zPF)(mMG}j*(T^gLlyO9y^s~O57P&SXza;~-y}LG#|4-+7iWJ5UD%`!kG>3&U(mH;- z(d(-nj<$h`^^_9is9xJjntf*zj3!C{bM^fJCUT>9YBQ$c3^zTS(eL{>N~`w-ll8x7 z^}$8{SLN(;N5S%js3}r23F@u+u5@N!c=AM2umEA*7y2j%fnP^#YOvt7k5H@Be0J%v zmDW7!M?dXbVb-zIUJ5d05%xH{EBsj_dX^CwW5ER^*Fl^ID1-i;N1X*dtll=qkKBy; zn4sIL?(4~J{?Pi~n9(1ot#y_}Y(7#cOO;;SZf?9cuut#DqfF_N>J3=1JM*?S-}O6w za4R3D-nq&5me0#0>~V=&oE!k|^kr zkW=JN2w%>X*`Y^?L@N5TB5YOCvdZDJ-e6TiZf?#kD->G9!6^;g%aL#0^HSsly8CMgkWlE*4Yed9QK zN9NL3y6X6U(~^J7?|@WbOka7IX{JM08txK+S@VN?)%XCs{4U;Q^p5|3)Xx3Wc(Yy0 z*O1FG73o|@C$(JN8gW)d+3z^h-`z>l5A|oO_I|o~Y1EGM8zaW5xEzWM68!V8i+}sf zMQbkKo#u?%_p;y=UT?&{GJi~H^lBF;QL-QDY_AaBl(RVBhiTE^H+OYa`#t0?)|&sI z_X8CPES#uBY#z&Y{YMe|k|UJhqGkpZ6-B;H*DX19TGjS*J*3s)ltEx786TgqPO{_) zP`7~B@t$eY&>?Pd+X1Sbx!iSvy|9=FNv_91E_?%f%c*n;fi!RbJ8;~P#7`&21UP><&Zt1ozLtu*}u;ijxG=V_+ zEb6Eo@=h(6)3vH<=Emj0irr8D6wOP4R1&rKSy>!r@<7I^u%DWZ7pg1}@p|1vHTx3< zCcJIC=b^GCU-nD*Cn(fb2tWI$kMiGJWZ`9RlO73j0p<8^oL*_QlsT4Kg6zCNoa5H5 z?cU!K?89``|?5wqdILA!Yqr1z*T9=l)z=EgHvVVuN=K~ z)EbehQFwXTJ>$`To&^BLm;FD6F76g%B2{Em*I3q?cBxXZ@sX9k=(@ZAd?``6Qi*l4LcF_|%G zKWDhOsy~(AKR$vY!W%6{!j`=7=x6H#2{Nq<_N&+8wyq~S+-ELY3Us7$k#+^Do)8X7 z3`!QsRdaGGq>M&Nb9t51d330~T2~V{VkzjQ3j9?|sLc42 z!tNK4Br&k;D5rpQ=V0NzDKcbXPa+aECDxs6f zF@$X+lRgRw7XhE`4Xz9D^W}9!?(|h!9J2r^?O#-TA1=Hh#ks;Q;s-Nmiotm+}ZvDIoV|mU9W;L!eY%fW8X~7f|c5S=yQm6_!fdJ z<$`ZZUFn#V4DIY<4ye8&1oajT3=D9{C7O z1^=Txp*$AM=@a|sAAHHihc5uJb>~jOX9vBRxt{Xbn)@(YF&N2<5C>y?63w-U&927o zc<;kg@RGi`Ycn?5>fCaJXqhT6Ifvcj!}TA&rRFz(;5GJXyh}axU*-lX!6l1Lw0=B! zb>j6R7*g9Yj)|B>X|Vfn`Qb&$ppJXxrl#avKZ%JSaCZjO?soJKf~Y^o1#ja;V-QX`xJ8Hjr&kn445zIvU*Crd=2u;LSyJ7#B-2G_kJEL1k`T!^t9DUM5EIfp3CW_aP|ojLqL>1P(8zS_Weu6GJ#=h=aCH(R8P5KDBYCYvp5*l1N1V%cHN z;+SSbkePplw&ksQ)Ic7~Vb$uz@->vJG5+UJ;lpXp!)aKGT3BpjJYG(-`#Zi4{VF`? z1>CVqAL&bg$q$34nOz)w;}d`Mz4gK!Tq7YCMnE~o%ulTG!Z*)D64nlOpOUqN(71_H z_=Ota2@78yu?R21#ei1qwW#=@!S2`M1AA&!>a#b!p}cjeKl=)-XYV(|y{B_gFy+@G z+d-%A)czw`z#FxS)gx86ZC%CfV`r0DLY*M5I4|vLLW1{GWNcOkCxCPeGheAg6OFB4 zM!Wi#g=hy2t3AeH;@v(KLC$bTQUe}LOu;LO`6}~Iw zQK+?ba1FR6Ha=+GeQe!F(e0-QMVJ6E##fIQglbjZucbq|LE+yA9Vz6v;uDn?<%{Z$ zGX8DX6A+5Sn=LBhlT~)3B?`~NrN9A?6r+@KnH-{0=i;#;|fOlYZO~-s0*UnFrn=}pP^Md_UHwIaFs17ya`UuCxvzqA2sg>YLLOxzr=-~S@bKS-gWY0*!+E$C64 zKxmve!X+H_FcAFio{b|98i=GCec1TCZqOWW(ofCzTy`cn-nM^g)!$lkk2k@P>Pl0A zP(Gj;S)5rOZPeSynqOf#Mm#n0cl3VF>=p{Gju0U~ztYhe6W!IafOTgFZI{*T^%X+B zYBt(1@HEQ&k-Skq_)4r-R%;V-p*#GZ+*(G|oWsPOEX-7&#@A0~7krQ|KSR;xXPj-AWL--d5lFeMhdYVRWmK1Zd*nS_&p21L6}I z^)6+Ux6mp{i%DaKoZVR6a&}GT!?zT5HyTmlk#x2G%(tdfLBDz|&!7i6bPv9!NzJj_(1rY@n#mY^C9 zi!xv<-n?(23ifMik@b4Ry}J7y;GT}2L+?fcuD)J>mISHF#M-LxUGpIlrUrO@a%{-t z`*0bp|9`X(#|}^hJ1ZZjg3nK4<92#27j3{(s3M>@R6V zHa{$t+&uhuZ<+pt;prT3J7T#qu+GqPd1mksIluEU=t8jI`#?ilaQMS&$X5rdr3OH? zhR>wMIbjKomH>s1jwmf`<>|Z4ldU-R>&77aOj3}`(nnr=rLt^-(#gXFUj_j*5m-m$ zJA61_F+hPmMGLlX*`88hOgr|XGwssdrZ=g=SP7D?+e4-yB4#7Y{LGGl^KB$Q>$NsN4YDuncV0UG}cvuV_<{R)28%u zuqkDu>+x_#)@PwEGJE|+EpdG7E5a10iQcF0yYI)F{(cs{)y#ReNeZo5re|OnQ5cEz zYfo7>z|Mtp=r}2S=E`DV&f2}pHbKuodo!zR7&XGH^Rp<&lae#ZxX8iYZTzPzduOL_ z)p`h#fqy<_;h0Kr&_mBlo<|8Y?zS1u1Oz|%H&wOG+z7AMuQ2UiD0Xn~2#iZ)RQ*`M z8TQF|5je#B5)cf#er>~`LtbFkig3`&zuBy8j*|zs-FGAg^nrIpKX5~;-;avQ{FPU2YAQ-X7bSN9!=7y z(@h#0-t^Mxi&1`OFl|t<;?b7#fM`VXJG68W?0AWe@y*kU4;9#>RXk~Z$vTUOiPLi`@~?GEmd_#@X94Xtb#Zp91fgJc~Q}i@%K&4FE&7|IVj$$ zx)*fd;|M%>l(^q7Mh={x)(t;wpAb>4$j*PL)e%?5ghOpU{Dh>8pLs8kwj6RbYYt9a z{bT*rTl?kwSx*V7gtpj=B;gl*38*m6whfW|>H=-JAfq5ZnL-&V$9`=-ulKI3ppTsp zA#yY6AwB#sS6A5O!c=~BY8KK^Q!Nf z@jpXE?*2jzcus511oU5D)Hi!&>G>B>oidb=BHDb#O6Z^?OyO`E{jb-Yk$2ODNpChX zfX}gSTGKTI9YhY-*i01{9+wMWtcMWfv_V4F$4RpMe!0GtxSs z41!Sc9MY^740gPPgh2F1Qy zl|NtdHjdR{oJC5auiQ~-&$XT}KMuT+beCNtdI_I0wW{O^6=PjBrO}HT=FKSE=eXV0 zfm+kD(w`IWn=t@KJqlj)+YtuMkh zJJbt*s5nqU_p6i7wFy$I|DJIhEfVkCr9;k}HnmTW)8o{yrg?`a%4a$QT0pYKYj+P> zwOS{tAu^u}G1C~%e)@^izqdt{nf@`$XVGa^PrdT|u)Y*XT&i;PrD;VyXeGWwe~CdO zn`>V6;)$f0HgAJ`2qNh!tB-p0$|r_9*3GixtEBk+os2#nBiZDZO4IA+EELjh-q|OS zFtPGm_h!LW{bRSnM%P;AarU9dWnRE1P4@4Jq^~xT=NyVF_`K;~Xo#|jclt8h6+9$C z_T-_P-IV4JB>*oB*M@Li9a(CCl$Du7c_WPxsC&-z@SD!BuG^*@Err(O%xmcM*RcXr zbK~8sl5}N3OU-1md-nDpV@cHH6`)THAb0@B)&q4}1c5&3r*VJ&z0?Lh>QbFr&jTl> zEwQrM%4XUs{&T?6ho!!oca_r#gNA#nee=-AIm8uN<>p!;H718j>DkYU%pauh&WE>i z^gR5O_tsBe;x$2Zbtjis=n+1LhqtFjMvo`Tq--*-j`U%1daQ5grG8y%iAD74sXN36 zIp(X@JQS(!Ab)jEhSJ-9!>siFU1SZN5kXsIt|6P#{gxh+kyLog3+wQ%S<^!43M*44 zWIP!iq)^#5a4+(zxY~C1pr(3*QJ*{>&uRKL&k-`fOsrumIo!7ruoZ> zKNhn1(^vG)C#Ut2WxMt?hmXt2FY7y2iMD9!-~xS@CVLH;tL4?+@8TqdNkHPUl~G2< zQTKMZA_gs*Y{gV!s|X&U9la&N5Krna3}q%P`??7_mN>;T0lh0iASCmny}{db+=ZI| z!`)k`#nonAy9q7{79>GK65QP(K(NByA-KD{hhV|o-JQbS3GVJr;qLs4xBKhe`}UCJBrR^1GiT6Cw~nTC?eKn}q2luq_d@Cw zr|P_~{h`~2kA8|)N#3sT1Oa}@_j&$}R8z?5Ca07v;m<*fB?lL=Ia(hON{wDUtyClV z`F@*8_0HfYu*AVy*MLearg_Ruf7`Lzo5N_BX>~156s!9Fmhd77FBwMPHpVXOJg(#S z;rsjpzlvTX5U(>B3l^e=FDw$n(ux0I17=ZIQar6p9 zaiztN$7>zHXAfiEu=#rA@DLJbur}1dvoX?E+E3i6bf#!K_ozIqiX?R#L;=5{O7>9; zHqP?{HNI*`AB)pz<@O@qewh@=F=Rj1I5egdc-GO4N*ZC?J{bYtytmNhc=;T&#iF(VvMECUK#`Xxtr$cd=x>YvQ%q~##w$Gh2mPc@4kK9^Y-aShHWBK9oq>EtV z6I~%sLSdhxf>|N<##6~^p(uO!M9J(vLV0vGA}`?-*h3#0;XW|M5#OeeKZyJ`g07w9 z0BucQL7jRd#r`=rQqcdYOMYM+>5psgaBN!4f}Ck8Y|$&kT$1X-|@e_f#Jqo3N#MBEe`8;vcASDm~ut$7?V& z&W-uR&FH@DUivP(HQP>g@jW7uX(*C+40a^m+wl}pj#onNH72gtT`gKg^xtTN@?TJA zbdP3ZLPF-~l08up!F1^Jw;N3~p8Vf}=Iz?DmWWtKlSeo_Zu~Y(TaEn#Ms(Bo<9tB# zMf`Eaa;g{)^qiaM*D)>yBK&f|!JGrRYD|#s)*bwz!6zvT>HZ9j(^N`3$Y!l6l$AG3 zL~9VJ6+caRVuRa#ArNMfh6AB@_~Gs;wyP}%Tr;HqiQ`;TcdwP&t4)zh6hh?R`~mMe ziT}Pj^Qmd;!?@kKKn#QTpsJpuL_=ZtD2DiAV>gHwV6N$TYK)BPx_ULX2%rA2mL~-+ zBB>`IL-q6SbnSJ;4qmWcemkpTKel=?K(7>VoO8s~z6#c&vO%YLA8hviUt4^ysXUqg zwZ>Pe=cECDeqG}WttCjz{dkOTs=l%x$xt5M0~Ywp7l?3QPH7m9-M$ z(kjoZu&9;1Ig-r`agehfR`Sf4!G5`739YyD?&D{0{&RmOa)e3%=EI!wpOtTIe=0_m zsdk&OnU!89ea;tnIc|DBc1ArqnjD{SqP_RtHT@^T=wk9RsYhy@E*(tcrpmYIA6m|y z&Sb~XS)c?n2xlW&^^%+FCANj8^HLFuU)^3j|H;}lsKZz?;SEV&JJjho-f{o}>2&(BC({kh=P+dTq=47!)Z1sdX zx983pXB(f5cZj>aYlu$H=P3D!rC^p}YBG&9Yb9%og04<$ zEP(o@%+$T*vU?N@2dye) zr7z#yuKIgO3~%rA`}me~r_*&KOmm2cfOtNz#Li6$F$*N!hNzd|J#d7hv)P`A#(MVe)t0r5%opOKeq{6X2v&(8-vs@J*O-Yq zEZlJcmN19N1JoQG3J=HsOF9-fs0DaJE@*8w3S$6T0p{~_6UI!~%^UVPNERlgsQXUslk{!Poh6^<{S>`Ig!|}zK5EquKmmlzagYTMBfM+>dPs^Ofw&f zrMPb-HgSOjYN8=!_SF6!PGhmw&_B%__wbw)@Kr3GE`voF{oT4@?GMoxC7fsf45*DqWr8)qRqOI7I zFT;(E$wrs)ybE9T7gKD1Z7^??E5$}mrW>oEqSqbx@ zLrcA4Vf3Xq?nYSkPBMIEsLoq$Y2OJ`QBXk~0QKfAA0Lks)~1NF`Gh3_lqbK8L^ z9gvQgayT`N!IXgegTToP40J_hIJ6~+J@~Y=d2c>TFC}BMs2HDXZGmlPGdgR;k6M$A zmD~=4$4w`Xevy0Hh)wW%UmFJ~Kedn`oVtNJO7Bx@7N8*d1q=C@@{k)xbOCqeUq_R( zRE3fbvO_3GErpwe4BSs_i#bnGF5+BGZ zZasD%hi~-R4liteXK&5TD(bOV63`;t_GzE-R#OZ$52H?mzyC^am#Gl{v%NDAcZ`Vl zYHG;n38sLW@<@bapL^lbwKO(mAC#VO6KIP1?t^gG{jy}-Xva{Y135>sRykY1@=Kh% z9@Q6=8`Tv)w?WG;F+TW9XON+bG$`wdZvD}&>?k=x(Eq4Xcff~Z$x0pyxnpKAYLj<9 zOaPa-mv{c4*D3zDFZP1E0%ZY_t?(vln!ApN{_(t7^m@QRACzGXKSG3R!zqbLy3Yx? zVnMj2e&R2b$xVn_1oxs5_Il_7jy=zV6E6e2$vp|8SXq3Yhso)O8gF2w>@UQ$5-+ty zuqPNjeWv^Rxf{R1Dcee@{5||~&@^&E+t`#;X=(lp!;EA|AXfYa!Z7p2l*~*op~3>$ z#4O3~7xRVjBm}&=gq##@x%BiWJ>B%V$Mh-9Z!!x4_q0>H=j%Yh@tDF|uVsbA^qc~Z zq4gK3Eqqsv@JvPgp2P1`6NLTS#h3jHamE*kRdWy^%ngDZS;*Nx!qknP$+PLb_1iBG zF5$+LV&QnGdX8k^<0HDXb`pyRaAyvVl3fi~A)hH7z!XIdET=2XysN#SN7*NZa+MQf z`xlDw{&I$L5058Zj_O0^poRQ)s7}wbqiNRG>psQ`>B-AgB!7`sxy-nc}Ww2LD01QltzPBxpH;*T^Q;6ejeD` z_sEHJx6=fqnoNg zG1?Y3NZiSKCP5tb_QrWSPZiOGG@FWAv^uy&KwWVnwf>kX*7i5r*)mHPX~KaNU-AsSjVcmMFceg-Z&*~)K5ch#mt=`m&3 zGv3I)r$}uHpl(jXeV+<<_vK!rvv=Mk)+EQ@$?g3^Qso2&9?Mt@3P)|Qnj745*~Ds% zZ6{co`+npFHiSR2s0Bq)i|7Lt`_N6oujSekC-@TrrV!qrRV z{$%JHBdJZ^XJN!Rua^n!W?CYQ&{>Kw?y_loiK!D(W`E@IvSFW=jSykKI#G}Q&bzh6 zdkR1n4cEW0dQ}#%+#y>PS(AiCncix!r7~ek>4$_^rumc_oA+DTH8vI7*|i8z~HG=81Sbb-vjuu3g^|r;YDc~MzVoPYT8;@#};{ov9|+zQ&*K+LjnO0*xAF+IOCr4@@`%^y-)X^)*kp&u8kS4sq=|6V zYBfDrBp=>SAl*D_^2$tIu-yBc1tu*zUyJe8#eYlkN{$8&77Uelm}KYfpFj9=%m+$8 zS=Fv}lZm+WjT7HDc`WCao$TjrD=~z79i&q9xnOU&4|jX2>}+aGH(7t{9p|XY2QqGx z>g7F)tux$NVqSss)7Ofe)_0)eks1>fdgs&C!+byIV^f6x-J*~e#o8xOgW8tmDacKBG(4Ip)bHjmwxka`7#+y1# z8y~I9|78E_;D91^?5O$C4|G~&DVa9pCn(fQ~fN*!HLmSxRJ+eHdmD6@-{j-eB`Nzatq zy^HUsi4eZ>(<%%@kkC$ZMq2PoikmdcS@MFhl~G=I4lMqD*B)Qskf_EzAD zyZKi8LJF5jA$pcb}q$+BAWS>To*uf0cShdlxeS}TF(CE zQNjVYM3G#C6q{U!Cub-H$fqwwK~<1C7I~zHJA(FR`>ZG*dV5v!Et*0N8Z_9-vx92i z3yGx`d@pEol?&x%7=U9ix4$VaUH#LlPxEvlb)a zXmK`l@J4LTRV>)cso z1s2-X6;aTud*q(;)&sO^`&#Jsyh+2xGi|!F0n=@5_Qpr?Zktt6u$*qVQFbMk^cC() zHK3xG%Td`)5=sK9t4)+tT1-rm^j!4xBeZ)Ty( zU6~h2^MAZ4FHu!1m_BksMeQcY*jove{zbHREQbgT_K_5p8(Xr;^^s-gNw8M8+sEZ= zM?HoMIMVfZ?o-FY&%ss#NGw)DT`DO|I(e*}v|tezO6*t+Hau9P@`G@WfP0;KE^+|7 z7Ei<(N8YG@-Wp*~cr@f{QRVDf(j@?5FKwZPUI(XDJ}CW7(h^|I0$yBTDjG(^jn@0g zCq%+LG;KIqRx(5tCW`n8p7fhx2Qq7483tsH@$`A*81-MlFz9)aK(PO8QM><9Y%iAy z@B4EWHj0m_q;8A;hrwsQB;yIUmBiV#oun$sYb{?7l^%ec7kf1+b(0$06_F=BFHzgx z68`ztU|jKWk!^r-zM|q^nOHTprtLC}t+>Oh3E>8)*oL&=o7HxjPp~&Kt#n1|=bS1= zYj!CvHR2E!YNWGLGf{ojP~jbZIq%xj;^3$JfDV06K4UDNy5x^+z8(r8T=PuZQ- zGC)9e1?-nU-_+Io60`u%bGcZc{Kj2eTyjiAtxwl5orU)#{)!GikjU;2q#nvB**SNN zRege>W+h}de3i#VSkIDS4fTZTsXN?eUDHcJ&rH^V_ND{WpG z_U)IQ5PA`w7|GVuEGKqfxf_Z!pS$UX-f!o;IM2}AkFYmlPc(DNr%_|^`U*(ZwZPZG z&7YDZRw`VYp6u-vZNz{9yNGb9eeg)8zB2OWmIgejw7VQRzlv#W-qclMg*BI0u}oeE zKvt78aZV0k)$wt6?b}bPlW9Bw!v39e{_TGx&vpv=1H|Gz4s}wGq^8tvYMN(=HJ?8; zS(v~Y%}S2|%k|yyiK@UTT4uluVeN=tB{jdFIJQdV3h|6K1!;w@|N3#VCq7ISitt5TOJ|DgvY!V)VIrobDf)Tl5t zFqa)f&dcn>4O&7IV}Cf=Z0B+C0}OUS3aa}bkOB0BliO_snd$1Rgr@ZRCU${`olV1` zh6L*!e(iXxaW}hcEzHpOkaU}qq0rNZ&B{IbEoYm8?A|st2(HjHR1Q^-aI!!_SI{^3 z6JDzqd;8=JFQQ|#QD?EE4hf#JEH!a3+KJJVlu)NjjA4tEh;wR++5dTeOrEbrX{(GK30gWXwDzIMR`T17-a$zE*AV2BB>7(@rj{=E9>3yQ^U5gP@WC zZ;hm%4Zn||5gNCG$9sOE)YM=<@a5wiu589;6F#piv#%EkAZnqEyt333gZ^mF?nc$3 z&YE5De1TrmeV1hPmc)}VS4F$qbNYJ2R9cUA8c{wlq%0=CvsbAjWZ!YlHJ1bL96qU;GtG|Oju+`nL}lWyFb1gnw3 zeX5_ca8Paafly+wSUg)(a9uW*D7l1Beon(NHNR+92`v1&aUst667`q3)ARflb zEAyUB(ai7a=?}~*Usv#8N8PrE(_=#^B=68NzQYnin+l%Y(h4SBbx4jq3F(+<=?$U4 zF;mWBo29xQ197h`dGjT_zN-Q-*7LUKQzeDWo!5set)Yw5^UQ_o1$-yMT-EYuU$feC zXmIUqdAUw^Dl|7raEIMgIG?H4Ucpml25EEJIqb2vhj-F)^`9os1J*M>tb3=`E2lm; zW2^K(ajkaa@Z8FSOt_)H|B64P6Eg8XxXYQ(58ls{>bv*cr6h)+3xmI?u>KZ|dZIge z6#o*4@DNzKl>n^DYhgMI_Hc^G~K zQqet~w?(YTm=mh=KJ->k?*{il0m-^ls+pQ1YB5Aq9gff-_$Fo{ zZv77vI+$Vgv~91JUQzS^!0upl;t^@!DF2S~mJbxAv0m^4zFPXnmxcNYSOBaGk@G!-&+hb9?<6M84bi$0ub0?zO5oeQB0a zaX@R<7Bw6g$Xsv=PqUhBTI0{8#IaK-VJ*Ots}n-=ANIQq%l4&xga7T#D^Ja`xlfA? zZ80jgy%g1C1Nk(TGxz~Wc5P|DIhFZN5cFJU*=(~6W(FqP9n%AD_hzpd|mn zx#px#+*89dS&O;&L4NG~snRjX;{=fr^u@uloZl^;aaL=0HX$wj!w5{y1qw(r6v~rd z^%%yh^PUIcNmapb7Az7Gc9N%+*L?M09iux~`0y>P<}(7sC_ffo3N@8TUrAIF&EH%n zGoKY%6Io)t_8Ub|HTU6|fSP@-9`T_dLvXSFCm)od}vb zx5pI^aoGU-Vtka}uI&Eh)I(b}>jK46H;-J#X2tr>P6*+bq3{Y%CulZ#*U5PWoC}>Z zjg1@wHanN1opVyg8${pJCe@HAJ*yv>r4vm5@&`i!{@}=>drB4h_N;jm^sCtt>reKJ z2S0|beT33&rwejm2)-WtDEt*_mZESlRfJ_Ct8QK9Ut%9ymW`J00jD{zVpC2YSFo^G z=i@qqp{kdwQx54V1*PU_PoP<)&-mMi6&jW$U}#cK+i$O7pQt zCmHldc7#-uBqq1yLzTGo!P7)cNn<)M=Fi(Klb-=Q0bh2Hzm~Nrp|Ee(6|Fu{gu^FEzl>3OvPCOs@4mv>PLA&#=&IGt-pooJ|sNP*!cU2cAG*^w`rr<>y z%%F5i^llGJS$GFfz#f;kx5i;)l=-n`=lo=}{xNpOF>R*k&|V}kLm?IvWjZ)-%Tnh#EB_`O%O#;qni$Q~TeZY2ib8Z9jZY*AZho)tx6P9t#piq@G8$Nj$E3O3yVI8O zEh>x{O}H!Ac>;qw=0=x9#5zv6cC7#`y-s?#AU;W7YZ-2_4aAzio$opLCQ(vn$HFth z)BK}PB64mc3^X?Hl=t&#VZI?RgzUS4tO*~b*zS1VtXb)ngz|lNGoOOn&jfm0V3Sbg zj$$ZPDmXBI>DoeZ_*}Pzr;ct@KYIQ=ukMH^bGT(L)#34FKCnjp!!h9s| zm!1J@o;gcQopjb}|K;R6QBuhtoY&7?SZkX#Nnfat`Lpt>Lz>h0@^q+!-UV5PEImY2 z4OS(*5?hu_6|c+RLS0mSGKDE8Q3TMqpLVpyQtUU6ogN<*F6fjXH~1;onrwS)bwW5L z;sfiuH64H%I^k@WJK|JM>DGgL_WXCB+QjImp*hVy;zS&=bnU1+qkBX7SHGfCRWW}@ z$LD&FKk1F1kUvUzDe7;}TNe$?$6tkq-re10{1@wNq*NP5wy;=IcDU5%ChzQyRcRyq zAm6peRV4dCI!M?v%;g9I!5K_6$QJ|360p&(L#)bc&j8*TqEy=|Z>bZtL|dp3rV~Pq3mHzJD@?-k_q#%V(Za%8rAS{5~2oq$8Bgz_HTd5UjYb$tj zbK_Gk6-FXPIn8yjYeb0Jpuys~)1HlcwKA=B;_#m22Wv#fFrA%Nueoc>3cjiNM8y4y z`VM3H*Q7Z;_Wj*j!KmGM=VuEIU_uWvLNa+*-&f2!3=(Dfq^ZN7q5BxjSk zgQVHR9Zg%F-E%zKq@VKI1Xl1fcHWfE)r zcC4)!~djMV<3NSWa30f$1y*K)yYjUZOfTf)F-J4*iKR8O+Gc3&Fgd;8h8lMU~l z2Pun{e?ig=Z7OLhAV-r*_~$j(xjkuulO4g{Jpyr+Xp&PWU&}-inqn`k4!Up_1y5VeQP6rLb>JS}*3pu#WmKxZ?xzpOAb=)PVNbMUc z4`5(E8g^}g*FSsQ@cu~ZE?usyEWPh1YCTH-q%@E^+QWeWd%gkEc3*GU<%V{iV#y9FY$%WHQokIk#8o=w zG(MnSLjV11y+l5~-FWuI6ccLVUAQ@1LfBWd5NkO;A@?Y4oeWA3?a z{fbhhUQF-or7{KEieU2it0i&7s@ivfys^0+RmSlX+Cw$}A~4yY0oIAb zbUjsB_bAji)q_G41{p7-W5}WFcZDK3L5i&r=pjL)$m@1qF4(3#bfV2ckWJG3L}cbZILP7N#v(_hxlGole3V3c3tP( zXTz*Ua%F{N{*%<$tcP8rqJQzpD!(H_hz)jtE$>borZ-Ea{LzDZjl4h`uc!Px8*4A8 z#i9ZA;C7=6fn*J=@oQVhT$rs-Hxt^WWT;&5kYm%90G2TJg>ehyDh7@=V7vv@legAH zkUmtU>i-yG@yRfKHY|x`iUxSAL0{TqZTxREeC`ZUMR?frCtkAsk9T5GQog{z;jnrKU&pK=Aw+LrL*W2wjHCnHky z9Q=H?H}e2WY`)hYTsql(l|mw?J^M@(d#mF zj2u%+1G2=;KjbO3jxU{?4TXmOzN=ZM_J-(JABE5^S^tEf-XA5TjPSKgbohP~rA&q#!bZ(H#qU{>oPt#MIA|v%4vJ4N**? zb}jQGy3e#dj#d5`Uyiy7$hj~!nlX#+nbae|mg_V*a`=Q$eigc0CpUA65ruB>eB=wf zxWC2{@Sz_7SeZ^4tDB>NftJY+P(M38F$1zz1&3p-3VgiJjgzC7vsJ7~9wvT2FJ}o! zvl1++c{%fn*o8?%d4pKT9`pPnslIY34s}p(cli5HU@X>-1(*{8ow|h^p~Id;7M=NN z#)6kqzq7krq1~MbGVNLo2jy6*X3o+gxnD(7jq@~4v7hVo%i~%9VigQsDKx*pSq_lb z2cCNXI_hi(Cv^JeP`0L8xsL1@i)YmA50J=Z{geevS^isi7fEp2C^1^`6G53&9Zpkf zp+)N9--{5&7e`4zKo$Q+0uNoE%YtuOJiIbsX7_z+Ze^!-(7pX>ORkCc6!}vSyXZ(a zF-&rglVZm>gUBF~1ZKTqFa}O@FmF}RDm6VGRi^>s%0GCprb%AxdN{!Y!x$;tI0KPq zWUD;8+}|R_Sm?ou-%*C@TlPg zceH8w1-aB`oO5wHy8_UtZ*Jr;%MMXuky5DSz~hrhs2IGDj4sAFY1&hFb#B1CCM6Jy zPax>~CB3n+#ZBd-mm6lFxSZzF0I|MuNcRAGr8{;+mbEfgO3qLGeT9^kJTQl=Ye1uk%VNCf z4ljuFrIrNvI($_aD71HV_vJt=aPpC$?c!iG&6T%DA!$Ql%$!>` z>L0KurWU~Xp0rXR2Gq4kU4w|cHOVD4+Z-_Au{*Yi(@P5DXdcWa{hm^y@lX#HV(yeR z)0n>vM%h14pR*9BVsG-arKJ|-3U@SWky5JtOz>(@{*;eXyx$OM4-Zcz;~3$bzrgue z|3^Lse$E!pNmC1>Ry-pL`sia>NHlG*`@Pjd$(^k*O*H4NHKP&)KGDhQ$$%zsu|*>DP=JJfC}6{99O~KLUwaYdNq_o^Ih^LPj}Dsi>g| z>Jv(WFfWX`AP#^SI!v!v#lPCLtex$bh76R4STVv&eGPM75_MaC&NBGKZf6-@e_{0+ zHBoer#b5$@&+U+2laVXRs9%m#4UvPbYvj~i%2|Iw=_=N3#Py3^f!wkWt%e7# zNJMqtkCH_26ijLu7$q#233*#gj0JAbu%*bUnL3`O8?RqB1pjUJgqiMUWENw zlY(^tQ-DC~8;A3a%R_$lBFxi+b)a*vxGAdPfeqHQT2X*AAH<0g;~(=TXD4LK+&3KF z!GdW1jqfvYK7ojasmvE7-YsP7AWj(ePt({T>}084Ca=EBQw7@^-|RG-8|pZ1j`W`y z0u^djl0La!N;8puYgD6R8D>qIDC<3C$;*N zQJ+MItCLxsU=(4HAy;b}0c@?~x_LuKoc(zW2oGcV|*V59tFtK_( z5%)r;--;8@<#op{Z~ben2O=%fWfws6N~=r@$YRxSYG=VFxV&*^3{}kJGI@A+>Qp)l z()c0nx1k1oz}I@e(nSQOP&lAbLO2{0`2FdhDvdYTWm4iazpr@?jL_LhKU@#8rU^z} z=kkZkgN0K{(=s}6&sNBtSE#I>OY|j7{sz8*r9Ay8gBRTA^l735)zbHv4oUn1SI?0? zL$;w-1u|tvbV>9fRd;iRy-cLE^px%f5-#cU_a(XDMmOyw26ei2cBlS=eAqP=Q=>YT zr~usK=CE`nUl;UJIM()1*2c9W z==NY=bD0{#yVjtVHvaR6g4V*zWdh>DZnW;8*32j?@g~*C?vO?(eGyhi6+eE|p_j?7 zHU=QZ@R^hJQJb<6KdAc_@LAddyK8o2XHJtjr4Tj{U(y*}Y+T)Nr2w=7{%dMarb`>lXrNlaO?Wo)p;6?Kg( zG7uDu&0T{xTc!#WnyTz(JVhtxS_$FhK1)!EYZCI5)WflAg;ukVz)ICH}*y}As_ z9|_!VKfx~EM~+QUAo!xilQ@CNE21tGl%PbkX%yzoMei@`zIX9+)w+eTt^yDVOc-LU zovEf2I+;xR+=U+oS4l$;oq*ljl)u}}_pP76v*zdnNJpF#S&u4+wRkd|bGZ~7 z#K{pT*~Z-tcL0E9PDGdLKNTGaO%lcoGXF+a06>oazqPskf2fi6cYn_l(=yP~$aiOF z<0g%h?^TlSuemmwj@;;h;z{fEoFeSm+tmNs7TemEG09hK@ng~QWR{Ee4tKQirTO@u zKZ!L6;HROzMX(kLz{kRC`A(ehQl^k23=om5Zsb*XMJWx6c1|@oTYaB_QjQi@_?+k8 z&pfN77*o=8mU2x1$dS&f4Fc>$L240F9PYtLT!(r?&%Eh>P$@-mb39&6X2`ec_&y ze(C8r2dKM08jA9((0X?vc(PAHX?oQi}{!XojKyO%HgdZ?lxZ1b)U%XU(qaRy|1Ojqh5VDFg`w1V{R6`P)mK`FEJbd zK}CzD?=Jvw_GbKM{!T?a%~eqjS1QLy_t|rSM;_^DLsjn`H^3@V2FW6Qgs#|G=DsRO z@{@BALVXKTTynec>odw0{V>bZgxI)Jc>m{KHvKs3GSZ>t?zL%!hZ3`ZK9$x}EAxBL z7pXU$4??fBnu(3#t)JOt_JCl%_MTu(0g(Q)qZZn4(bO4${ooi1FG~-L6s3ddbZ`t4 zkpkYDJ7b391&d6Agg8(F@)?GDx!81520U(6{cKlMCTk@-JWf}nXUs?_^TP0O?V?Hd z*UmcX|B})LN_u6zh!f5{R`Dm}H#s(VXqKc3+-g^znL3Mj%DBfoCY3!tP}g)Kjk%c0 zpbNMtgBiYyu87bczsP3OYskt-TgA$x*LhlJZaK)EH$s!NC)==TKhd%YBg&}3|C3+S zB%vZP8t-M}Y%P?Z&(~BNm#Jg1DgGk-mj9yjq({kCcgab~;+0$FPYz%-fL31q&D)d% za1n+pK*vy@lf(0>D_zE{c{7(K%(ClNWeijNk0lxdlV&{<3lZ$H6XQMeo`WImRTEct zCb_za`#yZ)Fy$t6A}{79nEr~#_^$7-my7182FmDmGMMA_Xu*(dvRF(-`o|efY<8D^ z`d_*@HvaTQz;_iHxsxf1E9~Hd*6Ek^G(Czf9RYmLRSvHZdpSa^2f|p}Dt!kT59ol3 zOiM-yG%&1fPo`?dQ2i&a9rBqp&^GctRce9H?Yaz9%QG*c>##9k!F$wL@()WSuWy5% z<>k1mnN4ws*lMjdE`Ehp{Q#cCe-v%9?T*e}f!iD2`KdClxk)8hIP8)BhZv><3S*%7 zYIMyBqXc$Hv19BQC%4_D78PlwNzR_}-*k)mk^hHo!5_X_xZASNpe7?|pJ|_X#;Xj9 zj31QBEQoQsdZES&%HV(teb7k2a4w2D+1#XaMGR(JU>ch1M~z#wyzho^%-P`vei;5~ zCW)<2dF}@esR{^CKBu?ZzS_qQFT@=5+;{L={%UToX8{pFZ6^) zKWjq7_fdX{+-;7%9iR~;lw1kZrH%PaCzeP&}7G zL&X|eL{?z~$>UzO?Ok5RY!=f_LGqxL#}$i-Mz64=-nX|%P`L@;w#lTgs!|$E6SA-r z4HgbN5IIxf9V^4fjp+jZ;QYDZ5%(o+*}W&N;Z~*k*JD-Z!#5?{iXg&{ZP6f^RbE>H zsd@0D>VK)W@X;vF_o-_NY;#rCovFL4PBz{Kd&ei*jn_8H$iL5kajQ}0vyIfZi{O0EQelFj$ZNJc(x`h_-DYLXaKer4`Ez7^2 zf3*X@4z^xd48FUr?`Jg+92a?$i?-94S5FJ;k~g`Vly4iS?{pd#8>E%rqe+br`vW@c z{g@l#+%;GQp=xDG-Vy8(D;3r+XuX0c^+z;ah??p^X6X1;f(8Bd^n4a+(F(`SeXShM zNT0{GbrZiqyNzY^|At$4GkS@-+O>*BJ-5mAQ`4E%t6WQl&~h4IwYj{F>wQVeyI+Tn za2*84e&MF(F|oh=*zujrF?7{Tt80x?5HJsS6yx(s=v{Coe!LwsfFS7VW5=N{OOLG5 zY4rvS4jzTjP;DbO=XLMYc>L z)Jtw+ZHDJXRLzB_WeLbt3fY|+tLkM7YO-50Z>CHb#w}GjHwiFTiNG^0R}WKGWon9{ z$np7$@fJFFO<4&XrGcw6Zer_TNib8;w#kQMQ|l1JZF1$@h%v_3>7zo-VBjuEXYduV zz<>z%3Rv(TZqhSQva>o&-bol1qmH+Y%Tx3Gal|D4{ncJus2jEty-Pt=qNsde^|@}l zKI;ysegF!q74kdO0&Mkv`(n&MR4E$SB1lZ54;3DGiH>5%%EMO`u0NsHI@k(+e7mCm zBF+_`QO`%t4=(jPEExY{s?D(~2q7mHf(balo|^iFJ& zx>KSNf}d@`kULc%Qo6ROjvOjUeoVEnpDCCzc2MM!2X`C+G$8S$wmiFc5d6U)#i2!# z)HpD{r`zO>aMA&FpK-z!T5w4ERsT~bKmS)9i4js~K;X4yCW?}##d&=cD#Wo-dPbH- z%O$tx7yBl~Ijp2lc2mwlNKk&$hP9Ue)Bzurd%4``B2%)bdNj*{Lgmh1I~^WI|JCUb zL$5frU9hHJK!*nitotV{RJtq&ErO>j>udW7fXf!P$bqxiSI0tUn`y7arDElkw*dK) z4>RSo*!g?5N$!n!0EI*O=uAYJQ`VLlYR?47cFiH9Lkz@?;ryL{?a-N5jAX+1OIgbE za&|qvwi|s8aTEAS5eYvAmxV)HyA-MjR-dEp&ZQyyc#I2ifYhhcxFpciICpZ;vocBbE!o&oM;U4=Q38J({*DAtPy`S?wDaWw>;h7Bo5bDfuQNw zzNY&;-LcD1de?2V@kY={sDDf?9~|ULAMy$eckJkN&BEjXr@2oANtLzR2&u^mQI7#_ zN)}<9BV9C<>?o%~!`l{RlE%sb_mN0{pY_do)H;KeB`|>Y6Q(C*-~%D>D@Tg^6pHwR zB|a=keH&zQ>)$=Y48nn6n0$FSjj=N36%JT#&q%bt-*v&C)8`V^J7P>Pe?eB?a^ z`Iudj6$Bk_cK*>mDT0G?;{fmbHY4=EJ)GRVdtr(d@)y;H2xA@6iie)YP}1GyAs5Rnk_$ z!oj>Fxs;}2x1)%k0c71^-SzNrSmF8{hiw{C;fa5!MqBbX=uF6Omvq4l4-1*!m!YHv-k z@>p9vqWT~DUGpcb9n?8WQq}W2S;Kbm+Z+g+NbtxJ@|ix2gU8v^!}VK8uaAbvOwm?q z1dLkC^T-g3~h0Gxomj=YL-vf zGB%HTrz~0HOIpn}Rppn^7?bWg$~17KdQ{a@XLJ2^->te$&CRpbTpi7fTisy=>|Dqi z4P8{1*oKj&Uq1Zvw_p{<;;%Hz!uOK61D(N1&UsJz9bjSR`tvef)IWnH*O{xh07bd; z(-vGVAY9f(5%@I!t|5_r64$^Wz$WXRH1n#JmvFiy{oy$3w%GlT)^FYiNm)OA{d8~+(7w~_A?GAL}lzgaWt zL^mUiE#mSp2I?~|jKxyQh=8H4xV1yy*`4lUem!STyVM6{@i_2wpkN$+s?%VS(iAuv zIp^I7kJlj(BjOs*u+8<>zJ05TBlI)vaONp~dRk)GdMJHrH2>x@_QdbPLBWCZ5 zlw{*Ug|uB|C{b+}zhmY0&Pt9g=WclH#RLkka(YR}PZwV3jnaR{3-0*_QBa4;dwk3x z$A{&0BG2GHuvHutsD6DD*Lq&Bz~N5XwY1-FXBb1_3wkPXKZlMg0yI;3sDQgYciv2& z?5YMl-sQ`-F({JyXNOcc+aqL>h9R;pmDuCx+R-=4A+Dv}J=`qh=NuW&o2HTc&>H%b zSJ+fA*9N->cK>pnuHFBj$^Fhr`Ef%v6y9TX4U+Rz6}B6Z<6$zkX%AXvLN(j!X_4DP zPP;+6$$4!9NIEC}?t{b)7o!U~(-a$B{^V!PA(6Ga754fEY)=gYzFiIh|%%9UONU0Odp+dY`h0>8Z$eMlO?CA9! ze&{vuO{eaVB(TBND}SpiG%-JujwANo_)x|7R~n)ffbzu(X*dpJ*Z8yjtz{mFO#3ej z()us^vz9~|#+bnz7a}&RH{M(!Vb*LgxNUt_F?%uLrXDv2g(e5^DO-gLf%0Z5idE z6<9{E9X`W9uR!API-g+8A9>RT-wqORCQG`l@C=0$aLdc*Eor&wpf28o^tDq@f3&Ek z4*L$sNi=`Wt_P$ifY1T$^(`#uW#wXf#P9I>?s*rcpUDxu>gGmVE?67AOS{b~9Fz9j zad!e?dGFii-W`|sA3xmhf4;B;KB}dWA{Nl)Ph5TA%l&ffuIs2yhtAdeScD*H6ENLa z@`gpFlSIIGNz9O$29xH<{4<5I{NA;4`vWqZ+f8J4A=6n81+fRd!ai0@_FF~YM*A3= zW(*lvRtaGws;vJRqRX&?Yd0K;ZrZxKR4rBN2l2cG!ROuE$2SFVtPk2HTli#wgpQo1 zY71r_X&9t}a@AK&Y_(qGr{Zz1BnI7h)T}qJu6W5(Z&Vp^EyssAhQOu`amIu-!n6vS zVSsGJiaUS)XAX*HQl(-oou3~rCsJ~BysVfJ92!1M zHOpRv_==o_6hcJX?;2-VFipc&IGGKIy*-_X&r>*_VhsQ|OPVi20;V|*72q&jSlo*`V9>x#V z-n;1zTg&|?Bd@{e8%$8Nt0>Sesl*p#ol=Cs&2~x136b@A?>;XF9f}a>e2qWz&CQKS zyoO%ZR=6>*lfm0d_umNNl;Um$qmdc=v$b{?+x0SSwzc@pduI#7*C^o-?!!ECL7m_2lmz@?8MuyaQfE4;`bMAj7pWc8~?kZItvpj5U)n{mm64N^7;WOkO4`KeRG<>C9p^=(_8hRFWetu5fm-YJPmO2aL zncsSR<QjM}6=`jzCx<8g81IyXeh0y}Cg!BeQueZdxxe!~0AH(j3k|W*HcE z7OEIIbs%KOzH0t}i(O_IM5k#`Q0^miR{^wF_U9<_YdYcuKKp{XA2#-BUSFRzdRTm` z!!?__lTq7wd089yb1oiQ3?Jt>6>)|Z!v9)#VamEP7=LiN68HE8}vomIce zjDx)tpu!6rPO@ZQ4B}wKT6LR=zXx0Y$DHR>551PoL>3BJLNn9FNQn& z*;lSu)4|aS&8pI+8(5*g0}bSGs2EwRD@?Z@CJQ~`aK#rStG*xJ|15YoktMT6ZdrL>_z&GP5-q-P=a*VGk^Q-q`5pK z*oS}9r0GO6g){7ZbbIt-*sbMyncz_i&{sT$)47EC*1^?uF%`qTYK-|RG=tzxcCA_L zhtelHJ`h~HzA!E$@tINu9zF#Nb8$vnNHw^VzgWBYPj-nbx<- zf;i&j;*0x?UUGuLiXK9qub!UU_qj?}T>vqvKhPMrKhl)HE$*7`FMwY>*D09{GCrB_ zDheEozu5K|3l_D46xp)39JEWUM*Zfxz9oSwKsFAtaR3S1gU(fEF#s}a$tH8brMDT( zeWX|u_XbSF0GoA<1~%pv9)Fu{(4A!Zv(QddW?P}&rN@@E`*dwM(53s+^K_htOe9>ux&5n5L zAR=WUatOER$Z&hmv0|#x|9x{7pcIK$;OM=wIONmHW~bxt-SM@3-fmN}1RlJZf4Jo2 z{@~fM>y3N^M0o$zw#LkG&DIN-X8HH9fxC~sIu~ce5S6TBAj&W8=JEpvIHPp+m-c zv|8Te+WY|1SOlYwmoKVc%jL7Alm6||W8LURvq8k9S3F~1DOI#eKhoUP{{ZPz*2i*Q-iShvmm3v?O@ulxofZnQEC>2+av< zKU|ebq*lg~3x?xb44L!#T_wPdekkZC2s?Xq&|2w#h#5JFpyjFeoVP~99d$Ai)oW2F zWXn?|>GVb)0Zf${r@xt{Zi2wQ;zH|=5EJrZqhIYZ`BPt*)bXzgS z_WT}%m;=O!qv`R(Wm5U0C!-NL zYVony@-MewNZPg83q$;-kT>bV)d$gwZA?eF#>xOt!Ril`if?vM`3gH^NJ{Fg!cSqWa;p>6%=PMM8bU|^D|ZN|*+*M)**^OA-9b;#N0JhMN`Ic3GSe0J4T1PiM?2-^8>@LVLxIysJv_+l8Y zSCo|1zRR^C=(Bu*gMiA~gv|sS^IkTApgR_yV!4O7>H6H+`Q>eIFAnGHJ@H3c$>--2 zf4U!TmaKD}oOKb_Acn44D8g=}MLF{%g6$|%+ZWoN#28OZeJDc{bvkvy(HW$ljChZAdT)>2 z^?M(?p4J=pR2eeC>cPk=B`MtZ_M4{Q7&d#RR1GhrWsIFkf}b?cyp-vBALDHpX~#|< zEv??51TT7UNQ`pJ{SB0EPQv(VlJJ^PG3UQ(GQ^zei{T63A01Z61NjpYegZ+kg45`f z=wFfgMw5aE=9QAeR?V$0yFUwBlr6nD-D}AGb^gO7KCEttJn^=_ie@COgz;HEt|dYn z;*nd5OGnRxnr|g9;48R-u|UKWl798>GVEgbLBlStJb%&HP>W%wpCSGVgGTnki?^^& zDZN(Da&Xr$Ka7E9&=dLm-pfj@f^YyliJ|F5o~@o`0Mb;fGxHzyXAhq{ebUPzEYK^P z8;IPz;kW6yQFi$7ybFp_Wu!1aw~hz52sl?~8d%wM`aGR=;INlG^?ooy zEPLxA$IUs{XXJ52Y{DJNWtA#0q1GO0xhz|neMUJUGa{)k`e~|uBRKil9kFOhYMjpu zqcdzxxGb+%OW%7rR(%Y)ku7e=&&t=MW}yO>HCZrA_$!55vVqa~z!rbm;=GIyXF#+D z35!lNkcyH5t|(wBC|v_Pr3Tsw-uH|)QL!Z3y3gc8io@uJDyB3T| ztpJEmY1y(8bn0fYlV3@=zfDVQH{Im>^+C0U$OotSD^Qk71S*wR#4P|0^OQX?Lm>j)wVk`?}L#u_h~PlO*L$ z=cjTcXplf{d^V^T`^+AK4boVhIK|=y{$jx<{tad6a4aogvH=U1&Yg7V^$eLsbXf6lP_Zu zqCEwQiqU7q24C$cw0=`&D?1IErc-(dApFKP`fkfwR|vN6wDP+G7RwiQei~B-n5|S- z^;ru2@;!f^hAgr}V)|&qwiV;0e!K>-yE}_tiN;82#{jb~iJ8y?EtsF7p@$4D76v6X zm=Wc?zz-_xIM6Dflj^-}CZ&zBlFIqnz%e^n2}&cpo5`FNOZ{i*z_V%zO_M@9qkxJp z_2^ItK#U0?`HN?ut0>-HIo?rnz=eu&c-NiK>F&_(+Wnr7Z482)wdWxz#g$3C1Qm8*qp_)-Q?^)CZuVL!{x5 zrElTdRvBJ46JLHXd=DN|c>BD*`A}?rF23rIhRd8yhf1sG# zCgjyUD-$1ZN4c6ncQHF5sKs#_1jf3Xs* zt${VAv;I3RgR_fs%L9Nk_NDkB?l% z%GT`2+jep3;F}T4)}4~DY0-f%mtdIwP6G{qsD!A{cSkb^6{lr^?;?Maf-^DHM_YNc zF77;mE;n7rdz!%uHtq68ixy{uf0-DB8?;nX7xc*NyaDaTo9GPDsaI>kiu!dQqMiJma+U6!XKJNa;n z&-12CAi1YVJu_W>uO5o&=B|Q4ojy^Kt{lM@2$+H&rCVwYhxq1v@>p+mnN?^LpREp_ zemoBsdV#ndXcWIxPr*4Eh%q)^Z)0B<5|HEs1SeOY{y@GgFYr&EZmNkt0e3V#_-ARoBGmWcwLcWQG%0wbj1?7V1YPRe!;8QX1exyn0(Zyw3|0%fjgV zP)%bkVVJ&D^7+Bl)hVF%_6%EHQ2q#Qxf=MNKk--o*gX~GkGhvgaI?!wO#9fG3oNW> z`PsSxrb(V)1H>^5_jDIG+m3ESW&Uc6vBwlnQ*=0TiixODsAwf`DM)?faAzkiuQ{v< zpPO^j1(ReO3(zl0!^C%tz|~+6l#^KgYPRlGO|rUr_{z`y1gk#AIvVxvb#~(s@@$7| zYLy?5^l*!QV#%kGW@{2c97h4hI^+qXlJU7)1H3sL^-KLGY^}w{`DO8}aGV<2Hw8`@#O#^BHmYm0wzugYg@@h&C z!m0>C1)60KSbm~a(u=h)NsAfkT>q`9*w?%H>@wuY@SO+0Q9+Bg^KT(Re!MNQaw0L> znZ$uA?rwm!CsF#P5Vm3SwTYh521uy6XkM*YHL>;ZC=bS3F`rXtO6cj6BvHQK@~)c@ z4PWhN+sW4F<-c`Xz^@b-=`OikM&E)o19E9OHhLMd4s9QSp;zN3uq#ypUqyKz1#0JS zUK5I8cM>T6ky_qz?@$dM)cGa!HufqTZjEA)=*U+=5UY!p-!WKVSNl{VHEZ z&zzp%@2{V_s(|AI`_O9^z(lb35bsya%23>tjfK23@KO*?VcD0#cAii_3Xz_BxRu9A20V_G9fprQXN_JUCTgyWVRj%v z^VJ!0JD^y!9pm#(ie|5dsH_#7Lva0sVT5SVi0)C_@d^U#gMwhr8|u+hrwk6P&iy9D zxQ1h}D8#R~-M7@86CcIoQ?-Ypbh~mtf@jI0%i+O8tR8-DOU__FwGU#;r|xgL!C#G+ z9{Q6AvzaSKj;x&Wv~hedILmoH}@eoOCeZy-}3tj}Yq zo|Uej_!hCQRV`biIi`r}oZQW&_Kr`|nzI{{>daZ4t7V>UaF8&Zi2Kb59ZydP#gy6D{ z3rAI?kuP&8bnPfQu{&frwK=p>c(D3`CLgpajWr!D&+;KH7_k!rxl$ro& z#TT;Zr_V;q4I~WL7unB)k@jsptMV|Pc{TeVE@~HmHAYxpFBx!j#OP1A zcf@&Xz(_YGzS4jCuN5by!REs+HP0?^@x3tX{zMDB5r1gM%0y=7l?`)A1N!F0@9Qh{ zXGzrXN1{N^S*SaBwcmkWi{lMr&5~EVH4hn{iE@s8wk8*Jq#nOAtIWC7Zx;0+-e09- zbbs&H3I;j4->*I^0f)vt^#pZj>^r0R;En1cLl*@B7`+OlI{bJd|ztx~|s_F1@?;wgb z&Ge;_I%TIxGgZaP;erhfm|_2K)aA8{^s_EJ1-(^K?cRmgYkw#AW<_DSUby-EE9cu} z3?si%f`f2-67p&a%EgnJz|#^OQH+jcWJ!K$=I-B%CE?T4us+N~L(Q2a z&d#)pTcvs5wJ|(Y!be;f52?jjV=~roKWN2RvUwG=hBp?CMY_+*1OT%u?;v&!96sC2 z4RGPqvZJA)ULKD%Mkc7nIJ?PpO3F+tF49&-m0u26NmocJiG}q|MCx2MnQ*)1#ZOpS zsm7}tIP~dX?bJi)5x?y&y59X=8GX<_ML}M?kg1BW-q0L;sUfykX$d|)KA(lX9?6J! zk4e8%3|+C_CBH-5JoG(f3t9O@y5qwZ-oznA+hl7E)FptNff*S!$#SR+nlA4|h`!vn7l z5%odE*fY{!*FS!&I=2;puE?0^K zz_U?Mv)r=3M^4rdKF0o@>ePFusS%>!qqC330`jZ8^%YZYJ-9O`f0lmGYk;Jpfw2P2 zey)p|R9sc5Bm6=CB(=Wuc7Fw8+ITB&a2o#Wjw2sr(F-a0eBY26(j*2Q%Rd$zrl0*d z38|r%eD%=6!H5vc#;8wAm+W$;@3HkO>B=G?oeo^O%L8d?J4B^^g2gm>M(b?4a_3ILm3obOfH{<~*RF4|*BG-MnN!*&9?| zB%jgwKu?FAFSgj|c{89h&GeCfq_{>B#r-Kn$^}tG|0~NvE(gVz<5R2u|AUg09O8K_H{Sq+Sx9^|ahoW)#$_n0wSEG(*Pd@5ji*NY zfkU-Fqp9}BQolb63s5Cq1xY8D&G3KE3l4S2b7roTEC=pNls%)1&VZ^ z-E$9>a_?h!i13B$KQkB^w%0S&7}fKfXoh>3Oko(*HaM;Mz}?_v3R=^G&eD?`c;9@G zi$06ekJlP7fP)C#;{QXrgq~G=CJ~TmS`wfH}bxc%RUIBCZ z1t+1A=SLb3-J!_PWm%5}}U#E;Rw6;1}H*c3QGq-Hi(u>83!h!2C!k?0?Cot2O!ZI1Jv0D8ag!vj z$_>FmS&Mxg)Wm+_vhOxvlI2M?7}%TG@7`mlvGAF1o5OW66TY~e^81Vnf8l+AvzP%q z3W0MhiSQLkZs-kvuHd-C#SHQ@kEm=W)Rd~75{1LosgEqA^fE#bDX%B_^s^N61ufb- z6vfAJv=OK8O905h`9>T=DPJU}bGYAHkTzQWom{C!Y(Te#PjZ!jKP1kY2>cQMEDqE|rdJ&uTAj!5^jYh`KD3BVkkty0L~%vj)RR7yXaiR(u!i1K+VwOzHQt}}K&rGD0)3u5J`+;@I{ zczzy8uCK327{dAKTtfZG0uDsnVl5zboh!ffc2#uFdUiiNa`dFZz_i`jv%GhuyK=F) z-5YX0E%VgupRmMSp{y~81uIGOtFB|}G>@ad{Dz!8(_yn{^SKg*s*+Ws%GxRV&yX#q zodCi5Xxo*pU{>Nre!bNwxdQMiuPT#7$@%o=#*L99e@xXLu1j!adv`zZ>9sfOCga|H z!RBspM(!C@lCDkhreE6&JdL;b>3eW}&HDOUWpECT1)T+J>yR&i7T&*v1I?CLxrad} z*nm|~+@q|STPk(gc8m(? zn(Ut}4UjM!G^#J!Q{@vpOWG>_(Eg80;^z)dAwB23pP_m?37fGW+_okbXJF*nuS!&R z;Hn6)3EKU-Biw8l=au^CHAa|3Dl)1$uZ?N!WuDN zXLz1589CIt1X%2H5UCI|z^yT`-4}Y4yTt{UG~*UvfZhEC=nDl4#VL_IHaRs_RhrRG zM4ALkMd81QhwZPzNk<;{%=dvzAu`Gmla(c$Dk$-R;j(W(9^5n&S+IvmSa3ax1`}1J zgi8gcKVl=l>GJ?kZjMtHS+610*sV?ODV3gGZG{E)Hv$lm&dJnIOdF$ZA&V-`RYxfk zwrA-CXp1K{4ci|+5K`D6tJ%0-tnZ*TyFz-1rrpOV(b;R0vOS?aC1bUn0^iN_XuC%1 z@8+*?#KF4sMeQ1d1aXw^oM*^8XWAyZWjS_iPZx_gS^aPhcsHm+x+^w-@^d0i133}V zlXSZ+Yq^(Q)?+f&*?fj6M6w<`)G0yHS0*g8X zyu|qRz=u|;=Bwj@j%MF6q>}B?94&4g}Ue8!TC3{kXHP zL96#(xj7B$9S??vC`pXm>zR35p|>#k>SqOoPh_?7>+EIhKHiPrp+ZeJJMH*dc7(jV zdS^z~6T_MdAvf?)a$1Hzkt&|xy6~7NHgwu-FMlAoU-@MlHwNL>tj<9fR!leW*iOJX zJi@h6a%oQv)v(inX#Qxi(DR7<`a<9tR_M!Sk|yy$R^7-YVKZfCrzV%xGw^YLPU-hX zY@LO?BP1=blU23g#xRMsB&Py^w>K<3lm#l|gmaG4w zV_wHFk$;chXC#AeZpUYUR@$my0wb@xn`1LJB1D50^-2AE3s3tG=OWa<_PLu@30%iH z)t@Ywa4RyJR*kjTx3WU~o;y92earojZOlb{L!V^7k-#XJJ?`PPRr-(llNbs%Du{|T zGOYMUBrk3UJh4OvWq+dUw?yPmyc?=x&Asr?%~4bgifXrA+}+?mXlYr7&nKDu^{o;D znJx~llF(S^b=>)2XK0E92h*+7u^hd>z>KLa-^B8^f`KON1AMU_GafU7NRFU@e^aSu zJq-x7Ybri403VpFhd(UnQ`|J#RyyW08Hvy>558<TD)#2e{XvyVR?INOX*% z1SaOO*oPjzT)wfu@7ti=z$~lHEYFA*aS&O?oT25WwmSYqCpJDoX)+QdQZ!rY?}Yej zkM57-uK=1=LGS2wrB5bYgN$&d1R>t)9AL8|&EXuPq6O*Tq+3=yTN zBIaJ~7jPYW%y2R~g9)rnNN5Q5frFHE9_>QWzSn2sB`O~qS99U%2bptV4RmUMSPy!4 z<5pO~B{y~L%v})F$@dIDm82`8YSdZTv1eAh5lyrz+AkmZ_O(FepwXD)#4*K;4A- z&(vmMZBIs9#hS?3rz$Y2XeJHgp#IItx@ox~w9Dj^(OD0sIz^*jeYxQE{G#_S2A(|_ zd81wW&lZB}379O69`}@xsDmZfYzOhXMavglYvOpcdY1LziQ{Cx{YWX|h9+$a^52tI zl{^hO;ke)5o^EO{$ex+Op_x1(tQgK&SM&_~c1Y0~0RB8lyz}wFO1%C1JWEgnAUX~~ zhd%wz!;!w+UI@9;xAKezmwyh)JKv)YIlwi20VO@Zx-r5QgUJ~X7D;Td(|j$u(x)=R zRCz)**0xUNH)L9&9%PdNHpB?;(>r-uv^?g0=j_auhcWAW~v58*sY@vpW*`wj@5MMc=eZd`C1u29OKTRY(;UfaLfrNOFiVYkMSx&`e>+p zhzC9wf)vJ^&c+S+kiI9t*;{TJllqu!_O2ngfx8A}LP&TBo6i zY_u42+=y4=50EdBFR^skprNlVwp3zB+O#uu>oYr)CmKGn7(^yVA6UvN)Q5zECKHo1 z`dG!JqkJCvPxfeSlM#{$W^vooCyu+g&2sq}^uE(i>ZD!his>>LrIkq7NW1c7Pbr?Z zbKrz>%`>I4>!VDg2ooq|amGpAvhvYuO#08_1Ys+1==XCT@%y!K`;GEvf9G$Dwe3st z#+^nRMxG<=cc`-~Mkfzu8|cKc=*F|~QSx!_Bj}FTK15Zemn7)L7Y(YLUbISjQjMB% zs5A|J$(QvZf!^{h6E+}-6wSGDlkYGV>r!VJDaIUVgob*(do*Blm(mNik~g8*9;*DY z)P3DFIC>1^3~B{Z2D^o1SsSn~wk>wXbB?vsOEhJb?1M&}#MMu17KYgWg~Gk2veTB= zkn7h~()~{8pq|_y2K`lEbG3RuD^;xoh0o26z~0SeGzzPm4y$Fy7x@i|@&mZBCwKN_jpdnI3wnOdRc@Y4fl)cG(%2lN&DY%f2F@ z6wNtOBVE*c41x*9eB`?|_)SSAvqPs~B`)uAh1+;K`;&|azhLR_oR zNiVqJpq|FslQlwow88A(-qFvHiI?=dT?y{pnzWE$HTr)8!zJ>l`4>Os$F&^4$_`39E9;5$dzK#O zy&Uv_3PPGB-sh&$ZCb%Br22K5b|EgebBKx?yAbRL#Tjt5s&( zES=p4fvT3dUwr9UvKg<%sNk<_-7AU)yip?oAA9?@XAf6u5xbJKRD(#*{k{i&&G#^q zBq9&;sPB>EnF>eQedFP6`^^V|nwfu{N*0HqZ8D|zDqAn%|H*OvD601yNYT+ZL~#R7 zYtY{w;K0`m)+j8ln53N?;xT`oRSNR?VC$UYMGLIQu+zGAjT6lH?35Actt{8|yA7dy z+1919F2&&KW^qoMeJKLFFtJT?=v32|y^3+;@AV_iY!Poar9-e*i`&UXDgyQ~{tSRX z1WW*_xk9)znNHO{_ByVw?o*SVM4noO|p?fIlQ zU@_)6I=52_oot*K6rCT}zqibA$#UzfrD9W;2kA4HQ=oZCY4|h)WB|Yk{w}@qU#OIu z`bK1}9x)>HCXu>})t~+Nv9dq?6H4d2i||yem&)KczSj-UL~KXrJh;XH9XqS63_~;ac2_E zprQQDV8NkDIYZggCVV0%P_Pl|l=2G|C*`8-o}3feq*LfdL9VynX3{dto*`7QlZh$B zi>~Z6uhk>hnR7}Yw`yc^Mc8KFGIilX^}U6!a0Rw7WR{YrhwmU7kaGYNd`C3ql(1i# zR;nJ`6qgPJ^N^zoFE15aXfX_+G)_OZpN<4ZM?KN9MZ&KRE`0|O4reeBBzIIEoqBBB zCH|K^T?^Z=uoBt0Xen2mEDX!LW2zJ9QA$yjnqBd`88jU?6XrkXQi`fmZK>st;qvIY z;W^?_2*8875?sE0M{wv7GZmg_t{CT@xeI^i5O!4Bh%w24;mYDvFYJpe|q!MsWsiNzthzN|F9J41q>02ipKtu zMhXB!A60lu4`o&f{Wz|*KK2MLxe9keV_F)VGcpywbwJqT-BJ7ytZ(#%H=4jo{mOtg zj{j>t=PVk!4t9H`(WHZ0ce!O7q=P6V*o3BQwRJ$k=D3~klKkaG#>8F(ndBAETxLRv zp`uSN%z{b2x&LQk5&38a2QKkXK4_Dbt>i7$<2H( zMp+5Mm4MX1X1VrJuU;mQ&728jUonQ6lI$*XB$odvQ18ISyk;2A^XjS~h3DSa8+Ogw zdRJ5g-79ot@3a2Fr8q_ZFC|Q(bZheJFDb)nQ-9*x?oKoRy~62666xtL&sp`^gGkJ< zXo%#OH~y74v8x)rD+wQbhU?sEG7N0%A4Qt0MYCzb;HV*#B-_E-ud#>7rUL3Ubmx4$ z*&nWS{JyZ%!_r3HUqU;V^N%ZWibnA)AnbS~U|NS}4%w`1#h69+wP4UW{l-1eLrt1j z{J0(9*}*QL9f_cQ3e+k|Q_ipny?t3XI(jVfd)B7=Xwf$da?JdL-bQabduK0+%Z6XL z)gN@j4e6qeZozZT`1B)c->fs*h*0S*YP#gSn7@>WkaH}d@bkSCqLF9$+Vfq}2 z9D=rcP~_h_wx&MF4s%v=r)Juy+OKA;>p={mS4ED79iD<3$&R!=R*}S`OQ) zdpvS3qSlxcaT%f`Sh%Eh;Mmkpnr!sqa+!M2a2kT_Hd(%=obVX6Q#C0F6om0Mb!yU0 zpO_&_%rZoweh>6#;)mjjqVxSOuVD{bsIYebssPz;9UMqg<}fCDWQxx6VX5fA2gSy^ z4jr|f?=KZ{zu+%MVVVX$y&>w0VtQphhJ*$C8A@>aV!$m9FM7bYQZHJoHrClE4x;Vv zyissQ;T-23O{MR~KtH8E%eRQRRs{!n832>lzzFSi+aYT@*$pT$zyl1^vXZ=L%O(J4 zH`}i1s-TX5i8G^M?2@_9g?ix<8`Y97hPe9B+a_;XaWf5rfSLWVDwCzHEnlwouKzjj zXg8vlpOThe*mz%bpJZ%$xob(a7Mr2M9>C)s<9A}nYRRtK-pzl0%K1}LsqbCW z;@I#eo-HX-ZL-Ppd|l-v=DNUvEPBQa#~HS$s$EpD$t{=bg0)+65pR;2=i=6VrZx9( z2GpZc9Up)Xx7wkL3)uYp;Or=p3IHfVp+XIUz+d-Kr29ec4nZ^Tm$WGW0Z1^Bv=C`M}fb*@q`>4DllEUmG zagXnavP~oGOvilCU;7@cz{j8EDN$SIyXsDtHYY9Ec$$eafWCfu84jttbufq|+Rgd1 zf)mY3y$}t8K?PuT642+(=`T^V^{*g8Y(P^s|7RXz4?dBS{ZKmyO*%FWYu~7yz+ZHc z0v)>ObDX|UBW24TTp_FfNu6DHx321b0^@Tu`V z>nt!6auh-7v0d@MbsEZ3CVmY%$$#6be-{;6pZa*9w`vlqjRXJ9pJNPHSIk|n5K}Hrq1?kg!r!TwVLi7+{OvqXVYkQu&k4v7 zS+!Z2p0_CjDSW(iv@E%tp_%}?gj%%IZJVt>1NAcZDD}2 zBUgsF(!W@@{XVYMgn1;NeQZW{)Dik>u8~UmOe`&h7kGU?0G9-_#N_Scpfqpu*+(fQ zryRKxazmHi4`69@`J#=HgP<+wc&zB4C#2jLKTyu*ryjO@akvhvZ0a1ImEi{$99nu7 z+#KL8_NQIv)B=}_JHjg^Cmvg_o)KbxBk4F>tr)iRdHmcB&YwPzzTStAX*ryEDbL82 zqk6mPqwMuy9X zho3%S*Ed(+&Kx7X6mtK%P9UYE5<_<^Wbt@-FWQ@ZE2-{vDM~5r;_pQ9;FQ#c%R;@= z97w$S$MDKD$kVHly5a1Au_TBho~l;4C|J&+&uo6^gjxx`OAK}WCQrRl?d{{WZ8|<% zc1V*|I*HmI|NG%~EOTnIgLcLDz-asjG52ok9_7T|qfT<2hQgrSrpc}5yT&W9u8Y#g zZ_lN`+k$VP5JMdkuZUvw=hHU&PKBHqcpFj@Q>&9lr))%%E5^T8q*h%#@h_UCT{}O8 z3qkklq(B-dLx3X}t{TtB^I$C(DD0OPpT9%<208)5@Ix#lwbZT;8@y;=HKa;``AdC% z6u*yetB@6H9eu)_2Sf2rfYLwux}Q^#<#qiw9#nmLV^b>&fA1e<0I$NvjH|xS+i~pg zfObR4bL`A~eRCh%>->5bYJ2@zj}q<5)d`iKmFl9$z;s@{>Ci3uFQflP_>$=}@73|_ z_hF?ID7u)9s;%Va&!2g5cU6T^ccHO2O8B4W2kGe&?<~I<^eITb+&@g^gh^X?y;Lfe zE&iPm6%04h>1t@_Rr6i1#A7h$CLGZk<4`W%`R(Mpg5Sj^B%$N-?o2%>Y7465gqjcDM3lmk0Y9b609qT#Iyb^?%#U`U1;mX32 zqvk&AyZ6cR<;qlES5ic1104h+M-af{0%7l?m+oT@^Mdzq$*a0MCsBS7<%{~KE^X2J zt4)0fgN!*C?ZdgyeVj%QEEbz&iC4J)XsO<3u5y49b^vA|shp%&a;VM{_b-RV5_ap| z*GEq(`8-t~ZKsKTXHf~d9K|d&;(nS^Pgl7iUZFuGEsUswt49d(`&CHSKdngtO|wZU zNU_PX4`6d=S^9Ruzj@=O*NBqnN0vlQo;yUAUq8$PXe`huQ=#iwNG;zyx}4c}+Ss*E z-P-t8*+Q!3tU(5qJu?^6R*Hv`oi1L57+C1d_F^e<-IPWdTVVOkFDaX$VM4kPL1 zQ;IdQlQJ@s*j*f-2V7^DU?H#U{R);&55#bOAz|``r~N`)@16qO8)a^aaQac&R`|M! z$&IM_{mp|&_6_vXc8VE=psSg*?LZsRhJlIf} z;-6bE?LwD*{Hn~eiYt@mdZ6uJ!=r>3#z zqx#^Mxdgq|nHT{6{Y_|l)nkB4CB_Nv^SW(p-2$%%yS!4zZue8akA%U}Ox2`ijA$Xc zktXLKX*%3h+idZsBX?FSC{l*p!L=>zo0O%i6k8m)}!!KP$>8t z#a%d@mB5BgHSnj;`TfH>tuU)Q-wL>#NvsTb zgh97R<=SNMjgN?a$a1r98}R%H&LNlof<(>EPxf%4nRuB8t1}%Lj3l9lp@s+4YTH{Ql_r z#qa%gvxqphJhu6WXyoa|Ehz@_u0m`-o?B5FI{K3kl+RXtmLI3v@L*tPGG(00F*BIP zxe||oF%Ywz&>t+GM&u|n;@2qzw>fwVBD*_6?7wgAbIMn#PU+(ni z!*`;h*!^2>>t`a8OaiBF_x2(-0+IJgM5E@PpLIF~1s5%UM5B2fH@nCMnF$CNNE4ll znRq=fh#u{J%YL=yM&bV03m+n>A#Lf_aEVrgH^{@n?ZY1INW8$37wSIZMiw1}=r={G zeVnEVdWeCpjjudvErQvGUs+oae4*v8sOC+%%A|=X3G7;FQr6yt@HWcvEo*V_PfnU> z_Tf#E-p})u?TFPFWfy@Dn)a7%eSE<#qI3T}j-Ff(EH8@~t_DWAbbJPWn{| zUyJ6Au;ot~t^T9)F&O#JR0~y(4dczSB*ghf4yVD&<#~C>t(3)hxh!&QVbN+)n6DWjrffnxR8@zZ~hG^j(oXubL9B=nO+D#Vp&*H5Q0)6<528tox)ubQoHiaUYNVh7u#lZ$aFs ziShfCE133;RYq^3HgFyI}NHFOYqW7+c@azr5?)@=Z6;F~QoKXBvmi#66>d{Y`u`OeJ>HJ!9@t?>!F<^Q%Xtrh}y zMz$SZA6T^Lfr!#?ciAl9r3BwBr?v&$%5>EDBE}KPu(tkpeO&G_b@ln$%fB`~aG&=0 zGPkZtz4pS&dR@aqWe*L1wTPtO-fEVey4;obw#~+zhoBA)pL}4EOhWU%mjbo@eI5Jc zgy*NseqSk^7ep{$00K`}KbLh*2~7aJ9cMZK literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server0.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server0.png new file mode 100644 index 0000000000000000000000000000000000000000..63f2d5f57715dfea79eda96726be0de715ea187f GIT binary patch literal 85897 zcmbrGcTkgE`{xA}5vd|gnu3D#-g{SR(m|StG$FLmA%KF?K^}TXI?`LH0qN2^p(7xn zgdzkII(x_G_1&GF*_oaB{UL^gw?|8T(CD)KkVhv~L}UvAmRsmtBCQ5AFV!s0gY`(5YfM&KJa?z>_C z;VfA*dfm8jo&Q2nPS?w9XYp=}2ZH{6*fJgS_9(5%`_N7(Iwy ziwlJd(_LSJ(X%!p@TTdy)DY>TuR~FeZnyw5p|pGwnnoxDuc2146QKTd(4EA}NBI|D8W7ZCSAG`f^|O*4YOVzc)2kXGqOb zqQ}9c^2v;)RST8Tfy5SM%maZoVp>7GSu2~dTrRU#NeP2t?r_ukyztMY^7xMjS*K5c ziKoP&2YvzGiT_wl-a4A#--p4Z%8zix|2zx)p#D%*;GEVsA30)ecXUdZHAWN6mjW%z znoD7~4ywH_nne8qtN(ptL8syET1`eezu)av!c)DH2)-dMC+~qUp_0RitgBiF-=yY+ ze82K{-~84&%#Wxdg%%W#NXV(uE=lJxYC#faGK1;3dz&^7pSc3mRa9@*nkJ7dHIqhx{@DjlHjwg zLXm)rHAVwY>-R8(P{nMz+xUy2s$Pcqi*=p=qpFiz{TN^>U5UxI(M?D*Op{XSyvW}h zPiD7_k|po6$%1%*``HQwRp{MyYufQ>1xLJx!Kp~VM3hGNYDT1oiVHL6cA)c)Lx53E zw5(E8*fJa!sR&_h2Ro9i^M#Gn7{6c4vkF_3dpS7cA92|9Yx{(wJzxu= zhD6#sQ!46I}Jck=!%ow|%3bll0}5 zCe;Urjw)3iSZ(9nRJlI1-8v04-GZ*G0PT6yHz!=H!driL+*1usoq_HFn{*`HQh!)< zEwVal^Dx5fCb zfA{ZwDBC#THtpAFA5UnV@79~6_B`8~z1L`$XC(JrVmOe|l7~ND^vYU(3G@e?z;er; zdj&@?qi}i38&A{VV~M4MXoRvz(^yyPe@)Y^hb3DnkVImqGVI!Pn10VWmgv4lI*JBg_%0&N*6XDQe?Wdb4iQXqsD5$F?LYS%YzOX^U8Q-8%R~Ob z$p0`dOHhT*MG?Fj#+v9d$nv|Xo6B*`#I^6~`uPZDTxg2nVBxoIr$zTT3vJ%4f;sPv zjDhM)^nB9Yp1k1tfaVn7!AF2vRggC-X2qtgQTv@a@`^&M=!X%wMxu zTkE*TK^TJNaOcoHY;C(BCyrPo zHUbQ7$XuTSgL$FpGaioLFrrh(JPJ4o&jFiCd|RaSNju4~p{zu!<>`X{e{aL3hsH)w z26(9-o5yk6c7U>$x^gH&tYs*}b`hBF&(Xc@&HC-V5e3*dJF#93~0qt{2cuR|Ay$i^nV za%3xc1pxjv!EF~cBGcx*gvx|397KC^&NH};$|)(HGaQ{EE0+C!-ei3CF)dqo%y3cj z)R6bfQJ6V3!paa3RK2TCL0e=Rz`92Qg_jGUu~abeIzJ%WZzg)HnV;0-0ly zr+u2-=b!#A=Y&Nm?(2SxCa^XC*#I0-nh32^i%Zx8lq6~UIJAD|Z3JQta5P;E>M4~D zC1p_dn(8ornV&c$wtK+rCWcm}G$8$htGhi|cx#pujUA1cMp^~95*Dufn}^YIPRC|Fp=DZ~_US4hzXgQeFPJ-BGv5_&g7g!5&dxQ0(2~D1P^RM>M`3jH(+## zo9elO4PvLD+3ITJzef4A2WuUOJ2EG7;2_$CN4P%xIJ=n0kiV0Z-*=nJWb{vFMdakw ziN9%q+tkecpDe0ld{r~xOlK?|@PZaA?{p zC@H=7XL$FLILuG`hp=T!*!8FGeyk5cB(+^wVao;Unjv9(AQdYM6Ix@ova^%Dm+7-z zJOo5&gR26v`nmTdi0iBU>r^0nad=xY@UJsN(C>ToBBtwG-Dj6P?xp<4tey@|0X5a1 z%7{$g!sQT1<0{0iFHmU;BvQ2(m!l!lwML$c?yS?%F+y;Y8hliIes{znc;ypSVznaO zpUlxQ;Cx<1R^{KREj0mOp$<&a(bk)}ZX#LZ8YCk;P8 z-b=*>oS_&XRYv4QaEAv*2bxjvoL~+002)mC@!612xl7clX_h@nv&S>y!2{;S->L8x z>ladL#%=6dcQzQYbs$?!SHI|74tsXeeDDxp>KMdJgC=b;6+^mbjD;Bd^8+J4vpRe>|t1!!q(rOF1Tc=xYw~oGHGjlutOQd-(Gp+oyg-vAdQ3)=Ky^BC9YO0PG)(#EUf3Ul$$si)Zi$0gbNrh|vs zc&>VYBDHIdv_pI4HM~i`_&iddt*t~yR<)Dax*S_z*m@BzZnYQ1{WFq$q!Bd{@#g{o zK*<>&7V3A^BVfEuO)jmoB2Gcbh9chc+mH~Mcc@Wks|ntdrx@K%=?hKY#}jFgbHO9* zFnm2<4nxlk`5?r|+e9 zFTY1~7XGHu{ZVlW63uoUmjdG(8J(-tJ!_@JbGUQ$!&l4K=K(|5x+$#gad7@e;V8N9 zqRBkCuYVo!#dxdPF?UXm8F&|V^@`rAy$aVFwc#Z;7K!XbgUkBA`c@4&gl0kmg|9MK zq{8`{X0#k9`x*mdzb!EaTpSF6oP6h%9%m;QDU0^rPnWW-6^$B{HJ)`?nGIA`G8buc{K&jqF~M8FClJhjZ$-cb)K{} zR5);#HGQ-NNE95g#gW>@eZYkeYPKFGR0ulxt}LmsOR4o}N}A^q}^=HB9_L#KrjX#_fq8%%JYqVo}5 z==l`In8Vt`Cip7qRd7u|EEVHsI)Z?Du(Fp$wnYt7>aJ9q=C(y)LI1CNavd;8Ls_oRsj$T&jpG7 zfGASbZ}KsLDCN(^a-1pcrjt?G4>28IY@Cf1%PH^OIub{g>aZN@M2iJo^hA@x9C-R+ zzV&?HgCurq zb;6SAT)N1Hu=%K-qDL|w$Yk2%YPXmk}?>nry#_ zvCqxZg9rJZX823zlGCk=m(`oX>OJ)3*9Qeg9I&l`vLnL0wcq+Y58`iIVUVyMjh z4!S5gEL*04kh+e*W`#NYmH0O-W3e?WAsrqQzb8L@V2H%U2t5oxe9e1{1#DPGg*duL8rp7?4? zxJcz}nAdl+qOLvXdd*DHW`50qini;+qz$=K*jd=l{V4~D>uF6i4cLU0wuWoI8g^oO znH)7~oMX29)*_&Z;j+3Gyqo7^i_14=rNITaGkL~`U^ud)L~_=+XQK zdI=$1Z)bM=%|K}0sqM0hXRTAw3ah9ejoLU-oU2y4DcW}9l4gabvuY8+< zmtpJ3+ZNWOc-ZPMZ38d@tCr28cYbb$&o?_mwbokIzt}=u;@nI(#NljY5;>s)cB36( zilx!Meu5iH>NwCzThZPtAU1cpwi++2QYz&&qQz6RO&3&QcaZowvkk+}x0iZV&CkZ~ z!=6ejr5tCwklKgY`!nYlr&y`%zU7q}I6RyganW_53nEyPY)sp7xQBWXEtSb-PHa2rNwP zy0Nt6FO`Ie3(lZ!XApOq+=>-}`=adPxig#3$=xvv$jgK0C_#4euEdQOwro_#S6ocO zT_OtF@z$+xB_l#JFx_u#mv52?tAx6mNyX+=_s2A0GWPunMZYjy{JfJ?T{X%#u=C*# zgCU*T-i92B&#ME3!K4DFoRAH^%U>~}yL4C1%$6+DMJq}Ip2vL}0J^h50IEPgH!dc8 zzB10j*EM-}m(`^-qkQDk*Ft*h?~VRepK*Q!nP#PROIM518O*n*pn#O6%B!&%^u@zC zV{-Z>kGq;xvdj3=FkhV~lh9n@sWmTuq!f9q!oKd}VPxSzed}@A__EzdtvawYN#QpY zd_nYN$n4NzkR{S68)=xqI-}7_bQh*Ak}jHgB=Sh{hVEZ(b0DF*ujo z{qiHs^IjW=`PuuihSuA`w>w1LonLb{`qgylr}s z<(v>C|BUVaJY~eN#024!-l`&!=#Bj;ipTC|`v%_5BbgP_-*X&_RLV6WuSB*#o@w;Z zS9zLj*sH`RD0qam_ADPam4W>)N$#{NLEJ9qcFu;a*Th4<5>D~WI@lZ=LTE)YKb-3& z9#Mex5@(3#%r_>JwsL3gUZMAn(j4reIi3adIjkmW{8Nr`bs5`+Tn05!4r=gKuyHy! z=yRE|>7;8JCtK&7=ZG$2Zn@jM+&o*r8Iij!9cX&nx(D~Qg&)vkF^#hP{t;$R0S{&J@x9r2B;$+mX5K_ZPBqd4MyNtjnhxt|k6+ zmUJ{TrRZyT`A;%wQ=DCz^i_Ta2^0;=;nI{ zzjm*HE?T(FPwJfb{u1z@o~5Xs;L%bp-gCr_!k4f+$Gd=;+ORcaJIr=FQY0hmqY5Nk z>*HWUPTVu{tP@2P&3!!-d)HNFwGs8JVXyVX!pyVA=Wk*c1Kl!I}4gQS`%?7j! z&`%TXELe zQ%G}nO;rXzSI6*-wxbyFr6X-GssfofUG6~CjA+abufyNm(uo3H`_vz&Uri^vToo~% zDZ}&BTxJ?PS2a(k%BMUns`f?4xJlE`9=kukd<*s_+0lltG+iQ3+3L%KiV)AfVX}uO zG3y!8=i;oEZ1}bxL_o2T&p@TsNyPPq9aUUiv< zF~1!#$RE}P&P1hGg?F8P?_|9CeaQAGwpO~9jpfV>=rbA+CV#?Z&EYSJV-U%SoKwRM zpLxp5PU8JTA^dwC_aHIi+fUM8Kc4bhb%jdH>{yT(k7bcn<~(A#_}1ofMach#Mtxh( zH)qhL;H`k8*yCPzHR4yZO#PYSKEURI#fz=pC$#J6ee#m&*BPd1rh@*1%{v#S_f)et z_#?KVk%E_^7WXNI37t9$3X~04b!gY)6$+He!|2b+@;lLKMCovEPQ8n>BvLS_d~A7| zoT^`ZLyrh=($^Vg;qiu6YMo8fXsidS(|~kZ4C^?G6@oQqoJkq1igBu0n~1yl1pizE zIxKpWOkpmvzmCf4Yoo*&2*(sY8NE|bDgKGF-AwO|jb?N0M3re7n|fIXYm014(&XHb zHYr~#`rYwzd3|vMM`btOP5faPy6N;Ie-+SdAf)&%`H@hYETOD^scC^ccYHN7)V3!z z@@B6~jCfH~loG4;JTyBwhV&!$WGccyH+PpF?n`<~26845`Z(-cS|0k~n@Ggnu_Npu z-c13i+M79PIS1A3idNK!%!JTS%cAq438%rE8D~gHG%arQn>d!TMZG=yQ!Ph)A>{kX zc7aLaX%J`6N!XPUr2ktr|UFgtr-hW?}g9g;Wv9L#!%+bJ~AV{WkFR=xO+w;ff25=d?_QPk7CAL;kGQ#PxNF0%T^6K#*g z`wkRivg`13UFfC$rwG@)vTq~R*0M97pCvrDeO!GURm0_#4wtAtnfJC&^&TRAH9Y&| zN^e?eHa_5d(zi0p)$|<2D}Cfrts}-Wdw-5}Bt=I9dgJkszpc%;vy3&f=64bg-wDfD zJ~b{C57_Q#)hj4yiY~J?P4-3P`+k!9siQ}T7xm?N-lTjnwZJDAHpm>O$Gs?VEkob? ze4hs#n|Jk@FoaY^YAgx-R&Ag2V2)oqL=zZZv$DR|WKw?92ApHE4Sz)6Ql=b}#_$~b zK6ck%a)I5kdm&knt6Z4$a9qy(@Smi3o8wGOOQBn8&V+c!X)v+TlLlg`6fV)>xwz0e z)(a+WuerPIy3HzL^){p&<6iVJc*=&bc-GGo~z!KicW4SxX6oJh1ENI%hXMQ4YM1{!o zwu?e-(lDA#mN5EG=>b4KhJufIg~S9KBl!&wek&h;J8t{ha0wtpX_-d8iq&U4a7XYs)RO zkyNz-rixteSVHxiDfjE6kiVX98H-TVYVI}jkXz3*3EztK)h2EprtPWlU6F;_-Z91a z?RSRBVVHbgGsi>j`S$wi>N~W>GsW%c&}d1|cwOyZmE_Kd4+q#ax)-M?^_L0{`iu;> z*33HEQ7N5sF46ib(7Q?vmt0z_}RX$j|+qwC$x;wfLS8Z7N(KLQ+ADLgz zyO|j~GJ~~l8mgRX$(nmKpTCAhDyC;0m)az_Oi(gq`(K48EiaF=svGLoS9wLVXbY(R zmftRIS@R*$u7iw+Sw6|^(c_!eHa#d+V^@Af4HsM1k?bY1u)q~IdruxZb=YYrfPNic ztz4MD`%S=|HX^=$#2;NVgstJ<5`I4T*+@I!Alm<^v_{?h3DCJCW04|&SP;pnsj{kL9Yfn;s+o@iY!oXku+qq$z@d%l2vu+C{~>g=Vi)K z&+gS`ZK(lajno33cI9{B{Cw-qZL`daU#t~^cyld$2${E<$71vw1Z=Cv0xj;vmgR*_ z!=o}9g}j(SLs?Y`rdN3y9#mQ+W(;_sWgk@uilk>u_d}WRvfYr|?y-k&amhZ0QrT5? zqWWnyC8dswHMt`C*TlRSOsTtA7ML2MxG1;AX?Tuw)s}?T{Dk~_d<-hmqE)=fAkdR} zCwGWxJjIyt+5qK!kY;Z6ce{9eHyL-r0-L7~O#-=Q7k}d`bCueeH$PK3J6SFKrhhOIRK!hr7d?OI zOwX-Z5dCf+hT#sNu5jj}J_2pvIiB?LfEY*BZl5PL-7MkAo{#wPb%QzK^-Gx$ zEz{muY1+3Pe76PT6)ZFEuD`}BTMMk!n0+!{YFVRS7}IwY`UuJq5(awTkjISh7paYF}y80ij+*^GtB3Q&Eh`HMnLlgI9*st~Ac7?-^5pIzeG% zpff_!N-bm{gP2YR;T)?DH{1SYlGDEEULz$&wX$bw)TBYoR1|&+WlmQJ?ySFb6#IUW z=n(WM0{+gXI^9+sGr;uv@fC^Pp);Um@ zHJ+o75oEKQcb`XhbQ;5&C<9QN9$85c_ir@^G#pEg8{p`a)kUOVGu$aQaT+*+#caWR zti@M-xN1^5rbGBkIb*>8Kz-EY8>OkVTDA?H_m9(37dN`SR;&`ORSXANYgL$7Y7U|m zRch~K8l8I^Qt#7cWJU}oXvtXW#cVA?>ua8c94AMwCr9tX>gvI2yV_C+?T`4sA(mq* z%J&tE@x(%;7)M^r9;=;`y6bO5bxy{(WY3KVP!1inOwq(8yF4celB+NqIug)dla(pj zdEeW!XfSkVl8TH6k{Y1IdaN2;i;;c)^w972nVb8E=hK)vs*yod{8f3mSG0SEO^NiR zzw3gR%u+)Bd3lQp=;>oF+ULzBLk0zx!`50AmyX8klEa4wI=eyQW*JgAAj`|4v(tZe zS#`qJblwaakWrp}Nz3obp$mM>bpf2W=%sLGtD4&AZ%o~0o(Sf1_kq|UB{h3~>lTQI zC0m|#=`BKGekYxb+)*c@k25ny9-K|I`#OWJp315}u(pfPitF8NLY8wtK|JD`%OxSxtwA_lF&i`cP>HPwo zhg6^aPZVP;?=wi-d5+56Df>N5{wVW~%UkVsbPaz+haa$vUpf1C99o!B%qNl*V{`rt zl+jOTiP94yhk$i?D)GaHUoCoKX}E)W(t66W^(dcbSE|5sD_PU4gPd|F>4tTMW%Y4eSJ`65sn(m7<2cxUak70tIWn(ujH=-f5pud_+!Z zO3l{NRw5vt|Me+4kCn`WkUh%2*J1g4Nn%qv;R~$fg){$i^4(k5zodN za%GMgyuu5EFhA!2Qp)$iS{CV^na#O>Gv-|>+1D;wkW9dNS+l9s=YU>ySV+n{Rozhe z^{@L33vEY&xcTBZlB}2^Ll(DqijOXIaDIw-ne{j6t3UW?l3C8aeBNH9A<*78oz*dG z0ngWEB|L+j{SqS%UoGR_ekTCzkVy#nOE%`+4T~{-c9}Wq<0(`uLvc%Oz2(KJaqYGE0cye#x!=s5d^M0!#>>u*lU8fnR_vr`WDY?2&R zm;tL~K$e3TBH8j~uxi(^m+HB1eRYuEcEzP#sql83Pd*WSZ-WFLn}y~La=skNVbktN z{(N&CWkpj_2=cAWc@ZrXEW@vPv=V8q^&}QEMbDPSwp4YN1G@j|3F&3CF7t>GDsWQ^ zam@S?uRqFj&wRB8_RJhzqv>gS*)r)MrD-)Qw(b4Xq`!op>pVBy3kh?=WsGVo(dGRjwG+KVAS{wjnp7}GMd;t{P5A;dqF~p zB4+vd#al##ycw0s*#+80tfp#@k>#|XM~Xu|Leup~E_DBNZgS|P{WWaEa%{gSUQ+vN z<9*F_XCSHsVfnSgFv@`a>H%)6v~YQQYv=iBrW_%}p6N!JoF|U}eeNUoV1;bq??v?X za0$ES_kyIvP`d~;RZjhov39Ex7# z*bf5dH&up($c=P+fZ6Cu+JDkC47>bH4wj=Gfy3%*@N4BVFfbtCw!h3XDpU%-3#lke7EuK?)O)StwV5^;$CO zE@mTxU16#Ca9z5HLSd5&xn)$Rt;K*f$B( z`SZ|ZDB$s2j^?lDs5GdY7^-<~{%QqiGIzz6f0vpYhH0XsLtWN~E6Ip)VjZEfw9EPl z3Aq{#cvjk}ZGEy+<{LE{S??vT_2bE-e~Lc{(K?-~@UO!sVw!O3s<#~KaZcY_oh_zy zAOmH$sZ>S1ny=RCPxa}R7En}zZ8)sI(Y3B~AD(x-Qy669pfx>-(@S4CG#YZ&>n;Dq zmEp9_bKf6NippvL#$IuzI6noN{nRz#(C*;|`@GVCN9+)7vP@atDcE8V;o6^xR!g{h z91_fY7=V51AtcZteR*^M>K^zDB_V zl^oA+T+>Uoya-WX{E4pL;9IA6G($WAckYpd%{zSn}`c+0&|3Bh=M#Fc%-`%J2 z05Jo-%JkhiZ}$a&Tj1c?uU-C0ayzCzNhB5XdhO@eNp}JR-we>*UzRaaP`}z1Co(>L zBP1F!Z}`BP-obN_azC=KR&bRdWw>Kt%zLwx{o%;miT#4xFL9bJkeNPh6nCeSZjeUM z){^_L%%C3;Jx(mP&rO0f>bdvYDr#Ic-D!!m;R@^5{!WY~%}2W;I@?kWty@1&V_Y+W z_A2%-qkINkv_?eU8$JA#B27gPH(9;pxU;rHH*eL-?O%dtqXf}%nwyV0e?4bQB6K!9 z&~S7;ryTv!6M1HR7+sq`mn&YbkyfnkI+7WKd@n90}MKL zigoL)41Gy1lbHe?s+*q{zbvyPdjbV(qHeGEKuSpV7MFGG$dy0w^?yEGnmRvgk-Rt3 z=WRNm=1iwbv38YN)>;#_kxy?R60bxm*w5htH@zrdjMK_(sfDxIqq`sBNRxjvG>Cbh zNMt;DK6ceu;A2`oCUm+ey%cj^>kq8}llGI6Rj7|jm-Lp~EflToHHYUlva3R%3d^fL zlSW#05pA$L@WHCD>X}g+5KpRlI-i+b@aZ8 ze+gLSzr=Iz)Ay9H+;`9=g?uw}iciO<1|iC6=sLj8(%`dJRVvw?3$ge|gtr8pYF$hv z2?Ugwxf0|FG-)YJ-xIn$fNE{sv2f_a9)16FRs3OfYKsB<4NEnV;=oR*>jS4lQVF%q zpT5kOIdsa3ZWDk&9Aqy|f%$r7 zodm?{ZTQm0%6uT@w8Mo%zl|w+6aI`VNvi>Wlb4$*+vZWWO>SIrj4lr7BmRf#>dGDjSBN&A?{r{gT{ zxeOM9_*VPzE>t*D$@rW8-vSe3d;7|xlB23SWfP28*LZNn)c_C=J4)tkR;9_516e^5 zRYsD>oJ7=#ibva|qvCW5FKXLRAo=`HglofH#$B2K1_XdHov~K`h`PJdb87QXC(WPa zw!O3QT2`XoqX_!Kozpa#CNuXFei*>D0E6{AUTav3=7>h85X@-3;-)FV9-!MO$&!m( z$6_*L(N->Ul|SAk1D7CXUPH%L*EWnU{ooD_G}E}{CPQeI@sd3N|7#TSJMKt?@Z48X zlr_ocK+lIbFn&E*0k5Nwo~406!|mtu!e5t7B*y(%BBg{iaE690e}!{~$%b@?xvqlU zq)9}KabLrVtX}je8m4dZBs_)41JKSNQ2cczPNXM_Nb|F{;iYo{*(g&l0G2NU=lH6E zQk+D7I#=x^{?4b?#|@{zA0OP_kdL6FR3f3GV8tGLJ z^kr_<>Ka`~E67GX>=(pWy@@*e@$P3JjR?z>fV40t(Gkf&-Mdpx%fACiw4Ax2Afb?g zV6?unE`3=@_&B&xIaNB!)&%n3KT!}(BYA@Bb7j$TWksV#%?JL)rh(j*mG_9bMzn1nXhDpa_r1 zz)aFncl6NU5%qsw|5^>OdqVaVFb^_-0wc#g10+PQHHcJu1nrlS?? zIeb)S?i8 zk*|la9NyB@BY$8XD5Jc4C6=lhkIS4)1rgVm%h&3qrpdrv#EyDpV8Ka%VQ&7beWB)2 zq^YV~@#YA4PyeKpEfLM-~3ZB?v&e_7;ql7KK*xdXC}( z5U&0hUYcW*T@4^F5yqmcU2}Q>Q>U89o{hb5V)!F><#6?XjbZIg8VG6!#iE`7D&bfq zz)C)fwKwdcr1vVEH*FMmse2`aamf$B__zX`0IUb=S}jNcHV|e#z*X-s4Z!PRT>siu zvNX{1KJMq&!vQtFQyJ#QE<_p@w?73WXA1xZ(iR$sRssC8vVrU}07t%OKqdFaAF%yv zt%LFFO?kFoiV18x@9_YDC4gY|-}!7Eff|;m5CfzU;l$arN!5WGZ2vCgV@}&?0Q^UM zGl0EMArl`sNg`Zq`3N{`*53sFNaN-Ae|W6*LYd30uGE#uOU|oI`@uu6&95QCHt8-s zT|6}rCCp6<$EH-t2d0M(*V| zK}7wXfZC(7R?8^NkYc9rwj(%gUJ%}b5MrGsRx#pV`hXcc!eD{JRDi^8C%3<&AX_rn z^ZjIa0qBuPR9QQo0DRY?-yS&29?&?Q3t>YUtAB=6zam`Uvd#s3+#l&# z<1io*S{hmeBwJzTHa#y`Gba52B$Io8kUAGY&(T(c&Cf(e3P;qsXlbyf>C#S|BR3=O zKp2n~QW&u>LmPuU?*xvHcf-p%hU2YGKyg`@J2pddcjzbm0QC`V!;B4}Oylv;@U+0B zpbDcb830ir2Ysj4Pb^nE1R&EwRa5J4F`>-S&t~JWGCbd1I2JH``h3L<>$Ky4IDML_ z8@`mna&u&FU!VYN&MHcjvTc*RNrlU}nU zJ;ZE};X@7F>*3oEkyz|y2nNW=!pxN|h0ArqNA1l}spHRDv5KDvjX(obQEv3>Nh>j| zZQY~I`E9!IV}OeGY_UwRijhLw0&^oG2yYyA?{9;sn*Zz~?E)5ak%J!jMS+-&$?F@n zKL&{Um5S{uRmCPqOUCn=KRQ^l4S-QM(66e$E#d*N7EBk*0C^>ZRY$T;n^f%q*slu; zND|sg1vq0&F+q$M*=ocWUqU4FLXUaVtJv=(NK^Fqs);nN1*22VTk1dh7XS|#;Ep&#vgM|`3++R)9Vy~F=<3RLL z3xKM_t4pJ4+V0L`A+R9`U=(5I2-ZJ{a^nNGEOoD^*f9%ZNl2DBtS{|oQBq#Y^xd0n z0VEXWR(#+iH(Y^ew(L>qX#nj$y3dx$;m5ZHa7ZqwP!-9y*)xj(TdXRpZ2dL~Enbr$ zv-Lvreda-=4RGi|9c6dVR;ve#p5`%zE-b#+ zU+OqPp022k=ONqMq~}-TNv*ZxUK(uulBz7~+w&uQrfDF*@ht$9Gb4M-SR4JtOZ zHU!3P6i@Q$hFHb}|LBE*vu`PVRb|;fxBiS87Zc1X`PF-sJgcF)b9%i=PByHtiHW3xy%w zt1a#LQcL&t8?ds^yT8ZuKkAK_08+dKiup(mQmA1H+A|wwIHuf)8u6K~NxexT>HJAW z`Td7yc~l&(wi%(-?%H0gxx||Rler9kkY)BZvb^XQp&EEMuYrx{+9>^LSctmK$i+PR z8c-g2b{}_Oh9cR%-2eKsp+aI|h1iNd^xYOE0cGqD9ZTA4;@36~+gP}h=|&jw?acbZ z2zjJWe%jzI1|hRNm$fUFbK=^nA(m98(!8i=s;2KKW~>1enrA-P-wb=0U3znLDbJBv#Y}-sulY*Xf}o})VMu&uSr_*JADn$Zi{s&aew8m!tYRG`_8LE zip%E7wwqGBFS;Bme%~MMD!yY06^~;80n!kwjHMegIdW%l>RtrH zrjneQ@!T+x+uIM}4LvU-`W4>zri|Z@eDP(OhX_+30<#k%UPxLaFDnNQt_Guo=ZY?X zazLqGhyQ`uNUs$6(eRf4g)v-A**8PJ1ouFLY_#VP-EO>oB`E^`9;df&&mIv*>Xl#} zWDytYy=NVW&ICZqwxnaGLl!UI7aweHnl)fmp6lM;lsSh`9sMS9Qqh7JEe@8#3cb#y z-2G*{@8jEGg!4|+(S4_nbHBUHVMg;I8H-jk{+&OA4~lWkQRR5#vpT~>v6wr-PyHxAS7nMR&9l z&qHH(mv378TMRmu%Zo8O>LJoa#8`cgh4p5d-4}68RNHNrrbzxUYT7_y3u8|zIl;5w zCC?*U#r9KSaH!(LO0ayCt+zYcF?VYxtm-Q#ej0fx&>6_E-cQS{9nq<-+> zb4T{8nVve#-HJU}eJ`UM+&g-=pAY}`j8OZfyUisn#fEdaivTAsC}ZO?HpVYcSHt;6 zQEg_B=a0Bg4?iGCi?_I0gnr`eL@&Fmjrkhd(9U~2{uS88=`ul+nIZ2we(f^M zi^<^EP)D+Ug2yX$P#Fi9S z+ktpx3~>Uz-tlDac*o*XLhwEd-iZ;zV)E$Xuj}#7lKT@v4vp)H>)t-_;6lu9MiVh8 z6x!)C@3UVw94dT{uJ`QIv4agOrf7QzwUjRxHnhkXG0%~?FZ#l{0Rxv|C$23PO%fc> zOgmfm;@5FA9Ns^hQl$q;6(GSG4}I4{916jsUmI=U9mao@!3Vj^*4Ka?>>4^0oEd#X zzomuVo!1b4zbrhhcb+|`?0}2hBo~hSj+@r)bLfRqyw&MVGiZw}+pN_Au-Q)| z%%LW-+`fR=zhSk0{nPu|L-}ThM!wfq{(Y)u)eff$rszl;Ny~2GUlQQZc+mW|t*Hz|=j46c=wKeG5m&7SJ}p&acO8d+$$;xkzXT+ml{Zj8=yKGA^cvPKfMPSpK!-gsf{u%pcZ3(TS`L!?S~;EUEK5$BRC!Q_dMO$El+PylRC z@?15lH8Q(9a17`K&;yAP-@?od5ZKJp1JG*u&0131vXNOS&AA zeV`jry&h#FhB(BtoON9>?cYBn5U=V!I{kh}`c*&hoe{f22Ls<)cC2`ep@8g}2RJ6` z>~G{6pgjz$n^2%>ogH$7Iy8y`#nNmwwor;M#HOd@Z6@u~=Q}$69?MNz)%&gIi9R`m z#H;x{5IeSw{$@-${npyaT8ufg1#E=IilSx@iOVjaCZ*i}i?6o~t14`}b`?SCknT|F z6r@{90g-Mbqy$8yyE_y?x}$2}nmM zQU03mK6qs@NuX`1IK{h*)6;QS2HAi|Ime-(l;5Ox!_UrZ5U#JWtRd2I02AoxR2Gy= zh;0A~DjkOf?*|04h9XzTkR5n#yRHX}-LQ0q6L5x`JN6~$a&(6{A2G8~Qsbm%z#ZmT z2mNFRtw~qOK799N+G#mF*8QYBRoDEYcH&cColZ2{1q3z_w>@In+G{k@fQCXmQZNd* z>h3niKq;RdDB))eoG5fIZQwPR!}$6R$y7a_Z&U4y(Ng z_b7y>F?@4uRrNWBK_P<);qiB^P4A8^+h?1Tx@$%=J>l06Ulca65T-vlc3CVaXw0F)@kMti3d8qdD`)CA zV4jY_v&pLww6^vBSXnQ|tclTYg@f~EZ|*yeVoX+*>-{z*Cj!Q)svMzh^V`(_+_y*2 zmO_Js==w$AAVWp7B?kP9dCzrmLWVW4*1xIzkeCs{pYQl4v_>x`v?bm2e2g@KiS%h< zcQg{$K10^XA9Wgq+N@EOfO0$Jjr?IX6hnBXJ=!na5#fFo`R2;X^6+_bWtY2)mXQIB zS>77lC#6C`$sA1b;`!b>F6MRWAat)DHd`rUZO^i8G?ta}X>SKcS}D_`QE939VqeAC z%|tfD9}ng1a&|jw_ND2%c2ytuG`hUK7pnQD`@pyCXxV3xj7(ONTGd=Od0E*@lq+$e z_#4kaF8iwKi`t_;^@Q?Kon_JJrk%J?HW^7T%55mtU~8uyne}WA(E@p^Nd{4T0R%J_ zuo@Ga^Is|j;K54W`(|PlL1EhbjbyFo=uA1Xbk88rN*#&e2wRN9HNdmgNx^%1* z6>&#BmoME*eon5^ejyJm+R!p%^5(!D>@LC2%){jv&w`O65m#)xPovdoK2Gjm*Jc}j z)#I-kU*@&Cfvx#y3E9MVy1~qM83RTagCe5HOMx+D$S@^r{oGCgX#)*4>W76SSCFYx zZJB>yK*_T_)hnwq`p8i&9Nj1p3@wS+x}oQ%bPu0&7d6*V;(8u$4`}KKh(!1`9>@F~ zrrA7`^Lt{r>qM(Y*`K`&#|H2TPf-5Jx|xFv2jh9;;C}u!ke2@ zS4Uk^Ogy;LlH5DvMa|zr0%yOY)DvDftB{RI==JA#tLn*ltn$}R1dMb_pdVk7SR>4} zt162nM}BFueYftrX8a|v@^nO~hCojlqjEPUw32Cj+kPaABFeUqVx+Dt_moy`nc6;i zN4X~YtK#@^%jBb%MTLwP5gj#Yv!8!HCFSgLRK$#qbYbHcCg!-^^;DX5|0aNqWP;$t zv~x;I(-xtXCNyrYvIRt!@#M3vYp>%EqPxT4;Tn8$!NW; ztm!Ts_)`saQRSQo-haCWoSI^y2`Ky}OKqs}Ff7cSa(@o&D0&{W2j9sXM!mN@6=pkJ z5d6w~{CeJ$m$Tby`At9#VIljO{N0D{_$X@C$e82rx8SUGTS^f>wbMTwFY>G2K@i<( zGCE;t|GYdpnK3Q%trBCXRq+D=Ruq>t*`Xn&e74=4Jtp`%w&lKU^mK6cxi(($_c5&% zt$JJ>RYN~@8N8(D1~95ZE~=dZ0W_YOd!>u*^osA2O%0Mm^dc*_IhBQle)AG6^?Hy*Kx?@yoFvq_R0Yl& zsd8RMwoVmWaI<`deA!Az%;%i=DYK!zbO0zi{JV|Wd^VJXw!-PiI9brpMB%m_5>Lw zOnI|mK;Z*&oeL%>rY=sNFEF z!Fz`CiaT^bxYTuWA!%3m_^lIRohY8xLfZ)}(OrsZNGU?u>QN=K`*PKeV@y$oNTKZ& zL1iI5@73FVbNy4R9pW`Z!YZpJRPBfcBjLOg9VPwLi{AY8N`;${&hjjjBLkoKs{za- zw&?-aMSYEs@(&7{qR-od_g@gvGgH)G5&uB7xKd;LX28tW<`n1U!0IpcHpD>z#@gX06`tx=omh@T)n*CM{ zy5?GyQaC>^8s1*5r>+X)QqA0R$A*r>{Je$ZICq38`-grzVoy%CRD=imUE`Q&aR(W{ zoTiEGg*kURl?%R!V*3?_baVQu=(Ni9#F3RS6A(M+nozQ-t^{u-8Myb&YRkdiGi;XQo1&q4dO{Xc+ zfiZ!@M9d%0CSE--(4FB5_}Z144GMw1P62ea=jwJOwG z^I5C_F65z{rSi~KPd_=VCsaxFe9sksyiwKCtvsm246|O&ze?E6NZjJOk&v~Oc6j*) z@w@mg(fyUSQdOTdp$i3EDt9<&FEYL5Fm{`k&b55D(Q4A?Ml$1WQQD)+RReceMU71}P97i8rjh+Q9r zyOhjzqSoVY>Kv8{$XqKiT)#>%7T=ea__F>ia>hu3yncd`kgHEi&k2ahbiI#6Xk zSPbQjI0fQW<6FEC4Qnuk<65u<(w0ONDLg7sT&HwsK-aeY(=4Q|p8UXWl%tDG+0t`~ z)bd6wK6mwfB*TyEZ=vfbEpltrxf{VJjXtrk@cVXGzib8rt`wNgW8d3_`(&+JkPr+O zT%hbB|8Z)9nNo8aqYYz_66OwSV)8C{DVgCHo@*ydSgO>gH4bQC_)2HJe?yoWm|!VF z{~>I>OK8WY16M^vS~7_#E-HaB2C;>m4xh|n+J#q$>VNc5XyH6+LGOwPbb$FO|k#b8p zl^-*WHGq#)^IOqdvWMdcZpT%M!bV6ZSVhkd2Ze>3rW#(gUCVhemApV3vNvE?CK!}R zR^TJvm6J)#eZlomkFhu;OK9@TsBB)GAm+z2NtSRH7|vTZ#gKc8mU*eA2m@$F>b2fi z60X~H?$z(-=ZdohR3xgLg^}Opttin*q$DYve?QXBOCD} zUo={6%J1;ytV3!_q|u=k-#opHyp24pixamd){sUr-DBw`V*RV=m1Oj8B4mTS)}NWW zJ}%ogN{vo=5W%N}OaD>%SB&F|l1U3YM?A!Fx3Y=?p((UT7NeL~kt8fg^{(3w`mBu!e`sKj6X$AYb~Q@9Vy<)F4&-Km5%0f zaw3b$fblnhi5Evb(C~?$w;DmLX54L*7OVhokWnzuQd9}91mKr+|3E};({XCo6HL6tD?;=Uf}PghdZ)M)nHhMU*QoM;L*VzG%TLv|k_Vr~i7ZN1mg_szKhMB@VKX@`GmJ%xw;C;Nn z-gj@U7r3uQ9sB;>j31l;Ber$6^UyXz>jxixfbOYWyd_Zc4>62v!)#;3vtDU!I<3|u zd9gv4NYwK`LsXo^_hxw{3QU5|x1xVGybVEx#n%NVvtv#y(+qVY;#%OGaZQg5dMhU7($9e?D9nWEd1xbAi466TjM{h;_9 zC?iuvr}flBj2hpZR_SWqmvUusGT=4Om{_K^*dsS*_06@k&7~{>huKeNUt{{TGn#{! zo+cIH;?Qc~TYin8va`0YT!X$~t;g}I6DO#FA+L+0nx82W6h~YTV%T2(q|qnA#P^qZ zM)55%;e8U{e(^BVOp3)DUz}DYDfi!gj}qYNeId(q(453y5;@szX%SjFB5bUA&wSZy zn-%-Ty*Q0u^FCIVe_ZBH_?yc2%@G}hrZd6CRF&MED)~DOR^oXTE|pegxvPP2@7OKk zg=bL62#o{}X%G<%ya{B=nc8Mw#w6147FWSJ3Wzi?{zAyE?H=L3Z6S%h?K%;Ds1}F=V|YKZn^;sqwia5^(N?! z@)FEgUpd-^^AP<9x!X?~FLty&4$070cP|hX9UpQ~&>0bt`BnuHoia~3sSWeb)E)20 z8t3kz^JQO=jU3vr!JH@1hv$5^U+-FTFBo?}HoU!!7*y)dm#+nj4*j-~r=e9I<@PbL zn)to^F<+p`w&K%<+m_u4e?anpgHnmu^HTW5PL|TZgOesB+@%O3&zqdYO^%$GLMDA) zeUA;**^TcO-9f(UsR?|rfHZc5YWOMVIiA+H(xP10wnQNcn|Z%5pRxAbSN@Uj^bYb& zCE+irC0q7YA79{p@XIdkoh2@l^x3v9W0~jSJggkGx@f6op?3J;^DMV@fVPAq7PFo9x#@IJyf@B3bF?jY<89HL3WpHHFL7 z<=1*Q&kGMNNy!gxQ6?>PNn3Q?x~B!B_Oy3!z2DmcW=2dd+hRY{@;Uk+N<=aEpW|{( zlSbUglf-y;-Kdw_ZnV6Km?j&vN7PSdOHKIUvz)1Cy{llWzubP)2@D3%m>?b}pUsrE zZ7TNx@o38iFnMF|yhA+VLae|;HgbaJMEzbT)n?Yx9uKY{Nwn}>{t_-g&|>xI>5Oj9 z-gJ|YZ`IM=uGls#!(ZI)U1Y||T=$2JySThOu?00Nc^F9QKMZs{BSqf5mRP>>9F6~8 z$7>RJkmilEfb* zVa_`lK61Y^hj{PyilOesGjiDYq=-~eJWX`IjwVEVAG7?EXpUy>qqJDuyW|0iNL;%q zx#b->_j*qVZ~sE8T;wc+k05ZaUA?Twnd=k{oD7uW8c;<%`bd-3_7;LW8SB*T@5~Yp z{)M&0F$|aVsmRMH(57LK_L=IaW6gyQ7)wInEo!qtW0yl$zE&g#B^pC?OzaQ-_=;r%O-tE1JWP&U?;N6;-FxCm?@v=uXO z%xKzfTfA{ya7;s42a{QW8xueG#>~NZ)AjfDPFw}SQeJinVCA@lB-4$-ULx9Ql&Rdk z0&Jx+6+cUfdKeeb2^|G)PUNz>1jAShE{}|IzM$v3~!96J+L- zP=aQ^xfMv7Y*$m3etQW~^$r2cs<>B0Nc9?6l6dC-bn?7BF%54H?Yseg8s;u8LPbh@ z5uEw=zddTtppA7 zuR_aY{4Nj)x_;exhcrspfXQ=1_6_6tCRihRmhaTUUlrE)+`{T0L)9%R?$+N2_;a1@ z2|Y+f_P_&%k?;VpmR9E0LAIf;P!Ma#24@3cww>21A}MgLzaDt zxvuHc1&AUHR$LxRtIwWdjX|c7Z}a2XNcj{W2B1AkPgNc8HIqa&+F`D}Sy$XCl}r;t zN2*q^!_pp?W}zzQYn~}h&bUI5uIX>QVjR)^dtVVJqLf&KtTYe;SI5{H7^glf^-0Tn8_8yBJEq_Wr9q;3?Sz^V=eBK}2owl3o*GKBG`k$VFy-yEezJ znLoSV6V@F*|2)51_!*Q=(e7Vz|fmxc;-3}u374M?$pIT zmoCsGQ#EWmYQdKF-B)|m(=>auV2Qu?u~titexOpWuO|0T zk?zjN*kB>roZUEpfO3C1I`&MRwRSyy6@V3A4n3&c2o+6Cp5o>Tw3-^Xo`u%5bM_{r zgrz5Znzi}lHL&VeB%6RvXAx{zWnP@&yZ(^#ZRq2wT?6c3(E(A>&}?8CsWBGu|I9lB zVBIg*-?Z@W)*q^ARh`bc#@ahpw~^CEuoK<;4K4o(6?%ZhsOcc_kS}|{>K7r8*}f8T z9V8}69@*zqI$A@^`Ijv!PVWJuG-lrUO{O-zS;})qk*=$Q*d`s=0QWG(Oscq$S+aOr z+i#tmR1X*D`=nMCL+v=l`i!SMmizqy_)GEsAy}G(+Mt@X?g3|(`w+#fzkCmOYQEQw zz-l%y7k=5x%n7pf<})8d%!U_M@(Uz1em<8M9YGg<#2lhqwLht0RAT;ZhyPUe^9Td& z%{$5w>k^MpmP-1B_L>be{s;)FN3`)gE?jw+h&^>NbV zZ)J%9FqtK$;9m18K-+1*__`2`BSs5Lf#TQpu3M$jny1k@g2qe8zIpe~DgOg4@3w}R z=X|LaNnz04qAx1tD0B5W<@sv{FPNA?aWz{PkH;jwh2@PXAvFXXaLia&Qh2zLw(E)vQE;g)vxyOe}6{Qh$>DIG$ zief>^2(hti5D1wulzs<#rK^SI{ftOscifEd@mdwJiD5LcbOELX;jKMA?aGp(wOyOr zBo(jx9js8%yChPbq#8uZcYe8Nm!lsL{6)%^s8G!yuAB=iKB0fi%LVeaL9d@HT~q>w z0Q(s z=^bWeJHj*zcDPrgy6TT6!FgRe%^B10ssWF!kLnMJw+B${tGXfQf`ZWT=s}{-AK>E5 z&%A5Lcl~F%$N7Kz7kqZ7td^%PP(P2}o5t>|G|vgM8{cOoPTSoz*ytaw(~UZ;6QObA z=MA(CPyFw9`e{G%5u{r^)zp~3hNP&_2H{>|@NAfsm11fVaKng?q(z1+~I zwP#OxjYHXq)Vp2Gd@@*6!3Z6a|CbX`7_r)!--EknmF%|zga$V_-Yaogt*6#Ot?#=} zcEO8bBIv?BE7BuxV#xGMIJ{UTR>0(7wMvk_FUVMF&ep&DW@AdCbXzxd`4S)zwKnSe z7d71Ba;|J7z0XxV57RLw0xfLh8DUM5HCTMVKbIwQ4EAfL$~MqWj~eY8I(J&xuo}-C zhro70LZHLY!t^Pf0I*P#o%t1JC`4&21p%x7VFby(X{ z_k;lPhG~3GkB6B&g&^0Z*@pAJOU-&BGs5;MWFYN>{JRI9SfYzX{@P+iNPi$eSp5CD zcAfN*lH_fC9kwaEO`75e=jOW)qOCSL$faABTJ{aC){LhIuE7r^s~fkL19Rt+yfbhx z&u%r{T(4Ax_?V}j*hjR&>UOktIvOLqwVcD5N?`IA6gt+4z-Cf8qwFemK;liC@0=9` zKh0ih$uX}7JIl9?%_U2bRe!d*R8UDixnY?X$m+6D4 zxZHx>I9S^qhdJss)ijCBZ90+E2W<{C^TU;r`YmX0-we&U^maq_0$*r$h&ly6g&4W) z_e-}gS5`Gx@kO{kEPDUQ$4YzX14Sk{%)7pGwWvkV>cHtcxx~|7Gxr>pHCp=9FWbxb zIpU`U7wLbT`;%`Q(adn(o}5B1`Qd`eIm;zhPW(ZoQgYY9nHOnB>%NU%`uKw;OW6kJ zY19)({UfJmdRjgE)`0CTfBBIQXK+MjkpSt*9ryfhybTJks~{_X34;?WG{ zy}gLD=a@bYrc2T2G=wsu1%;Fqx%4|-8h1}6_AZ)KY+4)Y8cZEqQRwgPYBNU-KE6-zD9e6fH5fPtVFyaSb{QKIs{YGd=&weH3hwOJr-Q?c$~Trs*Eb zXF4-At1IrKXzF|dZ+RN6&x56xO{}!U8Cl3W8*5;JkFCV-EsX1Cx%-B2ZP}{?Bl(x^ zF5fWA?AF*xxy}3;<`FVNtzlBRf+|iX{?&8c&oz zBdhz22_1zCz*5_ka%=A$UaX^ib_}yyD?aSt!7Yf4%aI`T+0UQq1QRR6%xHCe9yC z>1Ei~h}r(?GA;W{o7PdmFWBUNYoT_eb=>htZwSA5q$W9>ENwuwbaCQ%Q_r6wHt&Ka z-ORpu_Ra-a0h?Mr>5$)sy_&%DFXy{tbmN_WW7Z~q!Z&MoU9zryWGU`yHn=6Qvq;uI z+(&pZ+>5kk7AjmS!sz3zl#E2yH`oAZpLjMe!*KhaTJaI+Kx5NxdZ|tudyt!E{DVq5 z!V1_eeTgl;ZI7P5M4amVpoCYi&(Q0koGXWY0&K?VPEvT>JG%ZvK9?jQ59I{V_H+&%M_Hu{J%unqb!m zLgWv$R^MN8VO$n60cN+`!PB6UNE$H#gQfZLy=eK_s)>Olsfsp;XE|rZ?3YOulQs@9 z;0;g9T2QnrOQ?%r9dYlxIUO2q6zCAF$hVD>;e_rn8y59kw^AF)%7%icOAR-PSaXqV zxG3qncij8jTuCVHm#pIMe-;B{>1z*%yrV#n5v*~=>sLnmD1$5 zo>;Y^sSe7!NTF+G>hq>tM5Zk2K_VN)tS^H4X)&601f2RKA8{?5MexN~)u&0iG+oYt z7}r(rgRRT$NoOouz^eYcb7JYFPP^(8HUIfTjLgrj;2s zj*%Fr=LkhW(8E<9i>DI7Dv?X?*iKQ*BH@rav?9FwF}4nGwym-1)BH@1b2hT+UGe9y z$z$nvaR=6M2LmRCwXU;o8XjeT=A zqa?|7O@3?@2O0E$imgrJKcHzPqNvO*n3&|@14M}clCvY zr9+%mL?NuS37gFp>H3ocHk%%ueB;{}Cj~Oj>?rZAkI1!OBC>r6 z9_TgeGWtysX0@RDrNmxVS$v@} zWc1h|9A3_nkqPw#UVn{YTAe!jdMl^=zgs0_^=2s(CfV7_lF7-P44Udy&RX5=A-$k2 zWd)({i1(2eC$_e(`L{-u#)GLwsO)_0>|0~{^QKF;vjT8?3AB3XTsIQVNgKqNCQ=r- z$*NKY94cbzpRrKaGTZ*LK|Brn4qGdWi=4KfR2VD3J96nQVH`Qf1g#vcgVly?Oa5$b z1~^ISt$yVQ)KyIp&mH8>ZV>Zjn5oUuIo1?E*N(nuN0yw6yNAh}mT63?PG$PWAaYog zy=p&w+f=k^AN}(+GmYGltn+8sYty2b5CaGPD-;_Bf$L4;In1J1t z;%{*>!DXL@G$WrY11wjKAtZa!hGS*t{rTTa3MIG%SP>(8!8yofcP`(X@D=I0t6vBT@0non~s*{$k= zl=#{H>hIptj|q|;zR2GDY-x53JP8=aLK5|Y5-@Z?yJ;6`v`8>i1Pb?yQ zJTVZ#x~O1sjo00tu$t&!?w-TLaRBB(RFd<)Gmb5{XGAEc%Bd|>n`ff)6DbtA18p^k z>~M~p5F`G8wHYbe5`T(?$Dg%?w+cinGdTJvULCnUsF)B3#yhRM*vVhZ0kI_GXFG)f zJ!;V)m`vvBm!=$s6C@))37@Zj6rLAb)m_B#9!2N^fl~Y_Ueo1hd~CMQ(tci#xEgY6 z-$<%VUDHlKC9OORVxPu>Wvw0vWW(=Shg#TfL4b|R?7`~BP3L{NOgY|0E|gRBQwuro ziU(aEM11$ibfUT!5;9#5slK6_4Rr8-)#s;Aq9r5c`PaE(z)gK^@?11Z?VlwcrIxE<988BAl+{rtieW0nY80IUpT85kl}hp>kXPwHiP(^kiyM6>gjM z+Rqk)`;ga#iYlpcw?O63A1dr!T+^pi$Xe5h@uU!lujht*p7(wEO5W(TwUW<WY1|kVUgZUG-rMV<`~~9CB^`pxeWSFt;dE59<)*Bu zM1vW*&Do!Qe{acgm;qYDlo_aIcj=@4JRI;qEB{oeDf?F)V$b&yUQ4olIXY>m*3{eo zck$clz4Z#$Ae=F+&;G3*?S)3`mJtO*1W@}x-ACY0s+7J}x^uxTfyuwurCi|oPlg-J zhl3umI4_dU#%$uWk@cTDpsXRUgCs5@M*RMAdjHw#zrzv6MEt56$>X#EPR!)1%gC)*$-R2el=7&wJCR zjf2GLL6KR)lV0+k??yx60HJUA^Ue=PK&5EAlkauXCxq`E)X($n_HAgbt_FGcd8oj& z5BRrdX}*9^cL2ddJA)nG!(Prr&VJsEb#KseM~A?Vz>l8JlveEAXTh!gzQ*`P`QPqA zgKX@#F(8P2Q{^|gHma<^(#HQ!fgHjg1eJo}2@qNLd6(e7SIyYYjsc~<1&WQjbtY^_dnf8?A&+3F8`+X46LJP1Z2zYL4cQ?<+z&Ho_`w6HV zs_&nQKn}L(eNdX6rah45V3P-G@FAW5BL%j4ZaHpYvnqe^PqSKy?(F`#wfOHg8k@-Z z@8i|Kn!R%Ja&nWK+|kS<1AqY!Vn+_MWY;sG0KQ4dsrNkHC3aL~n3)Ihh;dhi4A#z~ z3&dv2w7Y+RcBRsppaYf8LLzbW&-Q;eDTdCjvUn)I8*43iQ75H8{a1mTxI8gva%{ph zn%SlfBpbG18~2~xiqf<^+JQ2r`0^uCekb6+)EVMFCITG`lnJCW3-^uX9Q=zeL3|@` zoryEFxNfHw*8;Wx3#tMA3`MR;CN1!v!!>+UR>%lbFt%5}ysi;ZMAU}Rz$R~cvUgQ*(`1Jh&A z+jmwR`RojjlMrBS_H)Y=r}Q*+utzh_ft$5pIDq%v_E>_3LQ6ES~#bUJTv!6LCL*;wEm&7px#q_7WbnTibsC(e%wKA^w469XjqnkXMSgm)dJd zjbOP*!<10QG-$pmE_-!1G1x1nYPSmNoO52~Oq~?`O^wAs5r48&iyy*LIgu_=cOmig zK8hKAbo)1iP2T=-NwH_sNf(?J&aPu31O8RHut%`jE^yl)Uj?G^b-P+Y>&5Q`Nb%zu zaO&jj4s)2jAT?gRL$ze;`#;+)Wl>y52w~u|ZG3V9T^BT>;NtOjk@Kmd2wkP3(X}Nz}la@oBhHn_< zhEqY)hnOvX0FrZ6$SY9s&I+#dSn%k>&rlvc^fZuO)oV+euuD0JJSy!t@d!C@9OipR zogq`2Nk(t<5#ZGyd`Zq}nCK+3Y=wbk9X>+LkD|55h|Vccqo?W^P8sT_Ry&aUFZweZ z3iEGsS#pY!=VrK=lJ=W%NXc+L(Q(Se+hjC@m#WyE&cM)BMP082McV}wBG=C#z`_@$ zp{i6-Yg7tNzhs^+srQC(K4w~? zPTiz^T8+7uNjcTURfsnR$s}wfEu056hM`tM3RCTz z6_kDARYQu$WMe~&?h>L3%L0QQP^nC}#w@qe=U^G}{(A@m0TnAy2I=~dw^0(aBOpeLl>W;9 z!0+Thf;k;>IdGqmv@5{QO^*XJ)a}9F_USO72;4VFEVnX+3k=ep8am1v&jD$H)`J`i za1XjduG60B2waU2WNdkAb$pklBy`J=o{D^H`)KmbYgio&>!jM~J$QnHblTlg**fB4 zA;!9`GT9+B_um48eMcsXtNRN@C2>x&qw1R#vD13eX(Ulw)Iv}K(06$88*bPy<>6Tc z|GmVJg`3KPT=w)7kJI8jwYIypp!bW%ub{Apc>49a*HfpRdhqcX#&jx^(D|IQ(in|H?Vx^zrl& zg!kL_Z80vwVltXd#|dHn*;wm-JHkF6Dp31|b$Rej+m+sSVnkQVv z&418GflXw+EaLSnPWC+<9(^Q)m;pYD6Q)%4BBi2OIW7q(6opUqx?JlT?L4zE4*Vi1Qi_4aaJfUb6MO; zNWaR}Hl)(BY72Bga?#p`m-iFiHtMICWm3m$;0mcLgj3iiIqd=>*6q?~(q~&3_E&Z^ zWIEku)1CC_=cK=iySj$D#xCVYc-6F39G$m}D7Cljag1puPKJxFOeW~Sj?^*QAk)%) zW0|H;DS;^Y_ac5H+Tv~=0|#W5XMuW?d*SRKP{&-;$@ zukiRI4*}kZPs^s2@SU(LYSAE+D6wHGw4%YE@JHMClxh`?tozvd$8i$H9X3H`M(7kE ztQCvek|ADLCpFE~-1%T{i6~JvnnZe=XME`rM9fxzc&fSI8|N1`o>S*Bxb#ONbM1Fc zHRY-P!@GGzv)g=+CFa8~98$OKX$EJ_Y{>5wiLq;n3T20^dCX>5)svo@p}Oxj^S)h* zPfOlLwgb+ze{WGWK(WkjX?d16)oDmum-uhDdF(`Z(-K|La(=HT9yArB}hYr8UeXgpbY6lk?UzV_{2uS1^$!Jmg*M)1Ue;F#R=W1N~1!Qt3V($8uw?N@M8vxRiEZRn1L&i-4kNzSm{JD zP1QO0_ok;> zHpFYuq=`IakQ)?{_Y_@gM)q_i->;q-6s#PENdIsd=P|qa*}u$(`FvS)o%GTB83Y9q zoPy>$$K_<`TpL^Hefw@;x2|9}A9W?p9c8N$oIDfIuC#!->W5K9eX9@+Y#vCU#SE#g z4~g(*i>AkoB76-+4CFP?4%+1zF?g}{Q@|7 zH0?^!!7n&J;5vY!oQx24$xQXB?}Qt>=fq6qjgzsaKX07*YWI3a%{W__!<$b$mJO&U z@RcYYjc+HU?D^4gLF!UXib3kfhouC>m8rqCWaZY8@6rs9Y~6jq z&G#M~&gfbzvOA|vbrs^64PAtwE@%nf(_`?5hyriplc)a#*U$hS;_YfwJB$-S2))*S zR$f-lnBe^z@^he#YHV3+`4OZm*OuH|2pdWIjv`lx8WCR9uuio&nd89oNozw5^6ey2 z%?R}?!r2gpxMtm1b|mqV@8kU5f}JK_Y-O7Q#$q^f1t~XGGVf}<;ySvWy6Erki5yy7 zTCYU*Wgou^2w6l*0rQ(N&g{vDEHT`A3YQMMosa9m(kV~!`e|nRw|PR3LRdTbu`419 zni=DOsnqmkel>y$q4@>?Bxz_Sc@pg?-n9b4+-bk-@+9axks&8W@>hNr!<4eqgLgwEtpi&W=FiIv4l1uK&1z3D5-uz>Y zn|3y=pe{1V%7xxHOt@wF+`s zsO&@sfHT&W-4Hypar10Yq;T!9EqwJ`z#Jc8n%}5Ucm5W3^Gscotd0PeFem`GQWx2? zi+UZ7_)a%W8y1C1Uk|V%Q?Ir#otMGouGqt220Tb3+BIXd4qzl3JzZ~ z*tv>uS9{G+ty7TrkPFjW;QOdnAY37&<{B2uPR7{71=ANQ^Om#3kQ4pn*u#N93b2am zO|^VWL65qvhr6c#Jcc1Z(@r&Ww0whSxLcJ0f9hHkWe?|d=QI%*0~{*70PkT*cQ90? z(&M}zf1hMWI1t^qX|incu+&^44TXWH-*)*MZbLhn;){hVF#EHHwyslSkoxH@Hbmx& zIccjPH!%bam-=5a4WkDcq<=xCJAtp|Zsue-B?AE@=omV)KY6(`kv>ikX_sD-{X981b2`r2xWQ|6BNKWcj_2tL&f$yp(5Voqb*3aT~2ATz(>RiDVE zlh<}C^Wu(PeREZftP#%(%fC;~1bDrNs1{1>c_Uniq{+1Tsig_5M`+*7BOXl!G{;cL zOAp=wmk|q4Y8tvFI-#2$f8`t-BC6cliUJm9DtjVVIv1M={28s6;?B5Cg*&V|Y-b zZM@H1PRrj>PGd9Zx*-0zfT(J=pv%EO!Ze{Z~)}3j}7%A84?3bj9~~@ z&;Tis=xpcYActn{;$(ykInkcJGQ^Ynuu3|W!lMw|%|z2bxlmK{=G3s;Z5a=$c>JPv zOO6B;wUT!6dK3~^ElmWKiGIg{iC^}OzTvL8M z!^J4}Ya{{GU!We&UC;?6u4y%7Z8hfj3H}a|i(0z|DsOj51gzp1g(Ncu8K0U+ zW@W{U=tPAVV1m!yr2de`y*oHideI3$?KHCOVl5PYzr1IbgBNEBhzPEl@vnP+>$F$x zm%DR*aKzb%X2-Ahxr zNjeZa9`>NS@&UQs>-*<_&j9Qu6SGI*`(0(C^I%>q)Ce*YV-{ltyC4o@^rzm8&Aeuf zRDhME3c2Rz${)djgPFyO;)1GD?7JRROgpC zf+rUVj+Kn1#L@@Wn={Y1!FdV90*;QQy7x3Tz z7EWk+Zl|bjI6d!I!Z44|b>mnxJMjF>E_&2vj)W%Ww96i+{r(j0H`JyJB^jqrTc&Om z=3DsedQY0d4~UsgcM@hkA=E4ekP>`~IQ->W{HJLd=ivUxAuBOlH?QkRhkT^m{-#q9 zi!_vFX{UNeQ^K85@h~sFb%j&yc7v``H`GjMjYQ@j@PZA`PbWL4F20ku_^RNzRbF&DE6&ytlXvjZ8D8iO~v`6K4A%yI^nuT+r z7x&9rbRx$TTGSgh`81EE?wc%CTw{F2x2?56HqTZ0p+aL=$1>KNGM@5o)^M8N zwwmw}$e8r{Sy9y^S8uGLSmWpH(77=8B{UZ|5x2>0jhS!hnl?C&OKTkB@ilhqZ~59@ z%tVL0J}s|iH77_RWW$XFpTTZ}Vfvj{cf!3aq%JgOJA@eaV6*nlZ2we`9_orLcJ+&R zp?SLA2h=iZO$VH2)FzXc?Sg&JadB$472bUxkAEH_Mbi%n#{}}KRT*Mtk@>O{XJCL( z^2{(cBbgq-VUE#36h&%U>gH7I2H5!YuMz}r@;;%V%s`6NOlT_z7#g%3#g zFHH z(R(QH}%2 z)(nrt&m^yD=qXqD_6E~hdQ%e65A{@?MhN``$W;fxsv{;pD?bIT;3;t5$UIi~wEh%N z3gOp17<_AuhXUv36d}{DYEf|$wj92fSmFCJnY!3T_WYzEtSsU*%e7aycH9uXTwKdj zc^!Tw4=8m$oBUKRY~LH)cSoRL&==(YWRoU-mE(Aun2sA&*-%s-@_rWICgYMxM*Deo zxq4|<45taN&6ca99G8m5@*%LbwfJjv|F=F1*qf@wm`9D!1UiL|~ zTvV7O%kJGL^ z049~dhL(nL5O)FoAk(Q4V;e-u933JPx4P-0>3n@ z*${8=XB)=9dkwY})xY-jHTTR<+=2K0qvw^yukr0$oB(&WD`A-#iQ z&+7pf>HF%%_5_esyMd_04CyRa3!97Sp{$JVL7Icd)R6I%ZmbXlh`>kp3$xAJ>m>LS z2!=4vH=!#pLD{7FS3&@;6tcfennG$_zu!Iu{jT)~#{ECCUx@HlF^@+`@_@eO;3xN} z=Dly3+Rh62gHz_@n&^S-`29eLyUiC#g@42Y?~H~Sh$(>$SjLg>U$IF2h#JB|{{?3E zdID4E%c^;CA|%k%k&^5x{2{_% zAHd#1skqyp-yhs~uom$DA2|Bo^4mUgwqLIMf0%mjc((q(asORaR4GdB(bC$r zXKXdv+MC*Yre@5Bwsx)dgW7xV5rSAnQG2hXXsMM5RYXbgJ9&TZ`~Lp^u7}1sCnqPb z*YmorCN29BS15q0pywj4jthQwPe@%Io~fLIr^7Q35FN@a8-K6ZzBrvJCaRoCr#i+6 z{Q8T$RQc3lO|NyXBl{9M);{{dF{^g8cfdyx+u+QB=8l=9R}xL9_m`&#TITSTq44`KKhU=E(!?#oV``2!6l1yd z?P5TPFs(iYy#$otLMUwr2?iKf=-ek@Fun3q1oq3B+oIRK;xaHb=bMuQ<_Naz`a|*h z?{N-c!5Hvd`zKk1oc5X_X479>cT#u!*+|IopHh$x{N5D}ZCVsXF z4eT!sHNYO#-!d=FLXSCbpGX#h2bu7ge8G=*Z$pV2P+3Z|5u}xp1i{{D)2lEPO7|}) zldv8yaNrJ-2S&L6_4exg^>!A!6GVLSpAF#3h4}v-;mJ^yTP1I$wo9yUTMM0F1Mce% zg}|x0PULwa$PaAd*YHGzDv%w*jB4gO&EIUBCn=pTjTU z9rM~BSceTyzdYe1h_#HFFgRteIdjcT93aV>4AXuzBVhVtw-M^FLE`Y|@ zn_%ITAZ*f(DuNl?;d#$jahF~(v%oG3Hr`ffhd`Gc6TF86z4wg##Y{^6pHuR0ojZLh z-$TBgPX^_i``=ni!W`S=4s`GXJ9jDB09n+{7>9Fx)6Ox4KAF=Ko_ebEZPnXKFc9b! z1E;cAP%5!fCzB=31d@KNd5yV7_o@B_-dB$9z4K$yuXcqcmVGX6Ie2DLO22@L0@MD#c!0#UY`%uBp@zrrhEDlE^uQw%tu_-uj(vP^H^pCp+5;(KVsmrg}Q!(SU< z-$tPRn81*HX%ILDj&Z|@I=Y_#Pbc%x@CIG7><7#MPN$b{g`0Y4E_ShZYvm`78a+%CkSHX=80>3#C3z9 zT`(ZsW)fJWsV3OrVC&)dbU2zY$xX9$@#qY-1?&rl9s`}{7PZKVJ3scbJBPl?5KGYP zTu3e3MgEpYX;>D#*`7ajw6UF>cf@ljUD14N(;#QIrgY+pObF;{}cmSoyE74g6O3*xuHhsp#Cj?~$5=Z!2 zT9)E*#|>&`JsdBQ^@iSHacNh{8U=hkUMCc}Xg$q_nr?eRIfqpl9F|21()8aEXP7m7 z{wlEi0<4T2hXLDcxql$eQmX-T+km$C2-s5KCPKK^cXiQ5L@JeT?s>_RvGq)T(=y|Q zD9iJ0nzI@`>_wY2ycDuSh**UKvb!`#_m&+ZzDHfiM5-Zuls;<|#_2)z{3%Fsi16;# zDk=PYR@5l^5`{NGgQoPqlutB5x?WB`!A^I6$2Kp&5`B{6)%<*~D@0U%AZ_bByZ;HO zI6MiK%xAV)=_tMhfOP_QSx!qaM_9|CN!gvWW&sb;uUtrt(e!7JAC`+-I3`JQFP@b2 zExx%1P%{C@s5o-~N(!-4C<1u*Jipp(DC2{9jrP32*1myvY~4JbhMr3EK~k#+X!TPmF& zN%rZ%Ej6JVwcaOTP+d+8HmDG*M5tu5t-IuaP5qvUc**NIe>rZMgofr{1yUwskqD9> zGWtO$w+>Wf5nE5ZWnC|Kt-fC^i(i0-S}&?!`)N33br1S)(^YSouUb{Eyt$dA+!+| zueo87)mRW{W2vjvx&$Qv9!>R!nWGuuu}@#xKC^BA^vc%RKGKJ=GkmM5bFJG?ao2K% zf1hz`=olk(!MM?l>x80s&n~VMStemE?WPcGj@i}nBAs zNXuxoNrf{%4*K{c?~&&a_Npfc+szw;4KztBLw9zvs%IhzdO%uFl7R>5sz*R2qIt!= zB5%~2;HJ+}z%7>;&t`P*J8!iKQ3$*9U@!S0d7i<*9);WyW{U#I(@*pFlK(rueiPDU zAkHHp!fc#0`x6taKB;2)yt>fC z=nMr+{NxbknQ41%k|C4Vgt2!u1=n|e3I}8ozP2UfoDJB?#_oEJLV<;u>YHXe7sL&^ z>r%Km(iZmyf8EO@+(=W*>Kq_-H?DvFK5IvT&8ns+PV`5&sFOb1%SHE{bOst4K#i?9 z@s^Z*Ssr6C#eetBzp?Mfs1|iMEDs}3z6Gjimf>x^Td(}h!(~P2lz+KkG+9f}U>`lwEDH3O&V!oC0~uc|V>DD&vTKj>sNDW6h{oiDhQ4RsMl*T~49DSZ^UmtSfe-NY zCtJq+AN*_-8VT~??59);E%SGhS$*DD*%Efwa{&A0IdDmiDsGx*Wn??!JHKrSl_}zG zBc;$WScnHa7R0ssJZC9pa}558@Z7Z}O*2SPFvba-1pvPtnm%uBV+%pG`q;JWo++*% zs>E`LUh?ecwXoeAtq5cIh^@y&zTLRGU=0}kd7CF!pR=Q+_{niT3U~s}-I1?IT=*@t z@Nnn!HK~d`NQuWtf&1o4r)bYOXeKh7q+%5^71aY_9Yd$Br@7+KlW0`EmM*KGnO1;N zQpl4k9IO{YJS-ybeKt6zbQeGZ)OqBO?NcEk*Y!C?CNSYH7Vz6}U{{Gf%^EeL&qxaN zUa5m3kb@$fl?=#7hep@p)o-{}({7y>-`TWUsl-{MVt_<|A&%kF(enbF_WV-}Fo!id z&8w0s;!mdQ>@LRgik~P{3>YdIed{+AQ~Aeo-5hnEZ4wG>N5Rtch_WN$-FLmnun%;I zZ`^?P6N)4E=zQ3vG+C-Pk%q(7SyuOV<|&4X_#WTKiEMe})VmOm#fxB=G zxR0HIXuEo|;iT!M)A$TuTm?ONLAC9C2J#cIeDY zgf9P@YjP_{(M;1^UC(-FtrJuJJ`6Z+pALpQ56bIx?%%z=q!a9;@4;eS12+g2=hDC% z0B&%Z`t?>JUz&jP$APv3SGoR7aTNua&E?jSnTAKmj5mT^ z<7VVKbbhC5e~(tSN;VpKhHP72Q}BQd_sJNx#~a6#yLEYb^(rOwDtJTF!^dH;q>Ifw zQU24M+`faU?g`@)WAvqOU=_nbiYU7a!>MM@&n!%Yr;;cWE1TGXpLR}Nsn!OT(_%5IUtoQINDte|1N%|C`M^CUaI0@DQXow%xCotp>}n)2_}@cwKtyuQlo! zE=6oq_nlp4WwT#BHWYXgM!hENy8Fr}z~`X%>Q@zKeXE}?2Tqm=hXR9KhF6Eo@+_f0 zfI!5;dqo{PJ$P=otu>6Y$xG>_rrcpjK;Dn%KiEZyus1xu(~;z#?-dpbe4ub+%es~u zZX~VzXE&JC-j@BIu)4~T14)si)M;myH3WH8KScXfJ6a^uridx(#c0i3lCn67s8Y&4D)HaTHy|dB+(Pj(&W9uh29>L za5^MJdsr+zZ0SZNX;-gdTucb9`X|f|O*k-vY+!|GuDNg@DUk8#M=D zoc=+3{i~mz%LoI5`eC-Wi^-w+Uo@lV`urcM$qyS)K3m#eeV1yanMlw^ZmoufL)Rd^ za(YWemD&N68-c_xhu(QEm3s)sH@&>ek5pLdXIwNBkwOg11GL|ms4T>ZOEw0y#Wa7( zxW9^-gChcUMLv4qX)f!l6y%>mg9Lk5G|pLX9WEZ{z8X@^@Kq~hO3hD4fbTJ%>HTRJ zp1gIo*InhAD}JFfwT?TL#)pwAW)v%)I16gWsuh}1T`+_H^Bc%RD*d^3a!XxEC-^ba zXadW{Zs7ejLLx>#fy!%FbS($rhC6AGPX~71&!=a(h(99gz5rOZmn;>OoEid1Kj+G+ zg9Z9UoR>cF%bc=YG*uDBz2?SlN3+i7=T%S*osWwo2yW;2XD0a<$W;$%njUZrAWJuD zz8YF=>J40$U1mjwwX^qj1j17u^aK9S=GpT&dldERXm4*P)P!@IOQTTIkUUXCC-g0; z>_W6?QR6YmUgPa36`L~hqb@*)aX<3eGf)Z!Zl^=%?v+EOLIX}TzatH{YI zR4~p6?sVnIv70}w_}}AS2`91_uYpLipEZvPNT&YyyzDyOc4okHp5-z$b#=#1fnCiEyL*mU1F(gnLxAZl!uMdKR&b+JG zc@r>TmKtgu=SOXAbJUCY8ttvjlJ89XmIo1;XMT#`yIV1tF=IcUCr0;#N~~<;Ergx@ z)#wh|QoV_f*Lz(&&%~*Deo(BVPXZwpd%##(Z@n_NBHPex=Bx09Y+$)_{=-=IuX;AE z5T9#wb!dI!((l?=rX^-s3+*{yrf?wc;a{DT@WqI!4=R&|_dXi85#ad@PqaoMMC{6z z>&`)m5L$w(&YSJ;cIK({*=$eHj7wgYt3#e=-Ju0fgH26XYMCmPYDb{Z;nHRB5*8%M z7M#-hHb2a|OKwV)NlYs5pH~eWEpB&YO}l7GZc=rK4SfAz!3D1COmX{a#ps5`ou2=Q$lj z@{VUNuY2R7;cuTjOc=nM!Wo@dkI}YuDPH7!f7Y}ZmZ}cghh9ZUC5A>IZ=UvFRwdNj zTq>SmJ!O|?KzVj9OM%g#%aTnv1Gdnw3T$p&$%TA0^{uG=^b%qT>x!cP4%$qnrk0=s!x7=S^3To1v#~7>+1aM6+==$rdo-M_~l~J3kxD|~H zb*(cfss~)rp?kKpRu0y?TYLbNAaFlqD}n5H{pM6{0>x=4-uktiI98x@|T85EgkeTz-JtC^nLMgp-r|UcO zGwfFjF8meS*k$Jql9_GOoY78G8`dd^MMZ`f5#UM&j$Z>q}-N@C7OMn4TZUh z2_*7Gs!o+HG7$mK>;CnSO!DF7$V*0xFMcdLX3s7bPm3DGlrQ9E6U7UH4LV|q z416h6z4+Ue_BNQAhuAio68v){VyQhG@dw6#n7L^FNHGhe#9j&T7X|3f`~loy6tGB9 z`C@NSp1phVVvQcNF<;hbc5?2`=jX-;5}zYKupJRRbYzg^S{{YH=K^BfWK^f`D@A;5 zK!s4t>mb@)ORoz zkh%Xbu&7n)}h67-hIrvKD5gVEE)=F2(o4c@DT}?w}~1^+P(M0E^hP>Jyp|htWK!`2vrceo!hIMp8fZTE6Dy zB$6QURWI!KcM?~Qc^}4IERb8d&w@id*G1_XzU4o&GAaf5Mm^qy4TRZcf;|~w)XDUl zbWz=v04?rtARM>j)0VU&zYpxI4in5O_YX@b?a_?;Uev$pVc0LT*Bw1l$yKk&q~J$< zLNf=`Q)qvaK24F8Qp4#DBQMXa5`_T7A8eQik40 z>u%24#PJN>eG3+y9PnPn8XKcJTx7~C6{jqMEb(%aPIn`#3Ln-?wRX1L(p9G`^R~QW zzttf~LKbUpXC{zDOhw*Ufm~UJq)hKTT4XH8Sf`$Vfh20;v^bE_>sH*|V zJKJ^#jR(@bjkQtG*R@WF{%mq(t#_$&z7bco!xG~;Ek*skb!{FG;Os#JgG=j^@6Wf% ze5OV_Dsx@YEAY00@kph0Y6CmB)^+zFnkI12{CD*w+fPuEeg!h>Rw!ed<;Z?+vy!U7W}c&6|qv?4SAI-6r41M zy|HD@DzeT|r>m~k@}$E#4Z%H$K{QNQ&72-czU<~i=L|eSLqr*G_*ejEVoPsmT~&!6 zW!I!QlCoH-lZwPWEvT%+Y{<5tXcC&M5BMrZ_Z{BMH7(xUFt{{oSQS1IAEgo1G8`+$YJCBm0WA&@Cn65vaFd~!|f3d+ZGsU%;^XeBN)Dv z5}YrV?lqvOe;`v=>q=U=lb;pD1FYZ}Db;*9G@PpFZY*e~m@>g-JuEUDdmZ-iVUh3|yR-LKtE0)2qg8MxHq<;Tgzc@1n^trxxr{ZVn7mjb%D}Ll zPLZAAR!u_k3**SR?|lXztaC8?$qVzr%cj}4gqJIMTaur@=>jkg!Cso(E-U_$-Djw0 z3m-r!?_ODhAC+H>TQ$US{`j_IF~6Lk>$zKoGNEFqO%?L|+b&vtb!ZOiIs^C?T1)G@ zH~ZlE4MU%`$0;@sMD687B7aQcpBP+a)_1 zVc*VuwvP~?cyMUB63`7QHJJ8A1lic9Cdw%FZ8IWCH!D$71F#$qHtRgb7U2U!-CqQ>dmtkt`C{|sOpTZNneS?%$U-7bNeAFR(KZ|w-Y3vZw zcMPmG!M}AL-;Mm(Fs^jqn_|i5??BDD*6bgnpa(I`QGC(cO0Azk2vgDxznNusn{pOs<_3<`nc2x`ko}uE-JHc zJ!54dowPTB!T2x4EfUZ)mSvPY^eq17G53qMGGn^t9sNbd7@e-0Zz8EbrLy@e>X*!c zNgw~HWIyOz>k zRrozJV=@|6wi?f+=W*X#+m?1sy$!-vjicX>3QPK$la>}uKacxOosEsI+yMvVQRqeB z>pJr=_d+U@k|QqH4_CpcVO9nZe+(iy%|E7SgDK~qKL5qc7A|dy(4qRc8ebl48Aih5 zt6M-i$5tiP;k$~t<5~A#&1kg+j=Q%{HS_ePqD<* z3(^O1=Lk$pkxrO3QssigQ$JLFWRcJtKfQBb_1x`d3S znjCjn{+-)2OdpvqYt9PCgAb7FDwPAd{UwQy^Ss^kx>5B$Oi?%k+0!)?QAg56#a*|j zthQ-Ji^RUXmfjB)D-@R>A`K4LkAHc$Ch21(diPRK=8)g*H!_n9!0juaeVuiE$CGE_ zHP`zbP&U;cFsW7;Al#}*h&{9P+Zv8Np6=7u7h*xFV zWEcH(m#zGx0s8gStyY@zeM?)0mxV$y?kT=Gqq~;zL*%Gyr`6K>U&{zj4kPY&n~P_^ z0QFoMBLj$?-4^(=+Wn)oKrktg5$nm=assS(#$fadL@L)p>7n>3o@(WvRrGJ|p0)Q9 zP`fRru->&;SFp7l#EW`%1G{9yIu^EB$5T#bac$OvM9B&dFNt`_*3j6KwCyUDs074` zkIU`#fBjxqwZn;E;v9l?^um44))=v3e&2ed`yOuC^{T{aR|({%7dz)h6>EsuBBx-w zKHDKeG5epS^1I8{P^y)rbJ3ztBJI-7Ez$ln1&M|!g>3d+3Cesy%^dUzePeeG7)~bg zW5qVkE7$K|n}y4ZC-h#z5fAE5o)d6Io+LkD5~b#@TZu;9j@ZU>*JPPB%VShog6pnq z2gww?p{wa_i%D)V^6{lNwv+5Bn2l7^In8mB$3sbU;rGUxy1T4Db}Y-@OOhqZzkv6# zZtG6WZ|z&~@F1nj_u6I1sgoxy+GmRB%Y`6rNvnbv0=L;Ow7KwK&t<}7lAYm+CZJzlax9-;Tmk2)2Fl+76+^p?_ z`Ie;%1B)CoOlpsBv$FMSm~M_))_ptGF?Ud6^Q((A9P@bDPQo_ZJMYd$RCIGsM~n+C zx^P34crD&n=}VV4u39VkklE$EBU(F#iKuIEfSC59Gj2KCZ!JbYATRZH|2a{UtC+~) z%-Od31GN`Szt(bs9&w6#jE1o|5BoA+8-~g{c3DCa8}rCHd6KtQv?3ke(PBms}_Jv^IW)36#SRWKHg zFnJ~U*Wt7(k6aihK;IGIbU-UnC6^6%G2WxyBNqHrqlCBy3W2a^M!w5UH@Ds& zP4G!)ZGH(KO>3U$Xw77Oavw`2H*x&kO5}NgF}U(@lxD_(m;Pa?^`>xnb#jiFgI ztV_;9D3wyD3h&Oc>IqTPyDycXxa2=8w@d5Zp2x> zdYiKo#mf^u>n0m)%f+PCP0FqAX^p zBLch|8`4z?$E`OkD}&8Wvl8fN^b>mx67hp-dB5IeG$(7a+@fsWb%4fvc{}-*w)Sf1 z!}Jg8pQqA$wbq9b0ouA_K_;v38Dk{rP+@c6)$TISvVczqjF1RU~m!<gxWk`%@8x>JEXSE17yaNp@kNY&JEN_vSu1EvCk&sRlJANS5l9-1o^ z@vYhf1o00z$p|}9%vVBCLZu7{i}&uX z|7`7pjj%1D;K`krNSvuP63#fGiZ{*~4TZvf@Y-WTWI>H;qw;-FS^UbxDR4Q$yE$PO7A^Z$`ib9Pnl=c(-J*#s-~<^ z^vR5eXE*iU-Fh3^=Ub=*uRrWq)(bQY>m6-`_}{WLMmE&mgcl=JMcj9~A_{0ZKXrbU zX)JIRr^P2vY{;N%wVzMH^7T3o|6;wgu=JMZ1?G6+)QgS-BsV@o;b$hg$`M3=k=y~A znZ)n_^^8O0&nl#7am#|@FZOEd%9QDpyxa_MCo4bx7Ga+C4ZekPet!n( zDPNB{DmmiB z%r8U!RlQl`m6&h)kxhax1u1p8BUiMTZi78q%y;VRYB$G79{O3A0BlbVcbqzuiQ+!z zTBg$s+nt;4;Z5L6os({b*Y-WCyEOt|*l%7F%IXCV9+3;I z6^KHhd&q4G{Q@V&04DgWrq7?H9$G^WIZbl;qvEvh^Q9%QN#%|!;3#(P8Swp9-#3X9 zow1zy3M#JCS`WX^={z0opX6C}h+-u}D|G6k9G9oPRL9>lE*-P1TVbEmjvzjf#}?p% zn&YIyDxu@dd4XQTkM8c=;Mr`T%{k?dnu z(S7|QNopYxRsPi z#I4%z*#C4}n*E+b%1)kZ1Y*}JWSL1zo_kW%gIMoYx+%|vlc2;@jpKQetAV=f$&0t1 z!sOA<((y#X6)k+jqT2>L#wEm@+TaqJ`i~j08D?Kb&KZ^J`;IGr9k_L=JLD#0ym((e z@=h?nENmfIwqaE31SI6xLNy$q7!!BAa5yV!UJ4d5?WVF39)@*KX4)Sx1#vy%_fJav z45MkPYF8XmxS1W4bo7!5eisXYSf;OEqud0MnBY`dnZMXJDL4$ejP&s_Ix3wFdw;3EE>G;gLHOaMs@_>D* zm|Zk#f5#$3`oJ2HzmiW&*^O3@>o3dKH^2BONg}qGRx+?NL*Zy&;QY+v=gO-Y4!j}i?zg3q z&7F%CSc%ZN@R+*q%umoXEGp~$dmC$~T3}Wq3yj=0T8*QqK6D%DDiwdN7Xy|NSmnw2 zst`hte0XS`=jhERa4Ngd>=cG8+%a8RX<#Wc`NTR5GMFEkUfaz%jYWD5vpFl_5(7u@ zo^pHN6;Vs>z7a@a?Bfc-CLlwMw1v{i0rv^m{fywNF6)FpZ1c=XL9 zYq6ZFKMqX*4+JWlWb+!Zj^b zSFL>hY6=de;VQFmR<|F3BAyh2X;1+>3ciPG-C-g)c(?A3p7IehhE+Y;Gt4f>puTmH z=j>I4W1sD>cMRIKc}gPuYCZy|Fs(|*Vn!lxq9k1Ti}A{IlfUv_CDWJY$QB*k+4H+J z@$VrepCk1|1Y#GmwpTnkYGK->OS_rYk*(~V*sl(amcf^p_AN!3?fnYqnR_kyFt|I2 zq->`zes<`Q2YuX&(0qzN9uklSf5k%WfH8Fj4Nu#lAt&g3;Uzs0G8UQqxp!4DeZmm? z38@>W?DyNJdcNU~VBoS3*s^@A5t5D+qUt|x8K+;fg|43-)g)p)aM( zSa!UXHWjV3CVUKgxMAwmluOYzA8y?^jig=_jv2Ao1g6(44V2{byS~YrfP&UoZA5!R zRQS`9wL|*@^qYbo1i$QhCXAA$TeRQxQ3D5S22XlTX>F*p#JX(=7BASH84$PhPyP9^ zQ02}?A-*G`#bz%@Mj4+*O7w}wL@scKJCA+p{ZPtoCA(vKbvcZB5`HB3Ez-5>qp`Krh$tj#_Mdd$eO8Q-{ zcqAcUn`{7kQTorzisaDb0~Ko%@AM}k%m^ld`(O%{J^6!Z7G_|+5IFq6#`U|BA|y8Q!_oK4c-HDRbSemQdAbsmpPrb;JTtEeQvA5o z3ZqOBv8T&PeBil>+;0%V6d)VhPGlutu9v&0H3?%6U#?8on>{jMVhzxSwo^18h?aRQ zIU?6DLdQo~S-~wK`BP57PIqy^KJR5AJP2|5AndchonA2geu9vfEh>)sX*XSnru9xp zr}tfdY)Wq@SOD)Z4Qgy))4FU*+Lhk@s)tj|@V#uv(;|^vcHL!8eG; zYrC&pK4dZJ@lQQqJnvE)tv>kOORIss;0%{c{< ztEg9OqGL|fF)CIljm_^e`LZS7mg6q0Fc44!$+uu$_jtI0d&qmWHq^&CMb;9_y_nl> zfb=#)YI2}+k=@A6_9Jb7Wxu71+}${-@{=|&OHvgWl@#;axf9n;y<9)#D82|!A^Ga*dyGa9!MbURR z6GeYyqVKBIZZ;?R?b>2W#fxkbaKpXzDkXJS_g-&56B+2vDyVBneyA%7nS#|0&le%r z!w{F{6znLYLvs){pAmF4pg zy4bp@TMD+Zy1d5o6S>3h9 z>;6*Z=nrRh!n3{p)wdN4CJS;d6+X3k--KPYRA;dZBf1A2{yFcf2OWNt4PMW$Ou7Up zN;^sN8o*px1(+*~-=m+Xj7GpirmZ6|zw>Nn20lAWr+1m(H1FE$S_?yLlWXqwe6({$nD9IC! z-aX*VUGfe1RX>PJgybp6+_0)R&VIGt?fFKn8B!Zr4@+{zFm|Pbfs;vTBlm=1Rz&@w zr2c)%bgVp#{0AqtwKjyaa@J|(G6I1p}FzcO+1j70y`fSc{GPWj6GA#*wNV8PRjom$AW zVJjSrTL9~&_(P&loV|GE88YvEpax4J^nh^cF05uumu;LXlX@09F_vwhnI*T>PsMK* zGr}T>l>@+n7tx1%^> z!WiQ{)B&#MEuc6Y3pf0RqM)5lh>w0$2%$q~`W2=+k5AGa+Oi!VqT7RLU3nV}XE4i^ zFRZ0K2C80HUt8}`IJs1Mf?QD|X`OLIvbJ&)OQH)YaJ%UvRPrV{=Q6zN0{c{w~o&{vS0n|(5Z7&I|u$OXN!>Z-(H_a zfHdYIp10C*)Xx^b$tL&d!ak?Rbty;@Rbz&A3^j$<-GS)@ZUd#j|em#MYekmZl-uVi_M}1PUM4W z!{L78|6WL-agqyGupx0k=565R6_D+gGkLU%cc~kH+ihnUPO|R}eSk#YGZn6K1Z>`N zr44sB-$cqe^F~d(xDjXHV5g@7#xucbu2U5fr5}Z)s(q};0KZN7Q_g97ZUQ9moa7X8 zAp^VC3mU?UfG(^D?9-|S@4a=A;#z(KfwYjtOa zk-345+45VcX>LI-N2zl7#-DtFo!^OB@fkJeoUQ>zDFNjt9W&RMp=wDDD{zbl)$ULC z7=E|RTdnF0}#gP;L!6!``9+~^P*X(TgJ&!XuNH4SdMy-VG{ zu>(-CHdP!H{s|PR06p66y%+h z*-YFfv;YY(p5EVkrlbUn>KKrq18_9~3*MH_u=0Dp_n}ljT7-67A6#yK9Yfu(YTpsg zcln_Eo+-yt$0TIbbuC5*&OrFT{tFfVix~fJA&MY{C#q2^+-md&B%F^gyxs)=&yPik zmx#gqSwEDsG5nwQ%o zKsavW-n3aa+9an2plv78>(lIK{_lrkwRhAX7vA2f0T|=0;r{~Is$}-LUjw;I8N>ws zU#5|oB=t4+|Nfo$|BsCm4%2^SuK*|Q_`f{)ofy#h5wmBl=#f^Y)_5uOVy_}&rA2zh zDRrB9sU4`=m8tyiZ@2GLmM3KF&;K5H*sU}>PuK!Qwr#=`zyDrYh7=Wa_h}Bx+OHT| z&kU0P@jO3_y7lz_G-n~;%TnSArzBJXt)>Y@%Lys~mD>h%Apb8hIqq8h=4x2!YDREL z>~Xr>-Z%dNCf8hp*){-rS(o}R!~8!-d)yVkm>MECFIJEXPLbL@>`_ZHS<4{Zl-@^8Q!sjkn*!0jSnsNYD%| z%46x!d)Ec&SV%}iN)YJpu~-;jW*OcFZUj!pK#8c1Y@JYFk|k(Om!lA`QWS8!nEc;q z722%!BIL&c03Ez-kP>QqTrS;R^%n=6?xx(saq%g^YmOm;wQBnzRmih*{9mB^h|dyz z1^Tuv)y8+`19*7>S+Br{>qAB1u3!D}wlR*cKmSWV|I5}2*Te#3cf&bACCeZ6W;ren zR*fahp)g_|lLu*LDDe{!Gp%@V}CIa=MR%BhIx# z)|v048UV-{;Ot67|8*5>%5Tt20H#I7qyM%{Gld3*lwpU0DaP7_H8DQ07=c0j;mvo0W+`%U9}wiJ|jQ2cov5FvU2cV-qHR{Mh=&kg&^ zMrwY30uo?)b2hJ)FM$eT5KStj9mz4ETdAIpu7e}1JI*J( zZNh7YAAPNWS?#?r!#BUIfRdA4$M9u`dO$AItKI!T5CU*zQ=J11_ zO@1Zd`2uSLg~vJ?t9s{%i-m@s+32P&u{%B(xz3UJRl=U)YJTb}Uc4_jHgMi-$&Nfq>< zIf`?E=q?0Dzn4B3mImu{D7^r ze-*SOTL9TV82JNea&1oDV`b@-Y2y*JpAUM&ralqg=z}!A8J*vp(?8oT{Bz+8C4U%E z=V|TffSt8N0@lu?uf}!?=KaMQh3d(j7#HTZpF+P&r~f20e!Pne{!s!*dMQ9r>wip8 z0Ruq*W4+13%L}`C8Tuv+0^emw;dZvST;em~X#=CPS<7Cy^%M)-ZbGW)_$LTC%y`MU z0em+hLB~vfwq;RyQgicg953SZxjSS%2r-v8ibw%e+7p22`?sM6A+_>5N5k!GHAq;O z`LKP;T>S2qBM06b2Iw^CsB)WsUf}@R{yyc5h|OuWnWQEg#Q5m1!mbJxe=k#Zp_k6m zOyS-5(z7E1)IgBaabHQxHmm0!CA!w`2J}~peCig?s}w7{87Was=(ugQ5kRu7wyOTU zon;`H=`MS>#QNfsScPLKK~~x|Q(_l3+}!KfdRBw^mT;ypDoO?T#SArBG5^Au4dStm zpD*`bv!S|E?qIVWJ=+xIzz5ntM2`1ceCva9HQvETPv4UhLaDU9$&-Dg999=vOM^3V zWJ9H4cJnJZBp`G9lD!gbw0aq`W26#td{qxnmb!n%r2n-^`yK$7;S~VZ-oOv||9pdE zja4sI%@p#wdAd!|e)74N5a)m5lo%=mU{_t#6KWj5wZfd(*9fX!45Be-mvkyy0W~PQ z9Ok8c7#+v1*823+^Iri;Lyc;p9EUIYa4o)RuI80}4%#0LGMAnsYYB6?R>U=>JfYcE zOw73gP=Dh|7;tma{u?R_7)-f{o`foohx&YBD4D$}@od!_2$LG{%`fr=5DN&$5RF&P zi2N#_A3TzO9aB0o^w%X!7>sRQ5=wZ{$7S6uR2;|2ki1|+XJs&m0;I(PoYQLcm-|X? zy*=vA0fHZ0ZE||ZB&cNVCm7kBeXsLJ&@t_`Yg}jij>-}X3c3*AYvO3~N!n*tplx8a zGnbWO)t-j&(4eESPHe-Q-ipy=I@ozp7TwBQ!c*|t&z)Ey0~yB=@%O0ghf$0N@k?tTZIsO2BhYBSI672) zTD=ADLs?(techv8@m+QTQtDbi&AqFfp}V`gOBj$CI;5430SSj1nxVUu?ifmj5~LB3ZaHiAyMKGX=UnHy_ybt1 z#hUfheLw5|e!kCVT2w6LcT$^wnDmA0`R$uSV^yvwTzUo6BB=SZIJfu*=dz{4!|Kab z9e22l7^-#+YDvo7esBmsgjjQ0&2F7gP9AGD*hZd@>gQIZk8(J)mH8V}oR830k`BDL zr?n8W>xevyPbgxkf_WhP{ZRma6fHeJawG-s_?o&;U!JtY&Yt7b8;-ZBoT_H5fv!+l z`?=t{HrKAIIggJ;NvIDVGRv2R)myYeAv<#M_AB~B^n{d0(I<4qQzIexpdukvOz$j9 z<4c`D%2I!k1H1BB&bOy*NRO_Pt=W?_ z)EB2m26tUclLvqA&h{TJROc$3T!_nX2+9z36=eqp*~S)q{ABeem7{iTDwy=!D>!cA zBdOrnTr)8-G4|I3A1%bRo_-FYVchuy!WH+9J07jLLMSdSUVrr+-J4fFx4!Lg2Fg&3 z>t@T1wOc&O3`$F;TtGpdI=9;A>n<YXhqd*!;lasx|Pc<8j3^+mt6Z4sm1 zfIpp$dG9sdWtgLEW-nx}W!@TY)-kk~p*~cfMkTk^J~?+hr2I4No*vH>(Ar@oS9p>6 z`Q_%RK%My2)sZyybWQxP`Eq9iQMZ>%Zs!w$$~Y%C(ThjhP_i7rM^*FMb|WXTq`MQ1 z^>I}R(R~G%P44%)gZ#0-7}q^uJ^Y(0h()MbR=7Ei%MMhvEU*qFw)JC7SgPT!y=e4eUN6apmppWfeSZPn)UYSsea<-bv( zH#Q)MoW7_ZgN%5DDmiLgU~Ponl$husv6b^D!7`SKG}L3sVe*zrLe>c6@B84O^?G}p zjdhE3UO<}Sx!RF_et14t`J{^d7a8xqq_xb>R+~YXr@@`FXpECOoLVl>EO~ue^B9dj zX%ARI6RM9ycB$>Y)E;2YdH|Sq`CD9Y&>4cvqyJR|Q9d!$zT=ee!Brx+x&?vo$@u4X zda@a>;QN~(+^b_`zCWRiw~SEMcc1dP)ki{ayr0yq82$tp>SXf|lpp6TTw&Lk6pP7x zkHObeX`(Hv?6hiqaPrLd#SD}7=a^7Ncepr$LZq2!Io=*B(=%z#xjKd_Fy}K^l|($y zUl=O-+Pk3mDpq0Swo^_-02{~MA68k64_7Nc?LUKO!{kQ-i6A9H|Ivuqu~UjYd9m z-%j9lfm|>xLvGm(HkQcyifjRz0akL2y2t5Ej*G@@e_>w9NZZLELhF`aDceLQdu@7Tv^A4_PXa++>M z9hivrfL(tyAzy{JODL*Rop~HYwj^kekHc*}>sv}|HqM9|y82UfX4IL1vw4X5XSB3% zNjgOYlA*Ld2`y&fuzTy&nBZ%x91?#w!aEJZULv%nqrO>=)}%Jyn{vWSWEz3y#1A|{ z0l%<%+hO<6-KbwT1ygdTvhsmc%Oh}XZ9mES8)j55c9eVbmxGFf#OBg6w>Y_|T8EHY z|DB}s&To@#|09;_RgO z$jlv58v@Oy}GHZsTwj zOEuOj-F6nFBngu5WO34Y%4SDZW?5Zy9J1e6Qrh-M=?Vjd2QFpbtj%9bu>7NyaUl59 z(BaK%i^ki$JcYAt29)pm(HHPvO#vCd615N8Ka{# zh)sY*6efpPHMo0&cBj-3AExF>Z#wLy_@Zu{yok-U{zJBa>OTGCeNJs`4CAq&a0LsZ zUhLvX$##{_uL5ogbYdA2*||LsxR`pvC^B%T3ZPS(&M7)W3}ay7l2C1t-@ zOJI4A_lc*HoLu~hV*_a6ulJo=_H>x5L7L)ztzCaC^M(Gx+5?S!X-~e z$E-=rRpjg`a2i{}8^!kRO)92I}PcldU6vZ#U{Q7B=>U;?-m5Enc zqxb~+xr;!w)ekr3-mFs@Bw*TF#2EUyJ}1VY-8WLV4+73BB}F`N5Nt1ejY;PuiRJ!WiluNenUkW5PhmXUC451-DMX=&7)X%fw&hs?} z(WY8qB&ifBT_c`(2s=2h*DY!J<;{dkwMSQxT64zbOz089L`iyzF9cKB9TP~PcmGxl zsCnU`wxCzM(VSwBAX1r^RNh#)Qv6TtIYiYix8L|UPhlJo&R&ZNKP!($Z+Lj3VN3yX zg?_R!#Zgh@FgG{$hkMpw9_sMcNM1{I!o7s+v8jfg%tR)mR{EW^<5%!GlaOKl#LLe& zA)N7Xs8+PIz`D^0kPMqd^DG(fc5=Iv`4w30w;qoYu3P+67FEfha#)zUARdpX4Fu}k zrEW(6`w?FYR?hcnzI%1L_G~vc>?pwSChG4h*-4smATlL!F;(H>a-KaA~ z+bfgEc=`62CQrJ($Sbp9|Aw36iMw;px1iDR1V>0QUdW3DJ#X&*<4V-W4Bp-3W2mvW z${c=lNoh#e;CrG*>Gv0A(8SKNC6|>MQmkh)?&dFh8~10Bs{#(u#I7N_2gF1%{;dr) zWP^2n+<#U9UCf_G(rGjfczNeRei^N3HuhEg^rYOBe`H$1x{V&itI3b?wr1+MdUF0= zx6@>?=RFa;D01RU5Uy2%e0{T&{6o5t{<@y-yqW-F@NG88Rw}?;Vs5&4{1tYdCQ2VC z-)*Xx4^xLx_DF0Ko-*+IRouW-O56@hw}iM2;loEzvAr4gyhT3k^z`LY>{2YLf+%M# z=IX}E9O&%cI?Ys@4MhW^*~lUI%Vv;gsY+C`Bc2!ek3V}Q0svu6k>PUbUeEl!psTLI z`l1ywN&7<;70<(7`W5}6y;S+Mt30cnF7AoAahtSVROpcu6S9y)4c-Rs^r9gM_ZD5u zm|%l;KuxU8$W3r#c{n~2?=K2@q;K^lJ=2u89Adgvl4&g{)F!ky`*wVLdmeaqKEqO; z7o@ao!`AeSA)g~irvy09-coHYZJz*wvFe3L`iSu^8-FG3RhCyc* zzQy{X+OK1n6dyRSN7YQ=P-;XzIuGS*UBRPNY^I<)%q4IY28Z0WJ<)2x-}>2D;VWg} zP8uVoNw4Oa$$f-acpHxYD$Rt5GlTlXhSU?27Bx|xobiVrvZ||5W(hvM06tLD{boxKlU#Mv0p16v1h% zMTHZ_Gv3$-EUY-^MPB6_a@nAFEaV&Fr23GuaD7XD>;qS~S8zJKrTdx5$Y0*>oNH+w zT{ID%8J&aqC`Q1s`Q~$_dNy}U#C;xc6lfKo_Fwf47M1QL_9otYLvmn1=F$O*0XLe~t^~z3*_N3bBLwlwlkSjtFUxH9D4t#lVta2l z1>4w4QChg@jDnulX+w>U+RihZ&OX?^R$d(>n8CVyIaa(!JJhyg8;743s|-^)=ky}w zj1bOpFft^ZEhZSL%uY)w{)4;YhWAD4T%9j_KL$BN7MfS2U^~TeI^Y(^b+J!2Ri|D7 zSO@^>Z%E?0!QAc?`PT$u9gmKY&yM@SG;Qa^7zP;=MhTwk7V&C<8rLAr!Sd=@ksYOh zsZou90Y}a3x`!ygCD4w&(r3xVhSOG#FE5^L%oivt0L$(c1xNU{!xjAz2>rnZJh*rvyFooooH z*1a$XDPw7DX{bhNBB?pS`45z|oskwjC1X@l=x$x4Qh`F5gq~0s=fPKXt0{%jPCkRT z#_T0sxt(RL+a=#u2hz17itW0fu~rk=te2$TRp#b-7oQxom~B?qBM5R-?t*{*LcobQ zb66EZdw(vT)>dw2j*0c92#2%Aw7&O1h?kbaf zUBQgXQyyon(z~E3;!_T_cR+QbKJ~P@o1~{O!e=|9Nh!oMMMRJb#qQk?sXY(#bd4>h z$uSh(_jAXH^--d@scqFvgcX_fEItmrwvhpx=y9Xct_J<1R>kP&>XgbYP%f;_OFXcT z9}eA(8_oJ!iWg6riM+N;cN0gW_(91b?0l$?26*ekM&;&>vH5++WJHH$pRVzI*`Q;9 z>ss&M3P6VWfo+z`+vbuF+nb&Ra*350$NVr1Gip9w#=dOAsYp~^2Ta;}hCkH}8LS{9 zW<1`KiVd!>NE=%cJ^%bYRsB#1^Wl1_z3EQE)tk7H1Bw>_?;veg$JBo*_T^;Q16md+ zP2iUkUQYei@jfk82WQ!3Z*X{XAxp&z*1@bw7tE&p7%A#lmoVus8VZL{Pq2R@{T0S4 zxz#M@EVxyic+#|&BlX+8_s5{U_WDG=z6gLwh|JRNeX0s#I&Sr93Q=AE&W+8f_XBS* zk?f+Lf+jrZjXlT5clf_@0#+&y=G)Tjl`RsApBQ2x8B^8uBkKh2A&59uj9S(GHhGAR zY9J?+P&XJo?VU)rO!mVULv1e+wB?XdoM)RcgAq!Um^0Ya>Jd-mGrznW#lwMr^u0e1 zdVt6Qt!qM_=fz3%jU?5*A)|yT!ptEO-kRYrL8t|n=!L3UyVTra_v~NIMVcHDCbpuZ zk7o}jv%3Y>^@p?=a!mws+ov~&HG$o|>Md?{YP|7EpP~kG7Am6CV}W#YqSv$2gDLJl z%d2zq_;}Smd-|x(U*qE3>~(Ltj-=%$AM^d_efYh`L9rGG^hU-VG6gweVjVOMnB7yN zfSM3LgnSli?Dc<5@GD>^RNZh7UZ1$B44Z|ddZQpeD&gL+YHfzaxL|XlMdwouAstb3 zl*OjEjvA*wjc^EvloKy>#(pIz=l0aEid~+D4gMF%EV-nZ0YPQ$AogS)V&U^r#m2cV2)1=77g@!rngyKoGb6evJc1o7Y z`~@u&i{dX!*cWHLLK(xPAUvb0r%t?wxaI0!l>EsyF4#@0}nqm-fjJ%hQO79ZPF%hPjc(?Ojr zX&t4OY@4&ovfaUApZczKNc%dHY!jxqVe5!fOYnFoB(~&9NqlF|%+_bOC+X9==6r%w zV8-lvFhXybSxeG}`-1!fE&tmfiD?>#ZkG7xPVO@HjpC`MrRF?4+$FA)-8h|tRueDT z%wl3|*(qCX^kN1XSr%wX-msj@xMS)=AxGY?KNLr(bDpXM%u0x?pdC^9Y__=V}x&ZAjxqop{Jj@I$Z!ruKJb zRbIV1IkS$u^^3VVI7B;^ZuZk&rtiLfeM==HbYc&6>ZZObSsME%okIc)!-|}KCi_wy z;k8p8qzuCzQ<-pg5;(l>`|N3v{DS9VdhT@I&b$>71#z{X2mg^K1fm=^sK zpZ#oj-&d}On7_nU&RG-4NQGX_w|OCOGfX50%z|b&{?r=8d#V`V%1qglVQA*&d6Kp( z62lSZ0-twlT~J~Q--_1veRbGO_+IQtaKTXOoKrF4-4M{Hs!z%k>RG)(N{}VbVC1j4 z!d>~^sGd_y7a;-yq2<3A33K6~z~5DUDdJ?qXcjlzX~5W8H@4FLMcG zZB8a73cky7))m&11=n{8oQk#VQh+Oao9tBcG)d>I-XB<)u&|N2Xx=w*A6K5D1Iyw5 zB(*BJ{s1QRBcHOlJ}c&{do6^2r0DB%s140v|Mh9M}cYhJO&-z3BbKt7`{)g%{f^3qJ@M z!$1ifT3uAC{}p>lI0bQ~1igHlqyYb=ZYaVy3$;%U%E-Ib(5}^6c(*ZE{E3+XU!h$^ zIs<2srvIl!sU#(F27N+Gu}rSE#P*+8Hjm?p*=#v^%sHa0&v-!i)Na%j;_y)y<0+;~ zf_2i(&^{yEm`FErguyFa73Mc0UY%3+v}V-se~o%v)vHPd+t=z)~C|` zX9!Gpcl<_2_4mRpXM>PTe=Q@)w5i8d`j6LKT4l|1v}KtxM%6nPxRAMov|~H>wb#YS z1OO&Fy$;v(1b0VtotCl3=t|ombKQKdI9rHAo$J$7w^GSn|B3tYs+eMoUw6Xm^OTup zt6pm|7+gQ!HB$o>L~(wujdrt(D7XsnDes5#dm*I!)n)w&ldsvW>t)(&^KHj-gdGc# zHiP}Rw&dox8j-E6nW`|m@E!>B-jUP7o_fF5a%(AQjQI<5*p3?oC|xI_Vp;Iui=Soy z3JWs#t?i((J-ps6by)qgt+vNL;lYb0%r-`gAdq8ZH; z?2!zWJK8IIq0A{Zd(u2HJGa)^rNhRC@9h2@I91zGVY11d!+cX7pl7iQIXh|XlES321?|D@G8x0g?OX%H5`p6dQx31B zs96W|_tZ?2O(_NiucAjJN#h>fHr0QK0KKrw!b74x9Jq5B@lOOY`LIRkCxCPkT0a!OpQ(>hE<82J?l6%SryC{7IIhS&$_97Sw{kgt9C2RZfiYPVt?p z2zy>&U$9T{JOAuE=IeUzPO6WYFBu^h;aTF-+6cESm~^nx6PV?mk8j=!jx{s9Yyq}W zM0_@|`^=PL{=^sWk)?cDO#pb9zkv#cL)UiiyLfy2Y86*wQ`~sHuj+-G*Lj)+Bd;g> zkgN14wHX&ftJF=Q7cQc*H!~B~_Fq(7LwqRS?WM)GosB50a{S!(&MRCpfXguaDuTzp zePS9T6j2GHp0+3UNMW|;YP45*Yi&rHK6Y>L0mj1Zn)dLksL{YR-~KiEd`)rll4n%* z$9(&QkVl8Z;HlZTPDYn`oj|H{5oIIlF|H>G1mMc6A-DNLHL9J~a)R^HE~7$(aiM=Y zKBh3jUn0j!{8iGCBGdbngn)-b=E`|xnSmv+wIJJjpOrMbcbZBkgE$9EN|O+KPn_wO zScQzgPMY2eON30i6&J=kMYi7;xy5-%!YsdXx^boVQX`|nm{dzP;@K@X<=zHymU5o_ z}T@jR=RtNuaRv(x(%<~ec>!`x4we2e(jw6RqnGtoCJ7oP9}#)hYq zfsrlG_*;Y(K@O@4hAC#Z4(en?(NGMs~2Mk^91K?u+YGnOO8+ z(#6AEQe*36dykW(xhNG~w|5Uyw$vvE)D9R&L6l25+pAsT_Y;ZBJ20_xk2xvKKXZJP z@aC*!ppGHhWmo@(o6W6j9=>Z~=JX?&mYLOxy!dp2Y-XDw=~SUFLut0^c~b|zPd483 z85zc7l=&>F5PP;{&Wr$!ZiYjA6<9H!cM2m@8fCw=r4e3tz|3yddykHUYmepzZzx)r zndu4?2O8^w;y|);oz>oESNhsmueP6lqpNsx#CVJxc)u>p{&eH|9*|X9N(ZRXGlJR` z(bYoUfe$EcFI6r-P^J;la&{&2ejspxa^R4qttOF~ykmYJ%d2;!&nzq5_x|kx<}z~Q zFFav%dv&hxsH8+)6)RtJanf5;bPCUVC!X#-=RFYJB~S3Rb->WVO*8lr+TIc%`TxAz0w4#od$UMVu)NWd(bQeLrlAW8VXh@IO31_gI6A2#>)pGDC4Z_nu96 z)2J~P;Slht#_IVB)vZu>HD zu^{}0>ot)b+)3xpiOccIp<$4q`v-R=2T$_k8OBWfXmvSC2I^q-h1KZR?Tf4aE7EJV zt*`dc+T~Z-;~F0ww0K`=NZPJJN+NStj$9LLyBYRL%okFGLK39M;Odl+(1njd1P#xO zU`MHvUd~cj`cxSX-*1&{dx|{vN=h_KjtO0MB^iu`(+4RPY;_~%g}JrhxF{v8?F1d! zvPaWu3y5gN%ZaM-`-Qbi)AF&lPnY{LUX~us3^w>pvHOVnuQ36v@Q@dh2Cb%`MR=aI zOX%}oZ8HOhLg4*O&?U1P>M0ySM1Qb?o@sBk5RVeFphY%%V$UXL?6DYAgg(?h+c?0} ze5nueBhq)D#sVi@w7$nxIr_?;opU?E#QR4ljs_gig5pCy99{fN4v;&+j~!rI5&BY**xCkk#pU%P?(E zHWwvgn@$k>)={$%S7V2o)cqW$UYK$F+XYkOAV#U>#qo-n|MaUBg`!`3lDRaH2fNyu z+A=uR*vI0)?%-rkS^hpW=3$yL-)orBpbiBn*XYAA*UwSDPakeQxG7}e>Y#QLp&5J1 zh5`tP43AQc^$2lD&INO!riXN55zF9092=E+hLnt}X+C4xlCDvF*B)yOQGOBFtk%yc zLcUNbgC_y+FH^Vu>I=J1@lZWvJYK)MTP#Mp6qWhiEPC@zhPKnxCQ;U@w!s>KwY9oF zgUyozxVHp~cqXmhmhXc!)AItADePlb98Kc!0UH6XKe7d_;8jovDd-M#a~7f%`-_py zT>cDKCSjoRx$UrJq1p8}9xRG5c}+yQyncRvOKd*jn%W}^m!9J6=ql`_hv0fo=cmm2 z(AWGMapigz*V@JGHG7Jm-Rrd>DbQ*WJ*p`9pc32Sy!5Mb{Qr zAK2w=?`d?r#@u17n{oKF_e_QWsk;(fHYP;5rQAmy=yw=fI&rRq$yJYGfWf`90+%;G z<)lz{-{QY2b2*&FZi|JI7-PjhSA0BfMtVDbh!Cs+(TQXu%t30P2q<_48^+Bhk4gPf(gx0&+bZncXHTI#e{Kk14=?h zD#ZkI$_Qsy8Z4j6d}9(?+wmd`ol4*~d&Po!9$BeU?y44!Qar73ntuwBpm^7As~bC* z)LFD=@jd#)E^u0P3{JRD%Zvx<6GTePxfEpuT`(VFwyc5%LlXXcTJ~6E+`4DC$ux8* zGBw74sJC$l1UIbvzE)8Vo!BLu2YEAx>EVS|y-(Zf45)Uci zX{|{5-d3X$11zM~DcDOlZz#J)NYm4ZM8|zEw^sF(N||JRlkyOsnGvev|B+V}bU-cr z?g}4tl-cJ?vZ>c&q0VP57pqd;uF=h*W;rh1{^-!;;+-fZsAFHYAb_x6i}i}JPU)`i zbV5Zc)t&cRd4fbT^istRD>rcVWqjzFMq0Yc^X+Kb!I^8P%CT=v?PL`x8@GOzixqQ) z@6T3@`V696t}J+z)2{HX6bhG7PEX1XDm-R{Ee*okWhfF-3X~Wh?!_>XVsh3$M>Ly`Y7sL)4-!|Ipvh{zsZ)F%7ZJ+4B37?l>Oq3b5%piNh zEI{Z)Dzim#LV6Aywoq%(Rym1~f5kYHXc}i>*f^UVn1xzC|WTQeE@)r|!puk#fH{;aJCTPQZBeI!XbAs3F5 zPKquEl;(LgRFy~3mThef*}sGxDN1`VG%LNxif4&1Az7TnUL@Xz0FztQTqrtyc@9JT z+P*C!3_Qn6W5r`U`20lRB<3W;{cFxbEgQ-KW@_S#`s3yC;nilc#^!yx4B6;ya*hW6 z@k`H9v9BI1#Dd3^Qvz6Nz>2tRA)PNJ34#ZbxSiICS82ZpGwFznc#MH+_|&7+Lg?T4 z@rV_6Wjf+c-u*%4ZnPnad0Au3DV}3hHcMf1xd}uKY#N35tX`zxB&l33w>puwuh%I( zyjQ+Sw&KeMTcISuo|Ju2LG=T_f342$>C>ySRgG`!rU*8UBABzJY0uObmx`8#oc($7 zscUxFUl>!?$Y0~oODg=}B{+WiQeG@UXM?VByvTvLSJDWub(MR|Th?=}ICdmtRUPdh zJFU9z{8Ts9nX`h3)AC!EZSLQogQ5W3As+qm3alu+%wwWMrc_P2WQ3RkL1!|F`VV+2K?zUf&AS<639uZpy#jXiu09rzlRMB>tcg7wIgMtXz0fNn zeftDM&b&n?4E}N3y;=9=TEuCBl1`GG?aO@z7V?X$8!dAy1sv~8uD2#MrVC>=E~iNh z$Ypnq&^QV*uzA!2wxnmK)WmRCW+pYAUsN&^a3!HHce3hlleLXK@V#fXg#4_&I`=~S z%}!>&x>B1yB-x1~XpXD)DQK_mRj1nN`Xn4C8$mZ}Ps1a(e}Ak9q4)LX)J0qNR)=9q z{I0KW@>5n1O*CWTW37m~vs&-Btt~_f2d>9mC4Wo$2B#xr zUS3u#;H@&sKC}W!gT6vR=hLq=0?Ks@_MgF62D9DCFO&OLYcN~l*r}zcK_RbpGWgdj zn@cG6sb`vKGQXQ1U@3+*_jSJUN5Yx?-xwGAP1D(HI(N?ooi)rc;riX^8@ZpYhm7VE z)WB@Q_k?8Moxa+HrTeF*-V{daSis(vLxwZC{?cQ}kl;jUZV9+zzQ1wQ)OyF{ z(CAFbGw=YuF8Lep-aS>Yyp*^Wr&AIcqv1MTCaB`C!a;UG*tu!jQ7bCj%LD9fROo1| zYk1z~u=ENt*C4niAk@O!d#+2GcIa<6=w7kqtemXUF%WdMFLK2{IO55BWymwpr=EiC zjsK9$N+xxA2ksZezU*(k9(cKClEd80+9_cJ8{L982l_9vqpV~M)(CITl-0)8gM^|R z+e?+~3I6$J+StchA3O-$ITM#plcY$u8`o_W!JsMB~8EnVqx zpE6v9iVXa2Tf`O7%^%MoKjjjRrytKH+O!`HixbcG1Fm{IuQ4P+kPV{)%U{Bw z?A4tTR;)?hJ*%3{KO3rJCjLjO=m-!n`p>Mi_EnP#??UKOydYR(o6;6yLEx9k*)tgpSj1O z*_A*uyJ=Vhw9qHpt~>{Z>trW?{vPd+B^G-earz{A3?FWwc{b%RKrgm@>2OLDCce+g8%;fNPh?hd*BbGClK;h( z$gLF9+}UjMNw$@C|mIfv(BIGRDLrH;b-0-sWc~j>I(b*{GFz1SkTi$ri#j5X*WPXlA117 z5QOW!?0!rg3K*ELmR6iXj1JaqZ$~jWND}#;=uMF1d&Y?~f|X*JK$$t)@6(vQw-k#_ zh4`n0O{52I@*en)B|LF|JASS(OyRdv9tGjRb``$f3R99Wq#fGvIGr24}=ozG&pWZ%Ldb=7L zHVQ#}808U7N4O$9e}xB4XKK)n=@02I6k3#AhtXwOyc;dz)K}0a#Dn(7`8XiVD^r`} znk;dG1$Op_Y6=9fkoQ9TO1kn?Z~lDXkadDqepGV7CFSl4=h%nrATD;8P)JVJS2Y2m zGUh)Z8w7)v<~z9^z}yjL*zW19&gyClk`PwLUNRk1E9BDWoQR0L%2%>|U$W>(3-pj! zt!&L8mBcsl=r60sz$Tu92B{Q}*S1mhAC6D5-YOWNe;xYQQ5qsUDoGBQ#aE1{N!ylt zL=Lif4`Bau>Kpm$M`rIMF;1EP^uJDLHc&d|9QpPjvRI7apVOIpe>|UJ#nHJ{-4{UI zRRV>N`Ty(WM&zXF;OhiHA1QmM{Gq=LhQN;zJVdOQBl1>VSWKESbMga7jn6W^p+ z|F8d__=Ywf=;i-88vU*NrQNl+{=jJU+J7%mO(O*OO0t!@F9UXau)FiSzovJ;6GuWH z+@ghQ$AFypt!|Ctf38BD3JB}AVI&|_B--rw5Uce@>bOWgpQTz9IY_z3rXw55yOf6wB4GQ`qgw3*N5 zZ@&qstt>W8?@mplj)Y2IY@sbMVQ85%%vR($jZWh~x0M*(*>N+}L1f7c|J^1L)V^Ji z0Yb~L1S`CH-YMk$=NY^q!x(f`9s9iiyiv%2JaKojO#bgNTK0Mj6t6B?h^hD$5O_|* z7=%_H-^RCG0va-n)f>PNb2lr^wwL4%ZCH3WEX3Npl{<>oBLA)MPIY8uO}cZhQflV* zVy(VdCg|jfx)!}V7KP=1F=_4&9Cgc_B!Kme0Y=56XzeU;iqL7XDvJx+((7z2y03@C zbm0;x2cEs-i8JS{XgfnCs<<@%7<+^^n2#DR6k2C`X#IDUq=V7rJu_zIPD!Z;AW4ll z9aAE39l%P3~MKX(9JhMy_Z5+1|5V**@+Zq)t5 zB2eqPwD`WXta;35rl#38%ilxPDxh2V_GGd}Sh{rK8W2DSo&#vGOg0!6wcj7V?FF+C zyk_Bb-{0=x!;<&{Rw8L=*W~kbhw?Plf@RyUE;0>;TOOVO8~N`XMhGAS7OH8vIU4fx zMA;Yqooo5*PUZ2#{5anYQ2yj4U%9~`GutLEJue73Z`+Or-wj<} zEyV)$(|+xoAVAyKtjN}OlIP`6(dKb}G{lzmMzeX=(78?i@Fn&2k3M=U`hPz`PT~E= zU$Of@0o_#Fsv?(b&zHHTtt;ZAlGvdU|`ETHe9~a@h%wQTW)pR%85v+++L+Z ziqQ{U0lWJkVT@{OP#jvTzuqpK@7nGTOjBia#(?5^NKqsP2Zw!b4P{2DoYol#XwXxt zy~jhSv{oM>EAS%=@x6(co`oPU(G2x&Z8n*NON6a(X&~=E-OmN+ep^)=Vs7yKuS;IP zVs5#Ta=v{9+7s}Q1(hD>lC%~5OCR_WE$H0@29DciH=!!?yp{TtDA4O5P93*rK$DDl z^>Wb@!L~mD?F<(VDK(pd35v_L6xe!DPBWS|W8+)gccsNp94asOJ1N`b9|Bq-l9%{nEG4Q8}3 z24EsC7Y@XE&+WVy-gE|>)nq06bV7uzG+gmmjRG#$>B@yb$HQEL?ko z(?T1SjRsur>0*kfOZ`9(eUhg>5k@p>j^kSQJ#t9< z;%c|zAZy#53K$~9(w@Mi|2u1&2eS!+{wH!m~0f2E>ooVa* zV(`A0^Xd1*K^pTUl5k9=-nSB4_A7th+(}TukjFpk%0Q<@f}>^6 zo-bhEkhYdM!s40bf41$|xDtNLb-eM0+IuYlhV~kV!8}m*8b3PM5*1mQ>;bLD(xf-Q zBM=;*%P8e^sG2Sao5jlimpk-~(B4N*=f6(rN8nsp6^c-eEVAR6TCDAWHi_mhM z#~@rx?Uspgvix^%IWqZ+A`jjCg4WE>%F$71%Ms163va|FS{0vG(*_J;2%2R8DF;Xw zoP{YoKOSgpX8Jm90<$CI%IS(X;{;-EGOTXKZ^2*#?F5f#iy}l0dNDPq!xb2|y>`yI~bU2X?wLjL;{&17C|T?1%Ikhr#Z0R_Elbz%G)T2x>*^g@xgpcWhLqY&1xYMPgz3~4BUPOVG)xY z-Ce}pZ5g2_?iqVuDVz#|{dwjMfOw*N{k$(Cqego`vfy$(>!O=sP{JaLkjSo7Qx-I0 zEONC4AG+7=Zl)D~wtrosCQ4%gu^-oC}z^v`7dPdRLCzqR9%lhVFFF?)! zw*jQ;)k%1TBo=|%4Bi4dPEBHbL#=Kdl~cdvo`kS8m3hTtijB_yc815pMGyReN15WE zNx=W}RHYALn< zbDwQ7`Myu~mi|_S5$ztLC;Z$g1NO*H!!8TQWV@*Mx4`<$#yXA|I8&?tnA-CV9s5-G zBrLC~=P^ZZP}H2Do)79Mi2}r_!5bYN`x&_?@y~|TYdsQLNZS=A&c!jmUGd6v1%{qm z06LHgRhg}V&TB;ZrEJO-{sN{pR{J^t3b~3_rCV2V%>D(S;;GQ~c=J-ac{cGSc?Pl& zqGuK@%An(Q7OWJD=KSg@G?4{b1rYRZNSzy)Wh4Y2DkPTE$2EZ zrw!_XSWc`nePAlqzgv4|9V4{6EXw@A+SYZy(}6JT!1`~sFSoUiM+o~Xu7Id{1T}F1 zZN|ICT7pEfZRi)}G^BnXou)tSq=m;neIuH{zxVZUeSN;_=J zr5&9Ew(nKPk-Dw9QcpxK2UJs}>lvvyLmzZupgbgqR3eMnU76X}*_cJ@08|C^0u7@W z5}47Qf2JOdRW|dRJjKDtdp)^_T*2F2^caD42*47WnI8~uzX`lOojv&7w3)dM+RpnR zPfeHUO0IST^u+mUp5)!tG-lT`G{%D3fr|K9%?OeUAQODH{aMm}(0-jF{$SftvzxJE zU$sD}tO~34dX_W!vuy)=#x7$t@$&0H0MhZ!B^d3K>2L2DDT*is34S&)^^!)Oc)3 zD^pxPrQ!${Y)q>o z)ztCd<-|!C*_!VAgdJkMvO-xniCdWffe7K4rM4T+)7aqMQ6OZm{;)Mjs%OS`_7qLuZIE^elU8daMV0j3`H6 z5mgd}Aa@_u^SZJr8ljrTdPwzD^F@7CNz=t@lpq=ea^10Uh<1E@_Uq^%HU?*o=S4Fd73uUMoK^UR+j$)m@d0#pxVXT^W_df z&;11_)#ANV?afU9)wAbR)kD0P89XO^(0Y7jd$3X7vcGc%yfCV$SvG!OoKGK%j*Av8 zJLS_+IADlE6T$+Gk-)so3({7keJ2-=e{hhmXiOYOGzQ^Re zzBI&KqxApH$qcsLl~se%RX2d3Z@FzF-C-kX`#jAyb8e4`X)zNyE!tuhe_2=IU-rK; zvVl)-Kg=UWzKlX<^b38bwRM4ST|VsnPeKN;Jof+Jge)_ccYEpY0h8t8H88Z3R?7g% z#0#|OQ<^Ny3ZK*%^JDk$7qDoodSoj%)I;0v63Hio|m01N`pmaMI_?bv$QyZ-eu z6A1v10&0XN0Zi4>Hj^oxV{>B!x8JVe@>|Z$;k3zZruf@&?^L(l_EvlpvN+lV0E>O` zBPY?3t{%YK{R4=db&#j%1aIou_Wx<`yuX@Sw|9TGZp#)$5eOb!tB>3Iq>X!MC33lTXs1w|>2A!(saFy3FO$2MFAVVv1xY51A)*joN3aE!!%oe@7YtsB zf|xw$it~W+8Du(4$}|hDzOd(9v^$$VD3CeZ{@Xtzd0a^n{$jqGNYQq>^xmk@PCy@7 zVU^;lOIH^4)V6Bic2B+rbqv4R`|U1wn>c@#NNELXPB|iXOj;M*FW)@7>yqi`qPm~& z^)c1rBIqnoj?gJ}^lVR}R+jWyCcO#A3DJWcu8%+ocG{FVYQq zc1#%>csiLIA=q*dC-C}Ql2^W0=bGE28hOC82j_qlo4b|A+rcizrKsFekg zkwoy}ZdLq4cIW39-I?R;A?o;^>a3dSRe!kgsekAP8G({urHaFz({N(fAS&AK?UL+a z9hok)RSLp7hU)xlqb3QQ&Zg6Xy}o}s#G!13vxLYbn7(edBrS~W(FU5EyV2l5$?VDT zk>kD|e~BMTL{#=Wl(P$sR)3Uz#Kaq7TWky-l??bA_VhE4+6z2i!A_7r6G>U^GHA6z z9~W4Llx7diazE?le2Gbcm{gG1G8)Z>KH(Rmt8b&f_HU;V%?7Uo|6#`b*)FNvYA9Wc zK)5(D4Xw-|wz~*nYAu2mT=ApNj)TeUv|8ZI=>E6A|XiO3U%6pIg3IAw_ zjbW1Vgl%+JGF-t@>OjO0K0O7yRyOcZ?p$)GTO!fk6Bo4hTcBzrQZ16UEaUyFLP2!d zU(JPC`=Mn_P#5We*F*kikdSDyjvi|M!Z0_3*9aD2rbr*k<%*Fw{`4DkU3P7&cB!`a z#~iTTg+8~?kl2u)pB4TbRr{h}dSM?^4&{U3zL|TaFT9MWEe=RN9K%<*j|#<|!+2h* zy^``#yt|d7QD`k@2l+Cwd-37JiQ@?~D=wHa&23k1$A95-;Kyh;(YS!HCt0szvr@uE zv4jId;054IS!(x!n=~%@)VsF5N=>l+=CgFKs=Q@$j!U`?ZP4pjwLa;TlEsEIN-sRE zd$#Wniy|7LIl5H$cK7qEW6}eTUmoi9yJDx+_g*;kz1OW%!&6oXPw6G*x(}I)(uiCk zMS-Y1o#8>S+zmKbvTNWwtdEzXUc#9k$gR9So^p6r&|whxa%3PBwuiS-gQUMZER(QZ z-XLZ0>%42?CI1k$JmY!n=%h^yE?>q!@G80PjhhcNv8Bxi`&zT!n1pa_DusG+Jw_Ew%P2FBQ?} z4TXQfF4~C<@#PSYxzqTXY+)w^c9oZ?Ot0X+TGO2jIwr!lIa@nI0RzHTl=%sq zcD~25Q>+sIVsiPo!6(`W|DrMDLejsi)qhr^ecCV@8&&#}@@2`$D9RmE#t$q~e2?%e+Lr8xW(N6w?L{-f9B|J7Vlx)5EH&+4LxN8@?#wbGihwr*^;x z(HSC{(03S7vu{4nqvCKaP84RY+n@hEc#Ja6LMXQ3opEMecwfG$JHK>@^_XFhQA#B?pDBGqXfz3J${lPG``Thw~r;0^}kIh=T z%4xjTw&;L~&MkYtuISVAr;an*$&`k!J@FV~acx-^?C;ypyLZpQs3`lwg}-=%#2i19 z)sljlAkhZswt|@XnAlaMd7;`~52TsWSHJ};4fX1RH@MiF7Fc$f=3sKn$-UEp&V!I9 zc-H+Gij3?xDfZWh6K}a@{wiiYwdlH(sfrsnfpHByu%)3coljC#iy>wz%(F!wMv=o8 zs~gQN+y>=ro-li=dXx~yT_GFwN!KXUgn1tw-cNpavi_tj;LOrOk?&Ad*bvDh1rlBP z*c^L${YJAH@F?48d+Og2Z<3#PS_>uiqa;l63<+9>{3_d5 z2K4UxG-6OIQoxTMW%&-uJ|tgq|Ms^-3MlxX+yuGE1{k|ez3;-@mAKt@*6CVDYQQC| zXAl#mQ3g3J<#K#g$u;2A(yw5Fw9`(4LqX#j+ge-wL0Pz`s=NF0XDQL4-}n2%C%yJh zj0IR3G*gKWoxox`CfW1qEJ9&&_y;np?!5U(E>75&sd@}JOeEVvREA(b$ZLW+3h~l5x(1l`6vU@H(9!L>$E-CGAvkx86C__ zkI)aBWu^zYII`=aroE3PWQsphPR*tH|HUyQ?L5imzRhN0Q18MDaXafBc1I^F3a=w?h%5O%?rE^#b zsFIVR>-MHqWF5CbS}zaHl$rd#PZJm=2NIpDNt_7m=B-S8b)h9svs~bly8Xvx^XI}G zcf5XIdpyLu&YQvhBpocu4 zZyqYBYs0i~b6_L?M40lMa~iNCk+%pM=$p1D7@{d`?godIkz>eMaVAOhc;mj?tCgD{jTpKmwRlLu7XY^@;HTt3;xxnnN z+>$$_`7o=ICBbb8cs+-)hp8Rv^SOk!S<&bOmouku9n&jwEyY;#Iy0=$xqdOUea>@2 z!J{>6D)@2)J#cumEHhLHJ9CiZkqrj}KVih3Cn(;gk?Hh)tP6qtB*EQrmg!jme_6or z_&Z-%Vx%anc?>_YO*#=Pw%X?k%X3OuT6X9#kj^5oOge_p?=gmkKYBgEO`K^}$#mBl>M$*4 zDpbC7K4ttivRHBG?Amum$GVE{xK)1_YP4KezI13;n}NwIn|YV<+0^Dz^QdjA8gff3 z7ZEIm&m44V88!Q17lu?OBhHKWX`3$HlU;c30dp!0jGw+ZLv;InoTvn(MiBy6^9Kpa zvG#)PvvaYaBh$V^=bBpSU!#@GPUu&SW^ypR6Y4Ip8$GuJ#GdHlm)U1=%FjGgXh9yI z$Nt{WJk?O;MGzwJtRjiqh4ZK!q9(EKF?N4_cOn?c?0GUmX>LrIf(E2)6HEXmm^8?vy@mc_HX_~{TdF}PtF$W+_ zTaO;io)$bm2$sXqnA6im7Wc(dYRCnop2!0kKL*{0cM{4Yh<=#9T8= z82#(bW@fGxkdMwMN0q^-mIw#UcrX(zBE~30HRx17tj2v&id--w=r<_QZCJPo$v(J8 zrw&3b-hbJQrJ$72{&HufR#JB+&(knK!lu9ea&95_eJwnE(Tp=&8$-sLvv)_BeyW7L zb^)eoG*>n;I##*H9>+&JZzkuT-*IIj*!>#0;NEbesf1jH+c-AIQ`O5oD@Bw9UA_Q3r)RY5n{*>`v2JbQ z&%_m5DX+6JKD1x<7++FvMPLsKW^G!zB>*$;I_aFW?Z}fIall|9pMU*jMzf^WKr!0M zx{P%L`-CNbXHE|(d^ z4JcBMpC{TzXLzkelY;0GYl~Y26VbAlbSN5p?VFP7nfP+D_Y%+Y$8T3gyhGlny+Ep# z?^ZG~CMqws7kV*}ImQ9kxnngKbW=2KtR2iPnlG=bgl;m8DYn%v3+xaZfLF`J?)zZ;m zA?kT6!#s^+`49U*JUYT|AnLcVxURwhS*teJpL7{_#g{mwmafb1efr{>u4N&U`+uP_ zO)st_u}`^-{6qFYZtAK2eb}TpC{mj*bY71KA1-+8R@T0L@t_MS5{yB^#dxmiqE7vXY9hEKL|xQN2?mz)&98-WQ6;n0o_yUa zpTxUj5ogpT2aeD3&4mxX;9fu(Ouc6y`N_cvP;0KB$lUCp^=U2@RM@u*qoxH%2Rn5Q zLSW*!0pOu70F_X%eaaoGvuOs?d#uw!%AmAQh5D5#_Pg%D!)M6PqFZNDL3%yd6_b57 zrUz5sJYWn8jWfR9K0A1vlH_+>-lNLJA^+3C!PJvoVOQkA1fs^r2=HCD9kgCAG{n<> z8H8nnDeglQU&~MHAf&j<2)MlEd)a8TEv{d{#vYvEz1q2bs(sI^38w&=?+z;JRG&s! zAcfvJRaKRY0i$)Hp)?8dSj#)^sc8h4bm`l<=7IOc=LP=G8n`#e2&Rrf5zh*@e!njl z+b4kAI5p(bt}&S8SVi#yw;I>IGJ|u=b8|S8ix$g#GN|O%o%eXTIY4aJK_P+kvQ;Q* zr-02&#$=tUhXhIJ+H@#{p8m&ikLwEQ#1xlui@c6QASyaVL$Ws=GVeH`5WnW(Z@`}w z#-aZNuTsrU?^h^nOoo{1X{$oq?0dN?k%!k%SaFagUL64N17Bs%_)m~PZ`dZ1LQZE1 zNVY^eg3A5LIEkODdA{Dea~+1B(;3Q^d5B}t6zb({7s)>BG$#gxTm|idr1W2u-ZPF;IM z%x1Ik4^re>wJ*@cG1qjZb6FOkkkTM4b__1&fdR74`?r+`u@rlhO18S|^$IJwS@d?{ zuVtqa`Jx8AjA0Uo5}g3GM1l(>2mcu>rI=P_d{xwh3jcZWfeB?c)3Upy0q^k{IiQh)&&%>SrhcMuLTGC&lNwW&uIa5|z4=zLU`OC?&HI&DAX4TfPc1 z4{$iEJ^l&bsKj$`fJD)|jYJaw0-=UflOe2MyKCI!!fjVt^h_P!5#2Pu4Vkj^1E8w= z*rB1_f-PYnS@@%JL5ybX$el~GRkQvf`?Dp5#MD;$?DCA@BfL?3XwMs&A0We{c|DLd z;Hpkl#+85GKa6(%9dZGZp6rYSD2o~$WK@}gZM^hf3x%!nQIpqpfpIwn$tC3=0FI>) zC3f*hL#HOby7OC*4YLdiYwnS=*Yr$GC#L~^vg}Mb8YaF=`O6};+!HVxGIRMgwOjPM z14phBoYJFC(w+`lD%1N~B4vXo`UWP#@w6)qYzJf>ReF``)du->4#*7%{pVK`OFL3@ zAYK<#Tg);f8&<)|>me;r4>3H145@r&cC{@9gScF-RteO^E`wEV<*V#_$${tUcjMIS& zUnE~seBx8XIV2XL>Bj}-@N0Vz{S^Ol^^4?2PzZ%L3RP={)57G-lEbdy?k0cEnA}PI z=Orcypaet)Ao~=jMD~t0_d6yz6+jDnP!5)Kw;6tQ4VpcmfEiitX^cU9eE09lG2=6Q zP{(@hN2_qjz&#jk0~nC{(fVHhk}7#(rc7SCT4HCQf$Jovgs)R!Ckju+E5FPIIO$T7 z#0F#?A4&TO&BH;bH%p8r3{x*}SJ34gfoq6*jf9b;E{^=igTk)*??)7$r< zr3PJeD4D`3ZR6_`dOG|B(S(9JHq_ImqS9D8>0e1!6mZefYcr{N=cws!@P8^>72^9$ z+njXougV-T{#A)gLC}dJG{X2AJ>8pfL6n@gWMJ6cfy>Ys6jRXe^Y=2w>owR>U${hN z8P1j#)1d5?ZMJ_v83gkR7eNeQoo&i5m-?@8qTUg|xNIxoAF^j&)Y*aCcY-}z=jFzI z`p5mp;Z!PsRgHg$lRG=0MA$uSBe)l0hQ>d+-2^uWymsb|EOYPTM;!jnUu^p)`F+3b zKP#|XXuSaJDP^>ig6iTqd0@-CGXo?i$faxnlu1pxivz|aJosQ8Ia+Zq0Fg;TdRgSJm z%)(H$M0PR3R(uW?HzV>`v?@=w?z1|m2)DkKiC{Wp+gQQW&K5hUKGp(CoBE?o zVgD?zdO9$JZ(m8iGIPZcVqXB~3ah_tKXln5U}@af3#oHT5W#lbIT?Lcm{weUM2JmI zgaeD)r+fXh?N>2eAM@I)pidF}^VNj)6FH?ntM{zi^^r+o`U z_V2uj3}|}c5>urh@y*IPTs_x;hqek{Gg47C6kG-Q?09q`1@&gV)M* z=3fZGjh-J3J4wtG-l@JrFKzv2bv9YkESXk%2!Yy&#M_+hLG5lGMJb#&h0S|h)9P#9 z;sX37vMi33J9K!Qg6XzLOU;$xM$MA1t$wY4yC`Nmpgs1R&QOW`lgZ-j)IZN2$R+Im z3HQU#+b6987vsY+bO+=jb8-4ZaK#=%VPV1`Q~KL^F+0%smU9VU>#eI@Ms*JCdzSXC z3_?9}Qss|)*c@CyLc^-4-iB76YW~@#I-s9L2y7PpP_Y~l_BdS}vKjCGc^g<&^9c{W zTkShCx3jr0ybes|it9q>Q-K~}ZFL@xxE(9kaeD-G4cJ-%ggvom#^EwFoyu(p;D523 zFPx2jZ-lgq=6TgvLOP_r>h@vEGsxbd=#pB>$aBsOtI7F1c-4G?tYy6yAOP$EMsEmrlhE>>(UI9hpCQC* z)2e<9v@9r796v*Fh|{iQ0zCEyDs;2uPYh_gsQM!nz>?JlYC59Twlix@obhq?*2xDy$0*2e=M2a5(bkn+Z8soPw*o4rTuk#}DS)@TQ$=dFj9nEI|k z{QW?G>a5?F=i&3*#Q`Ox)h#lzur6h#yT9@GE3qb9h-Y{BhuAj`ApaMzPpGV#*&1-` z#}0x+fm9Blc6SKY-|1~yVN3WQGzgRw0cpK2iib4*?^^E%+lYgf>GVr1k@zncuOp_E zHAFMKT@G-m8@%rAI&PC{bTC)%3piEmHm}svzbG9~`Ne|F3o>n=irQ0l^Mb8=C`jSA z$Dn$w2?L!{gTP@YokfHJ;q@*# zZ()8)&=~xx%Zp*Y6<$D;S>3CE>Zx7;FJ3XHDV0IKG=RXNF%b&&)ngF-0`Xl_5bB<> zb$cYIuw`bi?DyXkh+Ia+Ce2E|upA7haslXt?~m5dF#0+;Uit?g)f_9&!+*9bi!=7L zQNUaSyVYj7*5gsu^1bSTx=bGk>!M2!Lerv(W+%-F}rnFG+>;pzz zP5+XUroGM!zlahbN?$~W*SV5~Q&MdJ`*GS<+0JYzYm*dtJW_DMOZA3yL!aoeE4$91 zII*x2op(~wh$hDewBwegU@IgZAiM2TO`OS6WL)&pecym4Ob~k>(GWcDL*3Rk z_>K0L#%*0XQ=7c*&K=sf+4aUj6P@)%rj^xh6BBA6hrjz9jmgq@9ra024%QnQIS?V} zozn{$8I3UOAuc^*yak?z=aS!dk!B&+r}o(3%{%2wZr+8o-+QrFEU2*XWOqOQEYZ!z zrx`#w#u$vY#~B0DB~H_o3rr)?(Cz~OxhPwSItg-Q*$xmx>E9CZOHG$r=?J;Y2mcUw z?$@T0HOZ_Rkr56-J}KY={TV1v&<3d8DBuw-O#+TWY0LYPA*2aX@JMt9u3d#!9#Z;% zouWNPP(pRM?7AJ+b|CEpvxzhjR}_wF8+yJJsc_jxJOwHz;f7?mnKU7Ah0AfWo=nL4kYt-#!_P&wMqx8)Y7{H)4t{rS7!qA57SOE{FUrec9>4 zm)rJqKzU)Uz?C~W|IeiTpEs(0^B{jmR)9o%EmS;l^hy|B-3mOhd8iFx8J$B^Ya9SS zhaf>drrQGzZnI|+Z(iN&I^amWd1@k2`72k~LkRkx1NE!AeaZivfuz!c6|lm~N_vgH8)cbsxU=||FesB^0B>8bqdh4Q!KmHj`yaUb#LfXx>9mpwy2 z4rc!egr*`Lta+axdKEkzW^kU+k9`*6=TcVULb_4@(!XRM3H=x7SvdQP3rYP^MAR72 z)2C2L`A%c8XQSnUh4dz&-lx%r*o%bXLFX4#Kc1CWk&dt%W*J)$^*S)r6m7hgWkLFv zL5{`_YAeWp$2HH(=&vLZpk4JTvSX)Pr=a+MKvrFC7xX=!lA6La&jiGrQ^%tqE7M7y zEvWYepjt3Z8K@J$u*-~4;jfNw>YGF6iPkJKgyJJBz9Fzgp!Ub?UZr7U53}clRdn|x^&C4(!{VnBVu(x z=C$FzR^`kx!O#k^9&H7ak9-E+RiL?ye@P&8qbyTB_bS!hFd>&Iq2iD60@776RtpQ& zo0T4%wh4VfNE2IVvy0SBJ+-7$<#DL;W$u{I0tJ4<`fmO9Q6K5y$MUP`WYY3A8)ITl zU-gVq{PaQD+pls3nk{7mHvMV**lzrgCGyv5jlF*gzUsJAsQziW|B8^ z@&4Y4Kp>ey?FqZ~C7TfB+^=)5T<(DB`5a=tyBAd%a&>eRbW7mpRzuw@(l#MJ!t2uk z4)r6PamEc4`1v1D<59m3a?^^=OB+>TnM8qhuyVPKtmMtMxT=n@Ug7DYx80EaeA4(V zG@P-d`;*Blmmksfd)SAHrPg0|F~F*}a(fAeQPQSBwUB>SFiwesMJcb^eXZB(WsnP) zm*_YTh9M4PHLSG0isJXCQ~FLin0-aK9^C{o;u%et-17#0hrM(Mvazawm`(^}ZGf~f zW5ig_qNqcZDH5Ij3S>zFmqF<-FF-Eoq;@+?MI7?0&Kv~_LX^o!ZsaemsUOjm4q7<4 zjnhIWI6m9TPlAdUTXzs0-(5cRU??Clm4u#oRI9Dk5hq#ovraTt`4hy10LcxQkU`)z zW-xB|0FOxeKTrsSh!p(n0Ue;--eCV3o)@ec^xZ7+O$uCw0Q6_w*5>fJOIr`}JRhKG zIU$hfgZlZZ#)1ZVtbLSTr+lY>I0Sc_cY zFAqn|9+<_DR-^D_IlgQZ#Zw9n6Y4JTAbrV~KOG`=yOVdIqVs?eS0F9^(EM*IB47dL&v zjM_J$oOGZp$c1$I781{ze{@OpElz|=Rv8GZ(;cFE#XdryAEE_1uOL7>JaJIR_-2*N zKuz%sJAwF^a!L40#lZ?0_y)XX@>EhGT!Tu8Np*#R@iVO&;^C668Y$)vR&!E$F`kYd zf^UVO4P$g{?Uwl>7A#emuYQ<(ADG<~zhKOt0>3xEsH4YJ}B(%FL^!H4&whr58&k zXFT%ngwa{+`)?$Tr>xG6qRxd|7;rx1mF~Aw`WmHqAe28m>Zl<*g^>MsNJ zGyBi}{CIu#>We%1Lj~%q$kJsr3$aE3HZ?RBx6=ER*sUV6CZT`NfM`z0{)L4Eh`~%v znQjO#zYuRZRr;V4&>pu^TJkRzPK7ENa^M|h-i5D2PAqDy8aXeTowf|zSJzWQg}VzX zOjjEh1V;e>ELAXZKfNS#sQz;GA?yPQc+MmUOPv93-kNa#dw<%-+eNQvY)&ZX1Txbo z=`_?yy>OW6s@f)0Ph!~tHg_H>T}xqm#fOH!*>k@i6-0dhMZ{XBh?iI9y8@F_o~g)c z5Dk(Otcx?H@C~SSa#3;}*tXIvJD-mGKrr?K3(;XD7LZk?9qNa#;z2A+BH z>;=tbcOA=ZnbF0&9-zC}#O;qev%gT%rqNc=^n?r;cuWy@VhWjmQhL|PZ#-6A8vrH} z?KkcZ2(|*8qAjB6edu@P0~x)lJ>=SvDu^ygO(~xmec|E+BtNqKkqPM6l4*Kcix_3I zv6_{3P**8ChfWk#c%|kIyFpp4Vrt#Ha~kAKUU7!hVZz2uBsQx<{ZjL3rhNZkGnx0L zL~HwbQUa&gUyUHxcgpV-(iC?*T?l zNw{5ZyzVWc_>Y74;i1Zzk1sTcqrWuYuxXpFl-ryuZ1!?^0$*(|^wdODCM{($M?L@e zhSe46e+(cJOHuIYlea8c7mb9@)@qBi<)wPL5vqVpGqO;;I?+m~uYNwnx+|n)!Dc#y zozHY0Pdr(jeG%iyk4WQQHMTaXTXqO+Q2G`ulshHMz=a7de9d?Jr|_-#QkH{d*0g|! zAhC*kZee$tX`u&E-*rVyaR7rO@IWoHtOiA>yA7}h4AvFoh{dOusW-$}^6)*#%YnkV z@br$^pFdj3<^`#Dtn$W;+9*JkY8qZjsSJILzB3Klz-!XI^ik9KHOxYUV6?#7ZbcqD z&TM01sl5sYmuXA{{5}H4bcVkW3N1M&Y0rjquv*=9ckOLQK>4fcc5GrZP0KeV4ggh~kwmrjkZ~SceIE-`-$`u}jI1ywKL9%D!fYh*5`qkxa;;RA*=m#8u8& zEMs{ywrU-jvT-Ij$k2?Wzik&Zk@IS=K8k}TH%dt^zFk5GXe?JN_X0X+Pk8ud=u~w~M;}~!TT;-bsqAxPSwYB= zwRM4~t$AOLW_W`tT$pOK6L?8(TqWBBX0xo>WlEKXe_2xGYP~TDiWBm@;$L=}++DA8 zUQCtMq2rsb#qDjQ2+lzHVf&)%qRNCH$K7w`27^eD-A>9sF(1uuWF-a}Q$jOcxclD$})k8g1eF+t?~M4UzFNvY9ekvihJv_#XT3p*f2<6zxc2}X6evCuDIcN=Wl9*d~r_YR#V`={E3EBr@|d}J*5o39SI9CrONV}AEiL1;gWsG+-T zZA^Dh%HhY74jD<=4&W@9k7S?Ln-suZ7&<2{F-A?kYV9n`fe<;T# z;n0D^2}-@L_oQ#q!mkUTlcR-X`6J?gl4>GprwY+eH1|lH-$MQLlmAx}<8K%EqROpv r?EhtP|Njp{9iIPwIGO3~>$|VDZ&xBKfA0Gi_@|<*c{BIM!>9iX9*uFe literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server1.png b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/imgs/server1.png new file mode 100644 index 0000000000000000000000000000000000000000..7643c9bf39f35e75583d7b0934964a9fff40f42d GIT binary patch literal 9689 zcmZ{qbyyru$rgA$r_xm z{2pP~1!xSNLV~hJ(?krTL6f7n&$i6CAzVO*V%8D|C#g|GeeQFCM8-630Q)VxaAs(wIij)%Qpd_j-g9t|1W}6!RT9FGdPSoYE@m;AF*39XfBG- zMZ)(cM(uPql={dgf$`yW+6l95rH=n!3+*T z?+Knp?%{n>813|n-FT9g-C(Y$VH3PlyTmTCjsmLH&ft?u1p(NojluV1>rL;{X4#r9 z;<0&j6f6vPnmGIl5r_4%CGziIWME_^)qp+sY3N(KspjbOl6L0CK`G4(r^A6=+}rtz z6VEr5au7F$v60`P3k_8u$Eepyy9W3A(hx4_2{?fLXJmS-jPxRV0n_G4L$2NR=grE% z^diJ7Q_OXTPCW(lz3pe!T$U7|WdDeQoxcX=kQ}C)-DtlI5E|s(>uCVrb7UOMxY^~QFN6ReJuW}w7PP5>l-^3SNujE^5 zpDh%#_JHlbSJDl&!Mlz&x-tS%hVG&RS*Ndsn95js!!@QZ@(j9>IELaVZeTd5L2%htp2 zs@{$H-^@iD&}goLUJah@v%Z~0fYSJjsoy6k)}*-MyHO`mbi91FyCD$p6O9oiGCEE_ zN|?=8RRw;kv!iu=UpiwnEQfmx>TVqAhFud7-QW}gqd9s$ha4hK@2|)o$1IL6&Nt%U z!jIB7^;H;S`)I(Ocin#k7nIC2b6<4GrZ>#SZFke~ba?RDblh!b9wNcX5{x5}JL=OQ z3jTTLrE@hF1JkC*s2Uo2N^Ft{@}6gwv#}h^To|wehdbTxPhk@G!8VoOWVm_JZwlJ* z*z_c?FRabnOA>wSJ)LkIw_y18tGlM!{)zbM^wiw+Wj2T&oJ81=Es9a+D8HVaG9bW? zD{gr{#L%Wls_q>vnMATJ_sGGRcbptw34;QB?TbVYxCNo^o>zSOVw)x7f%nAF8DD!FELa*D_``rjht7#KvAT|{1W>TvwkAK|0KSGZ+@u3XOiJBWd2Vq7#U@6x6W|;CM zQCxggK>ynbrG&gr6llI-^n^8?m=}+~g|C#ELhcYh(2*$<$Y2KfD9OZdpZQ~~W&38^ zZ9T2|`_NhxRR#C$M{_v(IBH+Q{A~RzqwK3wRkYSuc3y)-=SG8;@tzeT9Y5gO6Sj`!*&dyY*h3oKZ z=XlOlFQyQaKnvm|SZj5qJ?8t9xYcBvvCK>`xYmCA5eX(h|LFb3!)E{5sr2eWqm1Anfq0WBM8+msRS$!loIJe>|MzB z6P){!=N2`Kbe3Ra?RdU+WFsw+K-ja8p0@FlzNULSe9M1M2e9?jC#*Q793VCnzW&-e z)?6<)WL_Sd5*0qqe88{cN>{z}(?q1Ie0Zb0H-Y7U!EAg}^Xzs(v}u7n;>9GsuE|t8 zm#o}WVTy*Zat^1PEaBl900YV3a$?~C-e)QwEBhY`{UGfC3@+kJM*k2*NlCW4HL$X` zU+jxlWBvHz_Qn5}itmhj$|q*}2~nqu=7ms&9O+C{6urZJlMb6UFzZk3+f&0Dx_!Ro z6pr3j3drl_mQft!4|5^G^kl~?yNVn0 zoTEp)-}`e>U5Ta$bQ|7`O-JyeTscyBBCS&h=2huBbm*W|f*6gj`G7S#ew0U&u_iXC zy?bo*_m3-946BQTFQeUZAk3_0f;y3qBs<7hj15{1lXgO2Bh_b(4M8sQQ+hYe@WA0E zd3k&z9Yx|`#>`SxT17#?=pDuREo~rXDols1NsL#G@uJWT;8p&~j>>W53=iyk!5&sw z1k$W6UPoM5sH~IyLnPNBBX@hgQ-xf1fvfN1J2HNRv!G?r&~@t@lAX(A6;&HHr;jIFUw z)I0Dio!NsE1GbjaL+QVVOx<>vR6@7Bs%jjDbOId?rUrCXYy5l;Q@z=ofzHkT=j ztaMFYQ8K%-d3-)8Q6+|{Dm>|Pxn2)U(K(OQP3CdmmcgHK+#n9Dxn=mOO&D3;jO2^u zsDA!8M(q>m)>LSEHl7T5O;yIaruYDl@<_9BK>b74j}dx*n$HhAiDLt6_lPq;mF4M9 zz6kTgAGwx-0>c(DrZ$ra>Nak8M^cAUE zZr2Lp%OCgxbeu|deBo`n_Nrk{&@G|ajXap(>pQsoX2{UwT;m?}dDk|tFq)+zdL>3M zWl>9j_lSSTKQ9DGj0SdXB14YgOCCrB2vc_+FIXV{$L+6QOUQS%b|%7{!q1&jcK6vVxE(Sx2KExsE-c~i ztokIJ%(tC8PL|?52;?^PZsI;pSEw1AOkHcO3JsEuj4S`1d6M~bDpDpQdH+(h9Tyr_ zFLZhk#fOn+TlTR*B|zevawsoTe*_B8_@8UuICHAvsbAa|G>T3JC(@faE}1BBaC-n+ z(qSE5rOHg6sm;{piayu6z+K1BM7_I{;gSL_FKg(iqyb;EF~zaoH9&wEvDxhTrMf|q zb|RX;-k?|moHjRI{d-)l;3X$Pyc?`Hz&Uf%3NN)Jb!)kJ* zg@i{VK%)rqo*fu0j$XDqIJVwgZ~CCz$!vW0fGn6$Q$GG31vIm_CNax)XR>=+_WB4z z6Xs$laYsLR%Q|z>df8VuOjxxGt4M&W(P)((KV zW?UE8TsZ5<;zutgr%Avdzo9r%Ec82wK46b^|Jf znPVUE1eN%eFTM2Zp$ZHt3j64q)sR^n8$MUSI=DHj*z9{QYc|OE>U$w2_gu(pt^!iY zo#*22VL_5r2Q`yeZU%}s-F^p)c|=ZxMJ!HMS~8AvkIfchOB%oRky=o!g-hU+`A5&B zW~Q+ALHo=aUJAx5;=5Y=mnsc59_!`Svg2uCTFcxU{HsxK7{9F)BiO>rzjOnHJc84O*DMHizm619xvW=vA-O*}eY1fKjY@uk)CvzXB-6W%L`p_V)l3vKgMn4_i zjWjT|{s)$aRBv}@%L(~$m8&Gx++1{SUG$;2iqIjci9$2b`41LBSFL~0IjXc@mPsW? zvEl__G3Bs|Huc+-CU=b`QBeDB;o*syibQ`SvPa{~F(|AW_2yzZrMo$Glir#=z{pvW zIOECP=n|NeD2z#eIKJGyDsgmR;Db1jqnB*qZ zX~bl|PIOo6 znIraxNwUcg;*W#*0Xy_DY?96)3aT?-H&X4E9FWtTEvle?x zFAOj8of8yR6SP@dY}bdv6N(UG8Kn!Rc^+u^!{t?}FHWkAXbp|jdPifIMF&{w4NZum zv@rcnKiRYa*)4i=;woXC+rToNRs2>n&2MkLFvC0Yh>*^B(ZZhlF`FF6waPP_=og2>-+tcCCD$3z6D;YQ4geDIKYSw#_SC=(ex>4a zTW%NsQ9WkMm+b`~dx0<9+r#Y1yx4;<(L3ZpUf2*^Yi~T4g!UUEYp}b(WPr#+lx19-CuOsU5gXFh)V~rb1$21 zoZITHO>`P8P*&RR&t!{sN6H}+bnbhaZH8r3r^C~BZ9+AyZ$|9_*A5=3RXk~)lFsfH z`;#)}>4LRa%{C2;70Xv;E8zYa>8BM8Ty=cRd&03MSMZv0SfYJ?eR+2{MW<4LI3KS9 zuXLL@)dvzi`J%*L&!#78( z6WETcLKeI6+`dlf(GDkHo-A3x2fJ}td**|fBN#*I?6C?axUO7I$Q@b&Q#kB(znEHE zzG`!=u9pwnP@U8aIfOtU@~HCH-?~<>Xs_f`M) zN}fgKOg3*XTL4@oEkFrQguo4*`Ruk7)>XlPBx3f?os8Y0W`|YN!YWyDV&Ia8vB7>S z2g~gaY30T9-I|GYZ0quNvi6G73Xm;d-Dlo9ppTy7MAfBn{4ggApEsIqs65v%G}hHJ zA(tWoGA`{~7`?l#ak9T^`>E~@oPTq?i=M$L`9XM^_gbiqAWpFCB`SzZeBuzAmrS<)rZVRO>x^cidqZXzdmy z==77_TOaBV;)Q5#OGNcU|En{jT}<9q^P7qBV+7h+v-!c*x~jb;c2`Q)x+?ip9@&SN z-$GB7A8L2IK4!WcR1e?mj9M=pEYd!$Cv(eD%1X~B z+mlg2+DF`p-q{~3*jzvBGR{By>CDz{uJ3-{a>4uM_y@qjMj3;AZk}wY(!tYEC96)H zAPgPD)WsA0KgURpclXW@&VW7R4>F5sI^g$(Y5(Bc^_Q@9SX%>bmS? z)`I17Cn^>$`?Y)ac!exN;eDwg3U4|;HZKWSyY*r#CUG`mI{QqDy{8Cf@4xQklCy1nPp zSBKk_n@^++`edsNTZB67@4tu@C%op>si;ek6414IHo&^sY9eM)eK4?p=4d^EKMJyx zXniAa@ThFD?p1~8RT<)J`NHd~C}BYhUsfs#eJhckNlmu`yH}>RnNqg*_OP{f3*rUQ zfNlGv&BodK7zSH<(f_m^ohfbuUa;vt`qtd<{;!2lx>iIf@DDvZKtO^bHtBywY$z^p zdIQn9VP!F!)J$Z-lhLq7oD4)(tgAu5ST9O=Br=Xt&~S3VPhri;fL)2WASjICxsa7|FcEI<_t(o0C`b5BKX=1!YxkC=Q9%giPu-*+S4;1=BR;e1 z#tEM~*8^ID8&VYV8VWqvDr7?9=5KDQ{W`&JnAR|4xSp;0lF4tK;;LM}1f z?bhO6Q(iB6Hy(&;i-8$22_194=u|}`Jocx%Q#OWz9*iLxw+>5#Rom@6bXU$uWZ6L+ zL5_%=OK;c)nQ}*ppVGQb*IAA3Pa;1J5USH!q|YHE(PG-`ZOPQfJ~v8lPgu{JoNC2i zf;ACt&ke2*QB512Ghri#8ip8AvN#et7IZcTi>tRa@4V7XIx(Gk% zf!tws$T1AQY3k%Fj)K}jmQhFSO4GqRcUyC z&Qyz~vS|IKg28||B`Ia7jUxuGGs^ELYilszM$GWjbmM!HpcSR1ONY~py&}s3@3vio znBc4tEkaMO7b9%4;K4i&pPta%;Ia`3Hpf~2OSgjVA60M;BT-947#O-7BIePC+FDL?M$HS4?@F-tst zfNyUYihW&WfFiYn9Ft29#kRmcyD>dl=F|B@l@M#dF7^ixhp)7~TnuWeb=f|!F(<$- zY2lqC4#0s;DyxUG&+#~{BP9c^Xb8H9W&iaRLIzI$2sjJ5oi#I5|4S)}4m75`2D*Af zVLVxF(0?RB(hih=k^O%Jn*WLE4bnbk7EOKj@5Jny#z-d3@n$Rgzl=U{C3fbw^h?^+ zWAhl%pMcnnzFh{N0Lx2b#o3&ER;*WK_S34`)wMv2n*nMwoF2+)v>t%zJWIagt06Zw zCm|R8wy4!~e3_cI40d&{Tu9G^Yisqxk$(E~krp5|Ucq0dzC5Qn5$Qm`lEk51Bkl{u zOE{}ww#dK1@b7p3J%*2wljl=Yr3S{8%pK93mf0MU@>E$vu*kAIUDqQB%;uHk|2Is> z(_0ld6P<>#SnLe4OASJ3@d@p+@gF7K_*u`?aFdTw#+xli?9e-md&cr@ z@$I}FcUMjRrWh3n(@L4dqG?O4GHvL2E{q$CD10LLpuE#ovcVg;17p2xq_JFz&isob zsQL@^ZKfpcddd{om;a%@2V>f{-GnA!mfJPY#+YNtI|<_bg$EaZt*wCqA0TG{P2o$GdMIj4@i3jS{K=4PI%giyo<%^UMc9;QPMH)) zD1~jce_2aHTmAoq*|7Ogm@NlTl2(7Q6idya&L&l&28M!1JT`nzSolyG&E(=_v}l^L z?xmOvBMX$UxJo}39oD%PODBso@nE>pI-z26p0LQ;sfXh!0feLyWw!Ngb>TjnvU*6n1toL>w0)W?d(1PJczRkol7N1s| zB`on8QMJMqc7h<(jrcVc&2dVOgH2-L163xJ@H~FNfaqn)UGk2RxDRTW6pav}fHrSJ zrtz2;nEsQ(_SKtQh_o(On#LmGbZ9odRSG|HuN~MyWrNUBAW7;V-+y~jVt6<-SW-w_ zN=wlfwWqvDyIjoU<{U}|sgyU5VNhu?#=ij?i)gYJ+Eeh}=!jKo6F)v5_Il@#&C=bQ zYK?xfOUSh-5f6>sJB%nNkGy{OI&*EvUQ8OZzik{blMz4hC1AK?z;M@E>@Cl+ZK6Up z&k>uWFewArZ*Z`x?Ew_w{<_krrD}8b)UzO+i_psrNN#57aJMl7P z;)%ILZE=NQO7q9!Wbd}MJY+Y$NGw9#N&Pg2)~=Av2Xk7O~~gEJRBBYoc6(OTxzFD~k!yBuXZW27_uH#<6`&K2V% zXv^*@VQ)&x)>W`ZAy#}U)!1iniEmP(B?7tjS9sBqYrcdlIu3uUh2;3o?yqD^m@z78 z1XY+Y>SbPM^7}=>LS2H=o>qFiB}jXx={uysp?WW%NJ^hGT_s(ea=P;U+J}Z;vq7Ip zz#hL3_7ScfuJOwFX=+Z4r_-v&D{)W#Y|w9>$lY@k1GGNpKPq<~nJ;o3imY53mFp07 z<l(|q7W9Q!oxVzs%MtdZ(%TD?@I%&zj(^B<>mU08Uu%+&DVS&2TVb;m)bZOTL$gWKNv1K9o@$5jkBU3cK#coOAeL0s);K&A54%?%%?en*Pf`+1t-@SuPu=dn)71}53xQZ-ivjVFL!|);+ z;d^|_9mWXJ@%&M%rR)eo2U8=to6hb$6+_%Cfx+?fpzzuEz5#s8rfpnUY5O5@w$J$xr~KVf!oyHd5vU58#paDX5bwHM#t+Y^u5 zD`0t?MiaD>9D@Fea{y-~&t^k8q`Vxmj?|{@!5Z8}C~PZuPLXr#NPZ?uVn!JihQ6g; zfF)2rQf_oQ`NOK!|F=hj)O_5n={a0}THWQ_KS(+l6bs8D;hK8O80uxC1j8<49UuEM zUZ2MY!M$4dBTT6Fpz%isn#~(|rD0;@bhB8c#1j!aiRe-2$hE&66Ae5oRtD$GLfwch z4Aao+;M8T7X)0mze#zsa)nT4Z76dVN zC&FFzKUW-sYU2$Dd|cGPlz3ao@#g3X7t!gQn3z&5zAt0<6ZQOd|2%p&Lq0TOX-8Od zwH;ZlA>SRV!aOF8Kb4k&zW}8`1sim_!XkY+dQo-2T$RfL|K(|< zJkyUIbEd7HdC|4Ga_lzy$yi~R6l7%ib~HZo3?#!4+V^he2MgcPw>lZe&fhXq9bt%0T!`?-vOfp2%51jm!&)oZF>^&v%O4KUO)yCX|qV>g@!gT?Oq5v zGu&01*HtVRB>VG3FOdx8^yj)zK|o#6uhX!XhmDhIEnr4s-8WVuLfZD8LJe5bw!Yp@ zb<=-rE|1Td&bd{E>A&Z;jC`PQwEO`5U6xR!`Z}u3 ze~Q7;NcfKCeSFo7Wnq;*a8>-Ih7YSNzSYvLIMuFV4VP0r` zS_=e0r9b?P{}wd-x0WYXu=7wlJjl~b*`N32BH5SkZygbF{g0~WFLC%+Mqvuo`Roey zUPqSfSz(L7U$p(_I!EZ4e!>xfSCu|Qpg|L-gh21b>yMJWH^9fj6$!UZz3kR2CH>p8 zi%1=9r8N+;ePRfQVluSwQh2A6;F78F4 SLM2!*Fw)`*VwED_0{;)8=3Tb{ literal 0 HcmV?d00001 diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/socket.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/socket.c new file mode 100755 index 00000000..06f061bf --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/socket.c @@ -0,0 +1,964 @@ + +//***************************************************************************** +// +//! \file socket.c +//! \brief SOCKET APIs Implements file. +//! \details SOCKET APIs like as Berkeley Socket APIs. +//! \version 1.0.3 +//! \date 2013/10/21 +//! \par Revision history +//! <2015/02/05> Notice +//! The version history is not updated after this point. +//! Download the latest version directly from GitHub. Please visit the +//! our GitHub repository for ioLibrary. +//! >> https://github.com/Wiznet/ioLibrary_Driver +//! <2014/05/01> V1.0.3. Refer to M20140501 +//! 1. Implicit type casting -> Explicit type casting. +//! 2. replace 0x01 with PACK_REMAINED in recvfrom() +//! 3. Validation a destination ip in connect() & sendto(): +//! It occurs a fatal error on converting unint32 address if uint8* +//! addr parameter is not aligned by 4byte address. Copy 4 byte addr +//! value into temporary uint32 variable and then compares it. +//! <2013/12/20> V1.0.2 Refer to M20131220 +//! Remove Warning. +//! <2013/11/04> V1.0.1 2nd Release. Refer to "20131104". +//! In sendto(), Add to clear timeout interrupt status +//! (Sn_IR_TIMEOUT) +//! <2013/10/21> 1st Release +//! \author MidnightCow +//! \copyright +//! +//! Copyright (c) 2013, WIZnet Co., LTD. +//! All rights reserved. +//! +//! Redistribution and use in source and binary forms, with or without +//! modification, are permitted provided that the following conditions +//! are met: +//! +//! * Redistributions of source code must retain the above copyright +//! notice, this list of conditions and the following disclaimer. +//! * Redistributions in binary form must reproduce the above copyright +//! notice, this list of conditions and the following disclaimer in the +//! documentation and/or other materials provided with the distribution. +//! * Neither the name of the nor the names of its +//! contributors may be used to endorse or promote products derived +//! from this software without specific prior written permission. +//! +//! THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +//! AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +//! IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE +//! ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE +//! LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +//! CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +//! SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +//! INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +//! CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +//! ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +//! THE POSSIBILITY OF SUCH DAMAGE. +// +//***************************************************************************** +#include "socket.h" + +#include "wizchip_conf.h" + +// M20150401 : Typing Error +// #define SOCK_ANY_PORT_NUM 0xC000; +#define SOCK_ANY_PORT_NUM 0xC000 + +static uint16_t sock_any_port = SOCK_ANY_PORT_NUM; +static uint16_t sock_io_mode = 0; +static uint16_t sock_is_sending = 0; + +static uint16_t sock_remained_size[_WIZCHIP_SOCK_NUM_] = { + 0, + 0, +}; + +// M20150601 : For extern decleation +// static uint8_t sock_pack_info[_WIZCHIP_SOCK_NUM_] = {0,}; +uint8_t sock_pack_info[_WIZCHIP_SOCK_NUM_] = { + 0, +}; +// + +#if _WIZCHIP_ == 5200 +static uint16_t sock_next_rd[_WIZCHIP_SOCK_NUM_] = { + 0, +}; +#endif + +// A20150601 : For integrating with W5300 +#if _WIZCHIP_ == 5300 +uint8_t sock_remained_byte[_WIZCHIP_SOCK_NUM_] = { + 0, +}; // set by wiz_recv_data() +#endif + +#define CHECK_SOCKNUM() \ + do { \ + if (sn > _WIZCHIP_SOCK_NUM_) \ + return SOCKERR_SOCKNUM; \ + } while (0); + +#define CHECK_SOCKMODE(mode) \ + do { \ + if ((getSn_MR(sn) & 0x0F) != mode) \ + return SOCKERR_SOCKMODE; \ + } while (0); + +#define CHECK_SOCKINIT() \ + do { \ + if ((getSn_SR(sn) != SOCK_INIT)) \ + return SOCKERR_SOCKINIT; \ + } while (0); + +#define CHECK_SOCKDATA() \ + do { \ + if (len == 0) \ + return SOCKERR_DATALEN; \ + } while (0); + +int8_t wiz_socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) +{ + CHECK_SOCKNUM(); + switch (protocol) { + case Sn_MR_TCP: { + // M20150601 : Fixed the warning - taddr will never be NULL + /* + uint8_t taddr[4]; + getSIPR(taddr); + */ + uint32_t taddr; + getSIPR((uint8_t*)&taddr); + if (taddr == 0) + return SOCKERR_SOCKINIT; + break; + } + case Sn_MR_UDP: + case Sn_MR_MACRAW: + case Sn_MR_IPRAW: + break; +#if (_WIZCHIP_ < 5200) + case Sn_MR_PPPoE: + break; +#endif + default: + return SOCKERR_SOCKMODE; + } + // M20150601 : For SF_TCP_ALIGN & W5300 + // if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG; + if ((flag & 0x04) != 0) + return SOCKERR_SOCKFLAG; +#if _WIZCHIP_ == 5200 + if (flag & 0x10) + return SOCKERR_SOCKFLAG; +#endif + + if (flag != 0) { + switch (protocol) { + case Sn_MR_TCP: + // M20150601 : For SF_TCP_ALIGN & W5300 +#if _WIZCHIP_ == 5300 + if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK | SF_TCP_ALIGN)) == 0) + return SOCKERR_SOCKFLAG; +#else + if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) + return SOCKERR_SOCKFLAG; +#endif + + break; + case Sn_MR_UDP: + if (flag & SF_IGMP_VER2) { + if ((flag & SF_MULTI_ENABLE) == 0) + return SOCKERR_SOCKFLAG; + } +#if _WIZCHIP_ == 5500 + if (flag & SF_UNI_BLOCK) { + if ((flag & SF_MULTI_ENABLE) == 0) + return SOCKERR_SOCKFLAG; + } +#endif + break; + default: + break; + } + } + wiz_sock_close(sn); +// M20150601 +#if _WIZCHIP_ == 5300 + setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7)); +#else + setSn_MR(sn, (protocol | (flag & 0xF0))); +#endif + if (!port) { + port = sock_any_port++; + if (sock_any_port == 0xFFF0) + sock_any_port = SOCK_ANY_PORT_NUM; + } + setSn_PORT(sn, port); + setSn_CR(sn, Sn_CR_OPEN); + while (getSn_CR(sn)) + ; + // A20150401 : For release the previous sock_io_mode + sock_io_mode &= ~(1 << sn); + // + sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn); + sock_is_sending &= ~(1 << sn); + sock_remained_size[sn] = 0; + // M20150601 : repalce 0 with PACK_COMPLETED + // sock_pack_info[sn] = 0; + sock_pack_info[sn] = PACK_COMPLETED; + // + while (getSn_SR(sn) == SOCK_CLOSED) + ; + return (int8_t)sn; +} + +int8_t wiz_sock_close(uint8_t sn) +{ + CHECK_SOCKNUM(); +// A20160426 : Applied the erratum 1 of W5300 +#if (_WIZCHIP_ == 5300) + // M20160503 : Wrong socket parameter. s -> sn + // if( ((getSn_MR(s)& 0x0F) == Sn_MR_TCP) && (getSn_TX_FSR(s) != + // getSn_TxMAX(s)) ) + if (((getSn_MR(sn) & 0x0F) == Sn_MR_TCP) && (getSn_TX_FSR(sn) != getSn_TxMAX(sn))) { + uint8_t destip[4] = { 0, 0, 0, 1 }; + // TODO + // You can wait for completing to sending data; + // wait about 1 second; + // if you have completed to send data, skip the code of erratum 1 + // ex> wait_1s(); + // if (getSn_TX_FSR(s) == getSn_TxMAX(s)) continue; + // + // M20160503 : The socket() of close() calls close() itself again. It + // occures a infinite loop - close()->socket()->close()->socket()-> ~ + // socket(s,Sn_MR_UDP,0x3000,0); + // sendto(s,destip,1,destip,0x3000); // send the dummy data to an unknown + // destination(0.0.0.1). + setSn_MR(sn, Sn_MR_UDP); + setSn_PORTR(sn, 0x3000); + setSn_CR(sn, Sn_CR_OPEN); + while (getSn_CR(sn) != 0) + ; + while (getSn_SR(sn) != SOCK_UDP) + ; + wiz_sock_sendto( + sn, destip, 1, destip, + 0x3000); // send the dummy data to an unknown destination(0.0.0.1). + }; +#endif + setSn_CR(sn, Sn_CR_CLOSE); + /* wait to process the command... */ + while (getSn_CR(sn)) + ; + /* clear all interrupt of the socket. */ + setSn_IR(sn, 0xFF); + // A20150401 : Release the sock_io_mode of socket n. + sock_io_mode &= ~(1 << sn); + // + sock_is_sending &= ~(1 << sn); + sock_remained_size[sn] = 0; + sock_pack_info[sn] = 0; + while (getSn_SR(sn) != SOCK_CLOSED) + ; + return SOCK_OK; +} + +int8_t wiz_sock_listen(uint8_t sn) +{ + CHECK_SOCKNUM(); + CHECK_SOCKMODE(Sn_MR_TCP); + CHECK_SOCKINIT(); + setSn_CR(sn, Sn_CR_LISTEN); + while (getSn_CR(sn)) + ; + while (getSn_SR(sn) != SOCK_LISTEN) { + wiz_sock_close(sn); + return SOCKERR_SOCKCLOSED; + } + return SOCK_OK; +} + +int8_t wiz_sock_connect(uint8_t sn, uint8_t* addr, uint16_t port) +{ + CHECK_SOCKNUM(); + CHECK_SOCKMODE(Sn_MR_TCP); + CHECK_SOCKINIT(); + // M20140501 : For avoiding fatal error on memory align mismatched + // if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return + // SOCKERR_IPINVALID; + { + uint32_t taddr; + taddr = ((uint32_t)addr[0] & 0x000000FF); + taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF); + taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF); + taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF); + if (taddr == 0xFFFFFFFF || taddr == 0) + return SOCKERR_IPINVALID; + } + // + + if (port == 0) + return SOCKERR_PORTZERO; + setSn_DIPR(sn, addr); + setSn_DPORT(sn, port); + setSn_CR(sn, Sn_CR_CONNECT); + while (getSn_CR(sn)) + ; + if (sock_io_mode & (1 << sn)) + return SOCK_BUSY; + while (getSn_SR(sn) != SOCK_ESTABLISHED) { + if (getSn_IR(sn) & Sn_IR_TIMEOUT) { + setSn_IR(sn, Sn_IR_TIMEOUT); + return SOCKERR_TIMEOUT; + } + + if (getSn_SR(sn) == SOCK_CLOSED) { + return SOCKERR_SOCKCLOSED; + } + } + + return SOCK_OK; +} + +int8_t wiz_sock_disconnect(uint8_t sn) +{ + CHECK_SOCKNUM(); + CHECK_SOCKMODE(Sn_MR_TCP); + setSn_CR(sn, Sn_CR_DISCON); + /* wait to process the command... */ + while (getSn_CR(sn)) + ; + sock_is_sending &= ~(1 << sn); + if (sock_io_mode & (1 << sn)) + return SOCK_BUSY; + while (getSn_SR(sn) != SOCK_CLOSED) { + if (getSn_IR(sn) & Sn_IR_TIMEOUT) { + wiz_sock_close(sn); + return SOCKERR_TIMEOUT; + } + } + return SOCK_OK; +} + +int32_t wiz_sock_send(uint8_t sn, uint8_t* buf, uint16_t len) +{ + uint8_t tmp = 0; + uint16_t freesize = 0; + + CHECK_SOCKNUM(); + CHECK_SOCKMODE(Sn_MR_TCP); + CHECK_SOCKDATA(); + tmp = getSn_SR(sn); + if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) + return SOCKERR_SOCKSTATUS; + if (sock_is_sending & (1 << sn)) { + tmp = getSn_IR(sn); + if (tmp & Sn_IR_SENDOK) { + setSn_IR(sn, Sn_IR_SENDOK); +// M20150401 : Typing Error +// #if _WZICHIP_ == 5200 +#if _WIZCHIP_ == 5200 + if (getSn_TX_RD(sn) != sock_next_rd[sn]) { + setSn_CR(sn, Sn_CR_SEND); + while (getSn_CR(sn)) + ; + return SOCK_BUSY; + } +#endif + sock_is_sending &= ~(1 << sn); + } else if (tmp & Sn_IR_TIMEOUT) { + wiz_sock_close(sn); + return SOCKERR_TIMEOUT; + } else + return SOCK_BUSY; + } + freesize = getSn_TxMAX(sn); + if (len > freesize) + len = freesize; // check size not to exceed MAX size. + + while (1) { + freesize = getSn_TX_FSR(sn); + tmp = getSn_SR(sn); + if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) { + wiz_sock_close(sn); + return SOCKERR_SOCKSTATUS; + } + if ((sock_io_mode & (1 << sn)) && (len > freesize)) + return SOCK_BUSY; + if (len <= freesize) + break; + } + wiz_send_data(sn, buf, len); +#if _WIZCHIP_ == 5200 + sock_next_rd[sn] = getSn_TX_RD(sn) + len; +#endif + +#if _WIZCHIP_ == 5300 + setSn_TX_WRSR(sn, len); +#endif + + setSn_CR(sn, Sn_CR_SEND); + /* wait to process the command... */ + while (getSn_CR(sn)) + ; + sock_is_sending |= (1 << sn); + // M20150409 : Explicit Type Casting + // return len; + return (int32_t)len; +} + +int32_t wiz_sock_recv(uint8_t sn, uint8_t* buf, uint16_t len) +{ + uint8_t tmp = 0; + uint16_t recvsize = 0; +// A20150601 : For integarating with W5300 +#if _WIZCHIP_ == 5300 + uint8_t head[2]; + uint16_t mr; +#endif + // + CHECK_SOCKNUM(); + CHECK_SOCKMODE(Sn_MR_TCP); + CHECK_SOCKDATA(); + + recvsize = getSn_RxMAX(sn); + if (recvsize < len) + len = recvsize; + +// A20150601 : For Integrating with W5300 +#if _WIZCHIP_ == 5300 + // sock_pack_info[sn] = PACK_COMPLETED; // for clear + if (sock_remained_size[sn] == 0) { +#endif + // + while (1) { + recvsize = getSn_RX_RSR(sn); + tmp = getSn_SR(sn); + if (tmp != SOCK_ESTABLISHED) { + if (tmp == SOCK_CLOSE_WAIT) { + if (recvsize != 0) + break; + else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) { + wiz_sock_close(sn); + return SOCKERR_SOCKSTATUS; + } + } else { + wiz_sock_close(sn); + return SOCKERR_SOCKSTATUS; + } + } + if ((sock_io_mode & (1 << sn)) && (recvsize == 0)) + return SOCK_BUSY; + if (recvsize != 0) + break; + }; +#if _WIZCHIP_ == 5300 + } +#endif + +// A20150601 : For integrating with W5300 +#if _WIZCHIP_ == 5300 + if ((sock_remained_size[sn] == 0) || (getSn_MR(sn) & Sn_MR_ALIGN)) { + mr = getMR(); + if ((getSn_MR(sn) & Sn_MR_ALIGN) == 0) { + wiz_recv_data(sn, head, 2); + if (mr & MR_FS) + recvsize = (((uint16_t)head[1]) << 8) | ((uint16_t)head[0]); + else + recvsize = (((uint16_t)head[0]) << 8) | ((uint16_t)head[1]); + sock_pack_info[sn] = PACK_FIRST; + } + sock_remained_size[sn] = recvsize; + } + if (len > sock_remained_size[sn]) + len = sock_remained_size[sn]; + recvsize = len; + if (sock_pack_info[sn] & PACK_FIFOBYTE) { + *buf = sock_remained_byte[sn]; + buf++; + sock_pack_info[sn] &= ~(PACK_FIFOBYTE); + recvsize -= 1; + sock_remained_size[sn] -= 1; + } + if (recvsize != 0) { + wiz_recv_data(sn, buf, recvsize); + setSn_CR(sn, Sn_CR_RECV); + while (getSn_CR(sn)) + ; + } + sock_remained_size[sn] -= recvsize; + if (sock_remained_size[sn] != 0) { + sock_pack_info[sn] |= PACK_REMAINED; + if (recvsize & 0x1) + sock_pack_info[sn] |= PACK_FIFOBYTE; + } else + sock_pack_info[sn] = PACK_COMPLETED; + if (getSn_MR(sn) & Sn_MR_ALIGN) + sock_remained_size[sn] = 0; + // len = recvsize; +#else + if (recvsize < len) + len = recvsize; + wiz_recv_data(sn, buf, len); + setSn_CR(sn, Sn_CR_RECV); + while (getSn_CR(sn)) + ; +#endif + + // M20150409 : Explicit Type Casting + // return len; + return (int32_t)len; +} + +#include +#include +int32_t wiz_sock_sendto(uint8_t sn, uint8_t* buf, uint16_t len, uint8_t* addr, + uint16_t port) +{ + uint8_t tmp = 0; + uint16_t freesize = 0; + uint32_t taddr; + + CHECK_SOCKNUM(); + switch (getSn_MR(sn) & 0x0F) { + case Sn_MR_UDP: + case Sn_MR_MACRAW: + // break; + // #if ( _WIZCHIP_ < 5200 ) + case Sn_MR_IPRAW: + break; + // #endif + default: + return SOCKERR_SOCKMODE; + } + CHECK_SOCKDATA(); + // M20140501 : For avoiding fatal error on memory align mismatched + // if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID; + //{ + // uint32_t taddr; + taddr = ((uint32_t)addr[0]) & 0x000000FF; + taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF); + taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF); + taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF); + //} + // + // if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID; + if ((taddr == 0) && ((getSn_MR(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW)) + return SOCKERR_IPINVALID; + if ((port == 0) && ((getSn_MR(sn) & Sn_MR_MACRAW) != Sn_MR_MACRAW)) + return SOCKERR_PORTZERO; + tmp = getSn_SR(sn); + // #if ( _WIZCHIP_ < 5200 ) + if ((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) + return SOCKERR_SOCKSTATUS; + // #else + // if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS; + // #endif + + setSn_DIPR(sn, addr); + setSn_DPORT(sn, port); + freesize = getSn_TxMAX(sn); + if (len > freesize) + len = freesize; // check size not to exceed MAX size. + while (1) { + freesize = getSn_TX_FSR(sn); + if (getSn_SR(sn) == SOCK_CLOSED) + return SOCKERR_SOCKCLOSED; + if ((sock_io_mode & (1 << sn)) && (len > freesize)) + return SOCK_BUSY; + if (len <= freesize) + break; + }; + wiz_send_data(sn, buf, len); + +#if _WIZCHIP_ < 5500 // M20150401 : for WIZCHIP Errata #4, #5 (ARP errata) + getSIPR((uint8_t*)&taddr); + if (taddr == 0) { + getSUBR((uint8_t*)&taddr); + setSUBR((uint8_t*)"\x00\x00\x00\x00"); + } else + taddr = 0; +#endif + +// A20150601 : For W5300 +#if _WIZCHIP_ == 5300 + setSn_TX_WRSR(sn, len); +#endif + // + setSn_CR(sn, Sn_CR_SEND); + /* wait to process the command... */ + while (getSn_CR(sn)) + ; + while (1) { + tmp = getSn_IR(sn); + // SYS_KDEBUG_LOG(WIZNET_DEBUG, ("[%s] %d, tmp: %x\n", __func__, __LINE__, tmp)); + if (tmp & Sn_IR_SENDOK) { + setSn_IR(sn, Sn_IR_SENDOK); + break; + } + // M:20131104 + // else if(tmp & Sn_IR_TIMEOUT) return SOCKERR_TIMEOUT; + else if (tmp & Sn_IR_TIMEOUT) { + setSn_IR(sn, Sn_IR_TIMEOUT); +// M20150409 : Fixed the lost of sign bits by type casting. +// len = (uint16_t)SOCKERR_TIMEOUT; +// break; +#if _WIZCHIP_ < 5500 // M20150401 : for WIZCHIP Errata #4, #5 (ARP errata) + if (taddr) + setSUBR((uint8_t*)&taddr); +#endif + return SOCKERR_TIMEOUT; + } + //////////// + } +#if _WIZCHIP_ < 5500 // M20150401 : for WIZCHIP Errata #4, #5 (ARP errata) + if (taddr) + setSUBR((uint8_t*)&taddr); +#endif + // M20150409 : Explicit Type Casting + // return len; + return (int32_t)len; +} + +int32_t wiz_sock_recvfrom(uint8_t sn, uint8_t* buf, uint16_t len, uint8_t* addr, + uint16_t* port) +{ +// M20150601 : For W5300 +#if _WIZCHIP_ == 5300 + uint16_t mr; + uint16_t mr1; +#else + uint8_t mr; +#endif + // + uint8_t head[8]; + uint16_t pack_len = 0; + + CHECK_SOCKNUM(); + // CHECK_SOCKMODE(Sn_MR_UDP); +// A20150601 +#if _WIZCHIP_ == 5300 + mr1 = getMR(); +#endif + + switch ((mr = getSn_MR(sn)) & 0x0F) { + case Sn_MR_UDP: + case Sn_MR_IPRAW: + case Sn_MR_MACRAW: + break; +#if (_WIZCHIP_ < 5200) + case Sn_MR_PPPoE: + break; +#endif + default: + return SOCKERR_SOCKMODE; + } + CHECK_SOCKDATA(); + if (sock_remained_size[sn] == 0) { + while (1) { + pack_len = getSn_RX_RSR(sn); + if (getSn_SR(sn) == SOCK_CLOSED) + return SOCKERR_SOCKCLOSED; + if ((sock_io_mode & (1 << sn)) && (pack_len == 0)) + return SOCK_BUSY; + if (pack_len != 0) + break; + }; + } + // D20150601 : Move it to bottom + // sock_pack_info[sn] = PACK_COMPLETED; + switch (mr & 0x07) { + case Sn_MR_UDP: + if (sock_remained_size[sn] == 0) { + wiz_recv_data(sn, head, 8); + setSn_CR(sn, Sn_CR_RECV); + while (getSn_CR(sn)) + ; + // read peer's IP address, port number & packet length + // A20150601 : For W5300 +#if _WIZCHIP_ == 5300 + if (mr1 & MR_FS) { + addr[0] = head[1]; + addr[1] = head[0]; + addr[2] = head[3]; + addr[3] = head[2]; + *port = head[5]; + *port = (*port << 8) + head[4]; + sock_remained_size[sn] = head[7]; + sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6]; + } else { +#endif + addr[0] = head[0]; + addr[1] = head[1]; + addr[2] = head[2]; + addr[3] = head[3]; + *port = head[4]; + *port = (*port << 8) + head[5]; + sock_remained_size[sn] = head[6]; + sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7]; +#if _WIZCHIP_ == 5300 + } +#endif + sock_pack_info[sn] = PACK_FIRST; + } + if (len < sock_remained_size[sn]) + pack_len = len; + else + pack_len = sock_remained_size[sn]; + // A20150601 : For W5300 + len = pack_len; +#if _WIZCHIP_ == 5300 + if (sock_pack_info[sn] & PACK_FIFOBYTE) { + *buf++ = sock_remained_byte[sn]; + pack_len -= 1; + sock_remained_size[sn] -= 1; + sock_pack_info[sn] &= ~PACK_FIFOBYTE; + } +#endif + // + // Need to packet length check (default 1472) + // + wiz_recv_data(sn, buf, pack_len); // data copy. + break; + case Sn_MR_MACRAW: + if (sock_remained_size[sn] == 0) { + wiz_recv_data(sn, head, 2); + setSn_CR(sn, Sn_CR_RECV); + while (getSn_CR(sn)) + ; + // read peer's IP address, port number & packet length + sock_remained_size[sn] = head[0]; + sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[1] - 2; +#if _WIZCHIP_ == W5300 + if (sock_remained_size[sn] & 0x01) + sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4; + else + sock_remained_size[sn] -= 4; +#endif + if (sock_remained_size[sn] > 1514) { + wiz_sock_close(sn); + return SOCKFATAL_PACKLEN; + } + sock_pack_info[sn] = PACK_FIRST; + } + if (len < sock_remained_size[sn]) + pack_len = len; + else + pack_len = sock_remained_size[sn]; + wiz_recv_data(sn, buf, pack_len); + break; + // #if ( _WIZCHIP_ < 5200 ) + case Sn_MR_IPRAW: + if (sock_remained_size[sn] == 0) { + wiz_recv_data(sn, head, 6); + setSn_CR(sn, Sn_CR_RECV); + while (getSn_CR(sn)) + ; + addr[0] = head[0]; + addr[1] = head[1]; + addr[2] = head[2]; + addr[3] = head[3]; + sock_remained_size[sn] = head[4]; + // M20150401 : For Typing Error + // sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5]; + sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5]; + sock_pack_info[sn] = PACK_FIRST; + } + // + // Need to packet length check + // + if (len < sock_remained_size[sn]) + pack_len = len; + else + pack_len = sock_remained_size[sn]; + wiz_recv_data(sn, buf, pack_len); // data copy. + break; + // #endif + default: + wiz_recv_ignore(sn, pack_len); // data copy. + sock_remained_size[sn] = pack_len; + break; + } + setSn_CR(sn, Sn_CR_RECV); + /* wait to process the command... */ + while (getSn_CR(sn)) + ; + sock_remained_size[sn] -= pack_len; + // M20150601 : + // if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01; + if (sock_remained_size[sn] != 0) { + sock_pack_info[sn] |= PACK_REMAINED; +#if _WIZCHIP_ == 5300 + if (pack_len & 0x01) + sock_pack_info[sn] |= PACK_FIFOBYTE; +#endif + } else + sock_pack_info[sn] = PACK_COMPLETED; +#if _WIZCHIP_ == 5300 + pack_len = len; +#endif + // + // M20150409 : Explicit Type Casting + // return pack_len; + return (int32_t)pack_len; +} + +int8_t wiz_ctlsocket(uint8_t sn, ctlsock_type cstype, void* arg) +{ + uint8_t tmp = 0; + CHECK_SOCKNUM(); + switch (cstype) { + case CS_SET_IOMODE: + tmp = *((uint8_t*)arg); + if (tmp == SOCK_IO_NONBLOCK) + sock_io_mode |= (1 << sn); + else if (tmp == SOCK_IO_BLOCK) + sock_io_mode &= ~(1 << sn); + else + return SOCKERR_ARG; + break; + case CS_GET_IOMODE: + // M20140501 : implict type casting -> explict type casting + //*((uint8_t*)arg) = (sock_io_mode >> sn) & 0x0001; + *((uint8_t*)arg) = (uint8_t)((sock_io_mode >> sn) & 0x0001); + // + break; + case CS_GET_MAXTXBUF: + *((uint16_t*)arg) = getSn_TxMAX(sn); + break; + case CS_GET_MAXRXBUF: + *((uint16_t*)arg) = getSn_RxMAX(sn); + break; + case CS_CLR_INTERRUPT: + if ((*(uint8_t*)arg) > SIK_ALL) + return SOCKERR_ARG; + setSn_IR(sn, *(uint8_t*)arg); + break; + case CS_GET_INTERRUPT: + *((uint8_t*)arg) = getSn_IR(sn); + break; +#if _WIZCHIP_ != 5100 + case CS_SET_INTMASK: + if ((*(uint8_t*)arg) > SIK_ALL) + return SOCKERR_ARG; + setSn_IMR(sn, *(uint8_t*)arg); + break; + case CS_GET_INTMASK: + *((uint8_t*)arg) = getSn_IMR(sn); + break; +#endif + default: + return SOCKERR_ARG; + } + return SOCK_OK; +} + +int8_t wiz_setsockopt(uint8_t sn, sockopt_type sotype, void* arg) +{ + // M20131220 : Remove warning + // uint8_t tmp; + CHECK_SOCKNUM(); + switch (sotype) { + case SO_TTL: + setSn_TTL(sn, *(uint8_t*)arg); + break; + case SO_TOS: + setSn_TOS(sn, *(uint8_t*)arg); + break; + case SO_MSS: + setSn_MSSR(sn, *(uint16_t*)arg); + break; + case SO_DESTIP: + setSn_DIPR(sn, (uint8_t*)arg); + break; + case SO_DESTPORT: + setSn_DPORT(sn, *(uint16_t*)arg); + break; +#if _WIZCHIP_ != 5100 + case SO_KEEPALIVESEND: + CHECK_SOCKMODE(Sn_MR_TCP); +#if _WIZCHIP_ > 5200 + if (getSn_KPALVTR(sn) != 0) + return SOCKERR_SOCKOPT; +#endif + setSn_CR(sn, Sn_CR_SEND_KEEP); + while (getSn_CR(sn) != 0) { + // M20131220 + // if ((tmp = getSn_IR(sn)) & Sn_IR_TIMEOUT) + if (getSn_IR(sn) & Sn_IR_TIMEOUT) { + setSn_IR(sn, Sn_IR_TIMEOUT); + return SOCKERR_TIMEOUT; + } + } + break; +#if !((_WIZCHIP_ == 5100) || (_WIZCHIP_ == 5200)) + case SO_KEEPALIVEAUTO: + CHECK_SOCKMODE(Sn_MR_TCP); + setSn_KPALVTR(sn, *(uint8_t*)arg); + break; +#endif +#endif + default: + return SOCKERR_ARG; + } + return SOCK_OK; +} + +int8_t wiz_getsockopt(uint8_t sn, sockopt_type sotype, void* arg) +{ + CHECK_SOCKNUM(); + switch (sotype) { + case SO_FLAG: + *(uint8_t*)arg = getSn_MR(sn) & 0xF0; + break; + case SO_TTL: + *(uint8_t*)arg = getSn_TTL(sn); + break; + case SO_TOS: + *(uint8_t*)arg = getSn_TOS(sn); + break; + case SO_MSS: + *(uint16_t*)arg = getSn_MSSR(sn); + break; + case SO_DESTIP: + getSn_DIPR(sn, (uint8_t*)arg); + break; + case SO_DESTPORT: + *(uint16_t*)arg = getSn_DPORT(sn); + break; +#if _WIZCHIP_ > 5200 + case SO_KEEPALIVEAUTO: + CHECK_SOCKMODE(Sn_MR_TCP); + *(uint16_t*)arg = getSn_KPALVTR(sn); + break; +#endif + case SO_SENDBUF: + *(uint16_t*)arg = getSn_TX_FSR(sn); + break; + case SO_RECVBUF: + *(uint16_t*)arg = getSn_RX_RSR(sn); + break; + case SO_STATUS: + *(uint8_t*)arg = getSn_SR(sn); + break; + case SO_REMAINSIZE: + if (getSn_MR(sn) & Sn_MR_TCP) + *(uint16_t*)arg = getSn_RX_RSR(sn); + else + *(uint16_t*)arg = sock_remained_size[sn]; + break; + case SO_PACKINFO: + // CHECK_SOCKMODE(Sn_MR_TCP); +#if _WIZCHIP_ != 5300 + if ((getSn_MR(sn) == Sn_MR_TCP)) + return SOCKERR_SOCKMODE; +#endif + *(uint8_t*)arg = sock_pack_info[sn]; + break; + default: + return SOCKERR_SOCKOPT; + } + return SOCK_OK; +} \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/spi_interface.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/spi_interface.c new file mode 100644 index 00000000..b920cac2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/spi_interface.c @@ -0,0 +1,46 @@ + +#include +#include +// #include +#include + +// #define SPI1_CS_GPIONUM 24 + +static x_base g_w5500_spi_lock; +/** + * @brief 进入临界区 + * @retval None + */ +void spi_enter_cris(void) { g_w5500_spi_lock = DisableLocalInterrupt(); } +/** + * @brief 退出临界区 + * @retval None + */ +void spi_exit_cris(void) { EnableLocalInterrupt(g_w5500_spi_lock); } + +/** + * @brief 片选信号输出低电平 + * @retval None + */ +void spi_select_cs(void) +{ + struct PinStat cs_pin_stat = { + .pin = wiz_cs_pin, + .val = GPIO_LOW, + }; + struct BusBlockWriteParam write_param = { .buffer = (void*)&cs_pin_stat }; + BusDevWriteData(wiz_cs_bus->owner_haldev, &write_param); +} +/** + * @brief 片选信号输出高电平 + * @retval None + */ +void spi_deselete_cs(void) +{ + struct PinStat cs_pin_stat = { + .pin = wiz_cs_pin, + .val = GPIO_HIGH, + }; + struct BusBlockWriteParam write_param = { .buffer = (void*)&cs_pin_stat }; + BusDevWriteData(wiz_cs_bus->owner_haldev, &write_param); +} \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/connect_w5500_test.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/connect_w5500_test.c new file mode 100644 index 00000000..c85c3309 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/connect_w5500_test.c @@ -0,0 +1,314 @@ +#include +#include +#include + +#include "socket.h" + +extern uint32_t get_gbuf_size(); +extern wiz_NetInfo *get_gnetinfo(); + +enum TCP_OPTION { + SEND_DATA = 0, + RECV_DATA, +}; + +uint32_t wiz_client_op(uint8_t sn, uint8_t *buf, uint32_t buf_size, + uint8_t dst_ip[4], uint16_t dst_port, + enum TCP_OPTION opt) { + // assert(buf_size <= get_gbuf_size()); + int32_t ret; + switch (getSn_SR(sn)) { + case SOCK_CLOSE_WAIT: + wiz_sock_disconnect(sn); + break; + case SOCK_CLOSED: + wiz_socket(sn, Sn_MR_TCP, 5000, 0x00); + break; + case SOCK_INIT: + KPrintf("[SOCKET CLIENT] sock init.\n"); + wiz_sock_connect(sn, dst_ip, dst_port); + break; + case SOCK_ESTABLISHED: + if (getSn_IR(sn) & Sn_IR_CON) { + printf("[SOCKET CLIENT] %d:Connected\r\n", sn); + setSn_IR(sn, Sn_IR_CON); + } + if (opt == SEND_DATA) { + uint32_t sent_size = 0; + ret = wiz_sock_send(sn, buf, buf_size); + if (ret < 0) { + wiz_sock_close(sn); + return ret; + } + } else if (opt == RECV_DATA) { + uint32_t size = 0; + if ((size = getSn_RX_RSR(sn)) > 0) { + if (size > buf_size) size = buf_size; + ret = wiz_sock_recv(sn, buf, size); + if (ret <= 0) return ret; + } + } + break; + default: + break; + } +} + +void wiz_client_op_test(int argc, char *argv[]) { + /* argv[1]: ip ip addr + * argv[2]: port port number + * argv[3]: msg send msg + * argv[4]: count test times,if no this parameter,default 10 times + */ + if (argc < 4) + { + KPrintf("wiz_client_op_test error\n"); + return; + } + uint8_t client_sock = 2; + uint32_t tmp_ip[4]; + uint8_t ip[4]; + uint64_t pCount = 10; + uint8_t buf[get_gbuf_size()]; + uint16_t port; + + sscanf(argv[1], "%d.%d.%d.%d", &tmp_ip[0], &tmp_ip[1], &tmp_ip[2], &tmp_ip[3]); + ip[0] = (uint8_t)tmp_ip[0]; + ip[1] = (uint8_t)tmp_ip[1]; + ip[2] = (uint8_t)tmp_ip[2]; + ip[3] = (uint8_t)tmp_ip[3]; + + port = atoi(argv[2]); + KPrintf("wiz client to wiz_server, send to %d.%d.%d.%d %d\n", // tip info + ip[0], ip[1], ip[2], ip[3], port); + + if (argc >= 5){ + pCount = atoi(argv[4]); + } + for(uint64_t i = 0; i < pCount; i++) + { + wiz_client_op(client_sock, argv[3], strlen(argv[3]), ip, port, SEND_DATA); + MdelayKTask(10); + // waiting for a responding. + wiz_client_op(client_sock, buf, get_gbuf_size(), ip, port, RECV_DATA); + KPrintf("received msg: %s\n", buf); + memset(buf, 0, get_gbuf_size()); + } +} + +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_MAIN), + wiz_client_op, wiz_client_op_test, + wiz_sock_recv or wiz_sock_send data as tcp client); + +int32_t wiz_server_op(uint8_t sn, uint8_t *buf, uint32_t buf_size, + uint16_t port, enum TCP_OPTION opt) { + int32_t ret = 0; + uint16_t size = 0, sentsize = 0; + switch (getSn_SR(sn)) { + case SOCK_ESTABLISHED: + if (getSn_IR(sn) & Sn_IR_CON) { + printf("%d:Connected\r\n", sn); + setSn_IR(sn, Sn_IR_CON); + } + if (opt == SEND_DATA) { + uint32_t sent_size = 0; + ret = wiz_sock_send(sn, buf, buf_size); + if (ret < 0) { + wiz_sock_close(sn); + return ret; + } + } else if (opt == RECV_DATA) { + uint32_t size = 0; + if ((size = getSn_RX_RSR(sn)) > 0) { + if (size > buf_size) size = buf_size; + ret = wiz_sock_recv(sn, buf, size); + return ret; + } + } + break; + case SOCK_CLOSE_WAIT: + printf("%d:CloseWait\r\n", sn); + if ((ret = wiz_sock_disconnect(sn)) != SOCK_OK) return ret; + printf("%d:Closed\r\n", sn); + break; + case SOCK_INIT: + printf("%d:Listen, port [%d]\r\n", sn, port); + if ((ret = wiz_sock_listen(sn)) != SOCK_OK) return ret; + break; + case SOCK_CLOSED: + printf("%d:LBTStart\r\n", sn); + if ((ret = wiz_socket(sn, Sn_MR_TCP, port, 0x00)) != sn) return ret; + printf("%d:Opened\r\n", sn); + break; + default: + break; + } + return 0; +} + +void wiz_server(void *param) { + uint16_t port = *(uint16_t *)param; + KPrintf("wiz server, listen port: %d\n", port); + uint8_t buf[get_gbuf_size()]; + memset(buf, 0, get_gbuf_size()); + int ret = 0; + uint32_t size = 0; + + while (1) { + ret = wiz_server_op(0, buf, get_gbuf_size(), port, RECV_DATA); + while(buf[size] != 0){ + size ++; + } + if (ret > 0) { + KPrintf("received %d bytes: %s\n", size, buf); + + wiz_server_op(0, buf, get_gbuf_size(), port, SEND_DATA); + memset(buf, 0, get_gbuf_size()); + } + size = 0; + } +} + +void wiz_server_test(uint16_t port) { + /* argv[1]: port + */ + int32 wiz_server_id = + KTaskCreate("wiz_server", wiz_server, (void *)&port, 4096, 25); + x_err_t flag = StartupKTask(wiz_server_id); + if (flag != EOK) { + KPrintf("StartupKTask wiz_server_id failed .\n"); + } +} + +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC) | + SHELL_CMD_PARAM_NUM(1), + wiz_server_op, wiz_server_test, + wiz_sock_recv or wiz_sock_send data as tcp server); + +void loopback_udps(int argc, char *argv[]) +{ + /* argv[1]: remote_ip ip address of remote udp + * argv[2]: remote_port the port number of the remote udp + * argv[2]: local_port the port number of the local udp + */ + uint32_t tmp_ip[4]; + uint8_t remote_ip[4]; + uint16_t remote_port, local_port; + uint8_t buffer[get_gbuf_size()]; + uint16_t len = 0; + + if (argc < 4) + { + KPrintf("loopback_udps test error\n"); + return; + } + + sscanf(argv[1], "%d.%d.%d.%d", &tmp_ip[0], &tmp_ip[1], &tmp_ip[2], &tmp_ip[3]); + for(int i = 0;i < 4; i++) + { + remote_ip[i] = (uint8_t)tmp_ip[i]; + } + + remote_port = atoi(argv[2]); + local_port = atoi(argv[3]); + while(1) + { + switch (getSn_SR(0)) + { + case SOCK_UDP: + if(getSn_IR(0) & Sn_IR_RECV) + { + setSn_IR(0, Sn_IR_RECV); + } + if((len = getSn_RX_RSR(0))>0) + { + memset(buffer, 0, len + 1); + wiz_sock_recvfrom(0, buffer, len, remote_ip, (uint16_t *)&remote_port); + printf("received msg: %s\n", buffer); + wiz_sock_sendto(0, buffer, len, remote_ip, remote_port); + } + break; + + case SOCK_CLOSED: + printf("LBUStart\r\n"); + wiz_socket(0, Sn_MR_UDP, local_port, 0); + break; + } + } +} + +/* wiz_udp remote_ip remote_port local_port */ +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_MAIN), + wiz_udp, loopback_udps, w5500 upd test); + +void ifconfig() { + wiz_NetInfo wiz_netinfo; + ctlnetwork(CN_GET_NETINFO, (void *)&wiz_netinfo); + uint8_t tmpstr[6]; + ctlwizchip(CW_GET_ID, (void *)tmpstr); + KPrintf("=== %s NET CONF ===\r\n", (char *)tmpstr); + KPrintf("MAC: %02X:%02X:%02X:%02X:%02X:%02X\r\n", wiz_netinfo.mac[0], + wiz_netinfo.mac[1], wiz_netinfo.mac[2], wiz_netinfo.mac[3], + wiz_netinfo.mac[4], wiz_netinfo.mac[5]); + KPrintf("SIP: %d.%d.%d.%d\r\n", wiz_netinfo.ip[0], wiz_netinfo.ip[1], + wiz_netinfo.ip[2], wiz_netinfo.ip[3]); + KPrintf("GAR: %d.%d.%d.%d\r\n", wiz_netinfo.gw[0], wiz_netinfo.gw[1], + wiz_netinfo.gw[2], wiz_netinfo.gw[3]); + KPrintf("SUB: %d.%d.%d.%d\r\n", wiz_netinfo.sn[0], wiz_netinfo.sn[1], + wiz_netinfo.sn[2], wiz_netinfo.sn[3]); + KPrintf("DNS: %d.%d.%d.%d\r\n", wiz_netinfo.dns[0], wiz_netinfo.dns[1], + wiz_netinfo.dns[2], wiz_netinfo.dns[3]); + KPrintf("======================\r\n"); +} +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC), + ifconfig, ifconfig, printf w5500 configurations); + +void char_arr_assign(uint8_t *dst, uint32_t *src, int len) { + for (int i = 0; i < len; ++i) { + dst[i] = (uint8_t)(src[i]); + } +} + +char *network_param_name[] = {"ip", "sn", "gw"}; + +void config_w5500_network(int argc, char *argv[]) { + if (argc < 2) { + KPrintf("[W5500] Network config require params.\n"); + return; + } + + wiz_NetInfo wiz_netinfo; + memcpy(&wiz_netinfo, get_gnetinfo(), sizeof(wiz_NetInfo)); + + int cur_arg_idx = 1; + + while (argv[cur_arg_idx] != NULL) { + if (argv[cur_arg_idx + 1] == NULL) { + KPrintf("[W5500] Network config %s requires value.\n", argv[cur_arg_idx]); + return; + } + uint32_t tmp_arr[4]; + sscanf(argv[cur_arg_idx + 1], "%d.%d.%d.%d", &tmp_arr[0], &tmp_arr[1], + &tmp_arr[2], &tmp_arr[3]); + if (memcmp(argv[cur_arg_idx], network_param_name[0], 2 * sizeof(char)) == + 0) { + char_arr_assign(wiz_netinfo.ip, tmp_arr, 4); + } else if (memcmp(argv[cur_arg_idx], network_param_name[1], + 2 * sizeof(char)) == 0) { + char_arr_assign(wiz_netinfo.sn, tmp_arr, 4); + } else if (memcmp(argv[cur_arg_idx], network_param_name[2], + 2 * sizeof(char)) == 0) { + char_arr_assign(wiz_netinfo.gw, tmp_arr, 4); + } else { + KPrintf("[W5500] Invalid network param.\n"); + } + cur_arg_idx += 2; + } + + ctlnetwork(CN_SET_NETINFO, (void *)&wiz_netinfo); + KPrintf("[W5500] Network config success.\n", argv[cur_arg_idx]); + ifconfig(); +} +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0) | SHELL_CMD_TYPE(SHELL_TYPE_CMD_MAIN), + config_w5500_network, config_w5500_network, + set w5500 configurations); \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_iperf.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_iperf.c new file mode 100644 index 00000000..0c8dcbc9 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ethernet_wiz/test/wiz_iperf.c @@ -0,0 +1,465 @@ +#include "socket.h" +#include "w5500.h" +#include "connect_w5500.h" + +#ifdef BSP_WIZ_USE_IPERF + +#define IPERF_PORT 5001 +#define IPERF_BUFSZ (4 * 1024) + +#define IPERF_MODE_STOP 0 +#define IPERF_MODE_SERVER 1 +#define IPERF_MODE_CLIENT 2 + +typedef struct{ + int mode; + uint8 host[4]; + uint16 port; +} IPERF_PARAM; +static IPERF_PARAM param = {IPERF_MODE_STOP, {0, 0, 0, 0}, IPERF_PORT}; + +static void iperf_udp_client(void *thread_param) +{ + int sock; + uint8 *buffer; + uint16 local_port = 4840; + uint32 packet_count = 0; + uint32 tick; + int send_size; + + send_size = IPERF_BUFSZ > 1470 ? 1470 : IPERF_BUFSZ; + + sock = 0; // w5500支持8个socket独立工作，todo socket端口管理 + // setSn_TXBUF_SIZE(sock, 16); + // setSn_RXBUF_SIZE(sock, 16); + + + buffer = malloc(IPERF_BUFSZ); + if (buffer == NULL){ + printf("[%s:%d] malloc failed\n", __FILE__, __LINE__); + return; + } + for(int i = 0; i < IPERF_BUFSZ; i++) + buffer[i] = i % 10; + + KPrintf("iperf udp mode run...\n"); + while (param.mode != IPERF_MODE_STOP){ + switch(getSn_SR(sock)){ + case SOCK_CLOSED: + wiz_socket(sock, Sn_MR_UDP, local_port, 0x00); + break; + case SOCK_UDP: + packet_count++; + tick = CurrentTicksGain(); + buffer[0] = (uint8)(packet_count >> 24); + buffer[1] = (uint8)(packet_count >> 16); + buffer[2] = (uint8)(packet_count >> 8); + buffer[3] = (uint8)(packet_count); + + buffer[4] = (uint8)((tick / TICK_PER_SECOND) >> 24); + buffer[5] = (uint8)((tick / TICK_PER_SECOND) >> 16); + buffer[6] = (uint8)((tick / TICK_PER_SECOND) >> 8); + buffer[7] = (uint8)((tick / TICK_PER_SECOND)); + + buffer[8] = (uint8)(((tick % TICK_PER_SECOND) * 1000) >> 24); + buffer[9] = (uint8)(((tick % TICK_PER_SECOND) * 1000) >> 16); + buffer[10] = (uint8)(((tick % TICK_PER_SECOND) * 1000) >> 8); + buffer[11] = (uint8)(((tick % TICK_PER_SECOND) * 1000)); + wiz_sock_sendto(sock, buffer, send_size, param.host, param.port); + break; + } + } + if(getSn_SR(sock) != SOCK_CLOSED) wiz_sock_close(sock); + free(buffer); + KPrintf("iperf udp mode exit...\n"); +} + +static void iperf_udp_server(void *thread_param) +{ + int sock, sender_len, r_size; + uint8 *buffer, client_addr[4]; + uint16 client_port; + uint32 pcount = 0, last_pcount = 0; + uint32 lost, total; + uint64 recvlen; + x_ticks_t tick1, tick2; + struct timeval timeout; + + buffer = malloc(IPERF_BUFSZ); + if (buffer == NULL){ + return; + } + + sock = 0; //todo + // setSn_RXBUF_SIZE(sock, 16); + // setSn_TXBUF_SIZE(sock, 16); + + KPrintf("iperf udp server run...\n"); + while (param.mode != IPERF_MODE_STOP){ + tick1 = CurrentTicksGain(); + tick2 = tick1; + lost = 0; + total = 0; + recvlen = 0; + while ((tick2 - tick1) < (TICK_PER_SECOND * 5)){ + switch(getSn_SR(sock)){ + case SOCK_UDP: + if ((r_size = getSn_RX_RSR(sock)) > 0){ + if (r_size > IPERF_BUFSZ) r_size = IPERF_BUFSZ; + memset(buffer, 0, IPERF_BUFSZ); + wiz_sock_recvfrom(sock, buffer, r_size, client_addr, &client_port); + recvlen += r_size; + last_pcount = buffer[0] << 24 | buffer[1] << 16 | buffer[2] << 8 | buffer[3]; + if(last_pcount > pcount){ + total += last_pcount - pcount; + lost += last_pcount - pcount - 1; + pcount = last_pcount; + } + else if(last_pcount < 10){ + pcount = last_pcount; + total = 1; + lost = 0; + } + } + tick2 = CurrentTicksGain(); + break; + case SOCK_CLOSED: + wiz_socket(sock, Sn_MR_UDP, param.port, 0x00); + break; + } + } + if (recvlen > 0){ + long data; + int integer, decimal; + KTaskDescriptorType tid; + + tid = GetKTaskDescriptor(); + data = recvlen * TICK_PER_SECOND / 125 / (tick2 - tick1); + integer = data/1000; + decimal = data%1000; + KPrintf("%s: %d.%03d0 Mbps! recv:%d lost:%d total:%d\n", tid->task_base_info.name, integer, decimal, total - lost, lost, total); + } + } + free(buffer); + if(getSn_SR(sock) != SOCK_CLOSED) wiz_sock_close(sock); +} + +static void iperf_client(void *thread_param) +{ + int i; + int sock = 0; + int ret; + uint8_t *send_buf, connected = 0; + uint64 sentlen; + x_ticks_t tick1, tick2; + + // setSn_RXBUF_SIZE(sock, 16); + // setSn_TXBUF_SIZE(sock, 16); + + send_buf = (uint8_t *) malloc(IPERF_BUFSZ); + if (!send_buf) return ; + + for (i = 0; i < IPERF_BUFSZ; i ++) + send_buf[i] = i & 0xff; + + while (param.mode != IPERF_MODE_STOP) + { + while((getSn_SR(sock) != SOCK_ESTABLISHED || !connected) && param.mode != IPERF_MODE_STOP){ + switch (getSn_SR(sock)) { + case SOCK_ESTABLISHED: + if (getSn_IR(sock) & Sn_IR_CON) { + KPrintf("Connected\n", sock); + setSn_IR(sock, Sn_IR_CON); + } + connected = 1; + break; + case SOCK_CLOSE_WAIT: + wiz_sock_disconnect(sock); + break; + case SOCK_INIT: + KPrintf("Socket %d:try to connect to [%d.%d.%d.%d:%d]...", + sock, param.host[0], param.host[1], param.host[2], param.host[3], param.port); + ret = wiz_sock_connect(sock, param.host, param.port); + if (ret != SOCK_OK){ + printf("failed, wait 1s to try again\n"); + MdelayKTask(1000); + } + break; + case SOCK_CLOSED: + if(connected) KPrintf("Socket %d:closed\n", sock); + wiz_socket(sock, Sn_MR_TCP, param.port, 0x00); + connected = 0; + break; + default: + break; + } + } + + sentlen = 0; + + tick1 = CurrentTicksGain(); + while (param.mode != IPERF_MODE_STOP){ + tick2 = CurrentTicksGain(); + if (tick2 - tick1 >= TICK_PER_SECOND * 5){ + long data; + int integer, decimal; + KTaskDescriptorType tid; + + tid = GetKTaskDescriptor(); + data = sentlen * TICK_PER_SECOND / 125 / (tick2 - tick1); + integer = data/1000; + decimal = data%1000; + KPrintf("%s: %d.%03d0 Mbps!\n", tid->task_base_info.name, integer, decimal); + tick1 = tick2; + sentlen = 0; + } + + ret = wiz_sock_send(sock, send_buf, IPERF_BUFSZ); + if (ret > 0){ + sentlen += ret; + } + + if (ret < 0) break; + } + + if(getSn_SR(sock) != SOCK_CLOSED)wiz_sock_close(sock); + + KPrintf("Disconnected, iperf client exit!"); + } + free(send_buf); +} + +static void iperf_server(void *thread_param) +{ + uint8_t *recv_data; + x_ticks_t tick1, tick2; + int sock = -1, connected = 0, bytes_received; + uint64 recvlen; + + sock = 0; //todo + // setSn_RXBUF_SIZE(sock, 16); + // setSn_TXBUF_SIZE(sock, 16); + + recv_data = (uint8_t *)malloc(IPERF_BUFSZ); + if (recv_data == NULL){ + KPrintf("No memory!\n"); + goto __exit; + } + + while (param.mode != IPERF_MODE_STOP){ + while((getSn_SR(sock) != SOCK_ESTABLISHED || !connected)){ + switch (getSn_SR(sock)) { + case SOCK_ESTABLISHED: + if (getSn_IR(sock) & Sn_IR_CON) { + KPrintf("Socket %d:Connected\n", sock); + setSn_IR(sock, Sn_IR_CON); + } + recvlen = 0; + tick1 = CurrentTicksGain(); + connected = 1; + break; + case SOCK_CLOSE_WAIT: + wiz_sock_disconnect(sock); + break; + case SOCK_INIT: + KPrintf("Socket %d:Listen, port [%d]\n", sock, param.port); + wiz_sock_listen(sock); + break; + case SOCK_CLOSED: + if(connected) KPrintf("Socket %d:closed\n", sock); + wiz_socket(sock, Sn_MR_TCP, param.port, 0x00); + connected = 0; + break; + default: + break; + } + if(param.mode == IPERF_MODE_STOP) goto __exit; + } + + if ((bytes_received = getSn_RX_RSR(sock)) > 0) { + if (bytes_received > IPERF_BUFSZ) bytes_received = IPERF_BUFSZ; + memset(recv_data, 0, IPERF_BUFSZ); + wiz_sock_recv(sock, recv_data, bytes_received); + recvlen += bytes_received; + } + + tick2 = CurrentTicksGain(); + if (tick2 - tick1 >= TICK_PER_SECOND * 5){ + long data; + int integer, decimal; + KTaskDescriptorType tid; + + tid = GetKTaskDescriptor(); + data = recvlen * TICK_PER_SECOND / 125 / (tick2 - tick1); + integer = data/1000; + decimal = data%1000; + KPrintf("%s: %d.%03d0 Mbps!\n", tid->task_base_info.name, integer, decimal); + tick1 = tick2; + recvlen = 0; + } + } + +__exit: + if(getSn_SR(sock) != SOCK_CLOSED)wiz_sock_close(sock); + if (recv_data) free(recv_data); +} + +static void iperf_usage(void) +{ + KPrintf("Usage: iperf [-s|-c host] [options] [multi-threaded]\n"); + KPrintf(" iperf [-h|--stop]\n"); + KPrintf("\n"); + KPrintf("Client/Server:\n"); + KPrintf(" -p # server port to listen on/connect to\n"); + KPrintf("\n"); + KPrintf("Server specific:\n"); + KPrintf(" -s run in server mode\n"); + KPrintf("\n"); + KPrintf("Client specific:\n"); + KPrintf(" -c run in client mode, connecting to \n"); + KPrintf("\n"); + KPrintf("Miscellaneous:\n"); + KPrintf(" -h print this message and quit\n"); + KPrintf(" --stop stop iperf program\n"); + KPrintf(" -u testing UDP protocol\n"); + KPrintf(" -m or Passive + * close.\n + * @par Active close + * it transmits disconnect-request(FIN packet) to the connected peer\n + * @par Passive close + * When FIN packet is received from peer, a FIN packet is replied back to the + * peer.\n + * @details When the disconnect-process is successful (that is, FIN/ACK packet + * is received successfully), @ref Sn_SR is changed to @ref SOCK_CLOSED.\n + * Otherwise, TCPTO occurs (\ref Sn_IR(3)='1') and then @ref Sn_SR is changed to + * @ref SOCK_CLOSED. + * @note Valid only in TCP mode. + */ +#define Sn_CR_DISCON 0x08 + +/** + * @brief Close socket + * @details Sn_SR is changed to @ref SOCK_CLOSED. + */ +#define Sn_CR_CLOSE 0x10 + +/** + * @brief Update TX buffer pointer and send data + * @details SEND transmits all the data in the Socket n TX buffer.\n + * For more details, please refer to Socket n TX Free Size Register (@ref + * Sn_TX_FSR), Socket n, TX Write Pointer Register(@ref Sn_TX_WR), and Socket n + * TX Read Pointer Register(@ref Sn_TX_RD). + */ +#define Sn_CR_SEND 0x20 + +/** + * @brief Send data with MAC address, so without ARP process + * @details The basic operation is same as SEND.\n + * Normally SEND transmits data after destination hardware address is acquired + * by the automatic ARP-process(Address Resolution Protocol).\n But SEND_MAC + * transmits data without the automatic ARP-process.\n In this case, the + * destination hardware address is acquired from @ref Sn_DHAR configured by + * host, instead of APR-process. + * @note Valid only in UDP mode. + */ +#define Sn_CR_SEND_MAC 0x21 + +/** + * @brief Send keep alive message + * @details It checks the connection status by sending 1byte keep-alive + * packet.\n If the peer can not respond to the keep-alive packet during timeout + * time, the connection is terminated and the timeout interrupt will occur. + * @note Valid only in TCP mode. + */ +#define Sn_CR_SEND_KEEP 0x22 + +/** + * @brief Update RX buffer pointer and receive data + * @details RECV completes the processing of the received data in Socket n RX + * Buffer by using a RX read pointer register (@ref Sn_RX_RD).\n For more + * details, refer to Socket n RX Received Size Register (@ref Sn_RX_RSR), Socket + * n RX Write Pointer Register (@ref Sn_RX_WR), and Socket n RX Read Pointer + * Register (@ref Sn_RX_RD). + */ +#define Sn_CR_RECV 0x40 + +/* Sn_IR values */ +/** + * @brief SEND_OK Interrupt + * @details This is issued when SEND command is completed. + */ +#define Sn_IR_SENDOK 0x10 + +/** + * @brief TIMEOUT Interrupt + * @details This is issued when ARPTO or TCPTO occurs. + */ +#define Sn_IR_TIMEOUT 0x08 + +/** + * @brief RECV Interrupt + * @details This is issued whenever data is received from a peer. + */ +#define Sn_IR_RECV 0x04 + +/** + * @brief DISCON Interrupt + * @details This is issued when FIN or FIN/ACK packet is received from a peer. + */ +#define Sn_IR_DISCON 0x02 + +/** + * @brief CON Interrupt + * @details This is issued one time when the connection with peer is successful + * and then @ref Sn_SR is changed to @ref SOCK_ESTABLISHED. + */ +#define Sn_IR_CON 0x01 + +/* Sn_SR values */ +/** + * @brief Closed + * @details This indicates that Socket n is released.\n + * When DICON, CLOSE command is ordered, or when a timeout occurs, it is changed + * to @ref SOCK_CLOSED regardless of previous status. + */ +#define SOCK_CLOSED 0x00 + +/** + * @brief Initiate state + * @details This indicates Socket n is opened with TCP mode.\n + * It is changed to @ref SOCK_INIT when @ref Sn_MR(P[3:0]) = 001 and OPEN + * command is ordered.\n After @ref SOCK_INIT, user can use LISTEN /CONNECT + * command. + */ +#define SOCK_INIT 0x13 + +/** + * @brief Listen state + * @details This indicates Socket n is operating as TCP servermode and + * waiting for connection-request (SYN packet) from a peer TCP client.\n + * It will change to @ref SOCK_ESTALBLISHED when the connection-request is + * successfully accepted.\n Otherwise it will change to @ref SOCK_CLOSED after + * TCPTO @ref Sn_IR(TIMEOUT) = '1') is occurred. + */ +#define SOCK_LISTEN 0x14 + +/** + * @brief Connection state + * @details This indicates Socket n sent the connect-request packet (SYN packet) + * to a peer.\n It is temporarily shown when @ref Sn_SR is changed from @ref + * SOCK_INIT to @ref SOCK_ESTABLISHED by CONNECT command.\n If + * connect-accept(SYN/ACK packet) is received from the peer at SOCK_SYNSENT, it + * changes to @ref SOCK_ESTABLISHED.\n Otherwise, it changes to @ref SOCK_CLOSED + * after TCPTO (@ref Sn_IR[TIMEOUT] = '1') is occurred. + */ +#define SOCK_SYNSENT 0x15 + +/** + * @brief Connection state + * @details It indicates Socket n successfully received the connect-request + * packet (SYN packet) from a peer.\n If socket n sends the response (SYN/ACK + * packet) to the peer successfully, it changes to @ref SOCK_ESTABLISHED. \n If + * not, it changes to @ref SOCK_CLOSED after timeout (@ref Sn_IR[TIMEOUT] = '1') + * is occurred. + */ +#define SOCK_SYNRECV 0x16 + +/** + * @brief Success to connect + * @details This indicates the status of the connection of Socket n.\n + * It changes to @ref SOCK_ESTABLISHED when the TCP SERVERprocessed the + * SYN packet from the TCP CLIENTduring @ref SOCK_LISTEN, or when the + * CONNECT command is successful.\n During @ref SOCK_ESTABLISHED, DATA packet + * can be transferred using SEND or RECV command. + */ +#define SOCK_ESTABLISHED 0x17 + +/** + * @brief Closing state + * @details These indicate Socket n is closing.\n + * These are shown in disconnect-process such as active-close and + * passive-close.\n When Disconnect-process is successfully completed, or when + * timeout occurs, these change to @ref SOCK_CLOSED. + */ +#define SOCK_FIN_WAIT 0x18 + +/** + * @brief Closing state + * @details These indicate Socket n is closing.\n + * These are shown in disconnect-process such as active-close and + * passive-close.\n When Disconnect-process is successfully completed, or when + * timeout occurs, these change to @ref SOCK_CLOSED. + */ +#define SOCK_CLOSING 0x1A + +/** + * @brief Closing state + * @details These indicate Socket n is closing.\n + * These are shown in disconnect-process such as active-close and + * passive-close.\n When Disconnect-process is successfully completed, or when + * timeout occurs, these change to @ref SOCK_CLOSED. + */ +#define SOCK_TIME_WAIT 0x1B + +/** + * @brief Closing state + * @details This indicates Socket n received the disconnect-request (FIN packet) + * from the connected peer.\n This is half-closing status, and data can be + * transferred.\n For full-closing, DISCON command is used. But For + * just-closing, CLOSE command is used. + */ +#define SOCK_CLOSE_WAIT 0x1C + +/** + * @brief Closing state + * @details This indicates Socket n is waiting for the response (FIN/ACK packet) + * to the disconnect-request (FIN packet) by passive-close.\n It changes to @ref + * SOCK_CLOSED when Socket n received the response successfully, or when + * timeout(@ref Sn_IR[TIMEOUT] = '1') is occurred. + */ +#define SOCK_LAST_ACK 0x1D + +/** + * @brief UDP socket + * @details This indicates Socket n is opened in UDP mode(@ref Sn_MR(P[3:0]) = + * '010').\n It changes to SOCK_UDP when @ref Sn_MR(P[3:0]) = '010' and @ref + * Sn_CR_OPEN command is ordered.\n Unlike TCP mode, data can be transfered + * without the connection-process. + */ +#define SOCK_UDP 0x22 + +#define SOCK_IPRAW 0x32 /**< IP raw mode socket */ + +/** + * @brief MAC raw mode socket + * @details This indicates Socket 0 is opened in MACRAW mode (S0_MR(P[3:0]) = + * 100and is valid only in Socket 0.\n It changes to SOCK_MACRAW when + * S0_MR(P[3:0] = 100and OPEN command is ordered.\n Like UDP mode socket, MACRAW + * mode Socket 0 can transfer a MAC packet (Ethernet frame) without the + * connection-process. + */ +#define SOCK_MACRAW 0x42 + +// #define SOCK_PPPOE 0x5F + +/* IP PROTOCOL */ +#define IPPROTO_IP 0 //< Dummy for IP +#define IPPROTO_ICMP 1 //< Control message protocol +#define IPPROTO_IGMP 2 //< Internet group management protocol +#define IPPROTO_GGP 3 //< Gateway^2 (deprecated) +#define IPPROTO_TCP 6 //< TCP +#define IPPROTO_PUP 12 //< PUP +#define IPPROTO_UDP 17 //< UDP +#define IPPROTO_IDP 22 //< XNS idp +#define IPPROTO_ND 77 //< UNOFFICIAL net disk protocol +#define IPPROTO_RAW 255 //< Raw IP packet + +/** + * @brief Enter a critical section + * + * @details It is provided to protect your shared code which are executed + * without distribution. \n \n + * + * In non-OS environment, It can be just implemented by disabling whole + * interrupt.\n In OS environment, You can replace it to critical section api + * supported by OS. + * + * \sa WIZCHIP_READ(), WIZCHIP_WRITE(), WIZCHIP_READ_BUF(), WIZCHIP_WRITE_BUF() + * \sa WIZCHIP_CRITICAL_EXIT() + */ +#define WIZCHIP_CRITICAL_ENTER() WIZCHIP.CRIS._enter() + +#ifdef _exit +#undef _exit +#endif + +/** + * @brief Exit a critical section + * + * @details It is provided to protect your shared code which are executed + * without distribution. \n\n + * + * In non-OS environment, It can be just implemented by disabling whole + * interrupt. \n In OS environment, You can replace it to critical section api + * supported by OS. + * + * @sa WIZCHIP_READ(), WIZCHIP_WRITE(), WIZCHIP_READ_BUF(), WIZCHIP_WRITE_BUF() + * @sa WIZCHIP_CRITICAL_ENTER() + */ +#define WIZCHIP_CRITICAL_EXIT() WIZCHIP.CRIS._exit() + +//////////////////////// +// Basic I/O Function // +//////////////////////// + +/** + * @ingroup Basic_IO_function + * @brief It reads 1 byte value from a register. + * @param AddrSel Register address + * @return The value of register + */ +uint8_t WIZCHIP_READ(uint32_t AddrSel); + +/** + * @ingroup Basic_IO_function + * @brief It writes 1 byte value to a register. + * @param AddrSel Register address + * @param wb Write data + * @return void + */ +void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb); + +/** + * @ingroup Basic_IO_function + * @brief It reads sequence data from registers. + * @param AddrSel Register address + * @param pBuf Pointer buffer to read data + * @param len Data length + */ +void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len); + +/** + * @ingroup Basic_IO_function + * @brief It writes sequence data to registers. + * @param AddrSel Register address + * @param pBuf Pointer buffer to write data + * @param len Data length + */ +void WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len); + +///////////////////////////////// +// Common Register I/O function // +///////////////////////////////// +/** + * @ingroup Common_register_access_function + * @brief Set Mode Register + * @param (uint8_t)mr The value to be set. + * @sa getMR() + */ +#define setMR(mr) WIZCHIP_WRITE(MR, mr) + +/** + * @ingroup Common_register_access_function + * @brief Get Mode Register + * @return uint8_t. The value of Mode register. + * @sa setMR() + */ +#define getMR() WIZCHIP_READ(MR) + +/** + * @ingroup Common_register_access_function + * @brief Set gateway IP address + * @param (uint8_t*)gar Pointer variable to set gateway IP address. It should be + * allocated 4 bytes. + * @sa getGAR() + */ +#define setGAR(gar) WIZCHIP_WRITE_BUF(GAR, gar, 4) + +/** + * @ingroup Common_register_access_function + * @brief Get gateway IP address + * @param (uint8_t*)gar Pointer variable to get gateway IP address. It should be + * allocated 4 bytes. + * @sa setGAR() + */ +#define getGAR(gar) WIZCHIP_READ_BUF(GAR, gar, 4) + +/** + * @ingroup Common_register_access_function + * @brief Set subnet mask address + * @param (uint8_t*)subr Pointer variable to set subnet mask address. It should + * be allocated 4 bytes. + * @sa getSUBR() + */ +#define setSUBR(subr) WIZCHIP_WRITE_BUF(SUBR, subr, 4) + +/** + * @ingroup Common_register_access_function + * @brief Get subnet mask address + * @param (uint8_t*)subr Pointer variable to get subnet mask address. It should + * be allocated 4 bytes. + * @sa setSUBR() + */ +#define getSUBR(subr) WIZCHIP_READ_BUF(SUBR, subr, 4) + +/** + * @ingroup Common_register_access_function + * @brief Set local MAC address + * @param (uint8_t*)shar Pointer variable to set local MAC address. It should be + * allocated 6 bytes. + * @sa getSHAR() + */ +#define setSHAR(shar) WIZCHIP_WRITE_BUF(SHAR, shar, 6) + +/** + * @ingroup Common_register_access_function + * @brief Get local MAC address + * @param (uint8_t*)shar Pointer variable to get local MAC address. It should be + * allocated 6 bytes. + * @sa setSHAR() + */ +#define getSHAR(shar) WIZCHIP_READ_BUF(SHAR, shar, 6) + +/** + * @ingroup Common_register_access_function + * @brief Set local IP address + * @param (uint8_t*)sipr Pointer variable to set local IP address. It should be + * allocated 4 bytes. + * @sa getSIPR() + */ +#define setSIPR(sipr) WIZCHIP_WRITE_BUF(SIPR, sipr, 4) + +/** + * @ingroup Common_register_access_function + * @brief Get local IP address + * @param (uint8_t*)sipr Pointer variable to get local IP address. It should be + * allocated 4 bytes. + * @sa setSIPR() + */ +#define getSIPR(sipr) WIZCHIP_READ_BUF(SIPR, sipr, 4) + +/** + * @ingroup Common_register_access_function + * @brief Set INTLEVEL register + * @param (uint16_t)intlevel Value to set @ref INTLEVEL register. + * @sa getINTLEVEL() + */ +#define setINTLEVEL(intlevel) \ + { \ + WIZCHIP_WRITE(INTLEVEL, (uint8_t)(intlevel >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(INTLEVEL, 1), (uint8_t)intlevel); \ + } + +/** + * @ingroup Common_register_access_function + * @brief Get INTLEVEL register + * @return uint16_t. Value of @ref INTLEVEL register. + * @sa setINTLEVEL() + */ +// M20150401 : Type explict declaration +/* +#define getINTLEVEL() \ + ((WIZCHIP_READ(INTLEVEL) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(INTLEVEL,1))) +*/ +#define getINTLEVEL() \ + (((uint16_t)WIZCHIP_READ(INTLEVEL) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(INTLEVEL, 1))) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref IR register + * @param (uint8_t)ir Value to set @ref IR register. + * @sa getIR() + */ +#define setIR(ir) WIZCHIP_WRITE(IR, (ir & 0xF0)) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref IR register + * @return uint8_t. Value of @ref IR register. + * @sa setIR() + */ +#define getIR() (WIZCHIP_READ(IR) & 0xF0) +/** + * @ingroup Common_register_access_function + * @brief Set @ref _IMR_ register + * @param (uint8_t)imr Value to set @ref _IMR_ register. + * @sa getIMR() + */ +#define setIMR(imr) WIZCHIP_WRITE(_IMR_, imr) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref _IMR_ register + * @return uint8_t. Value of @ref _IMR_ register. + * @sa setIMR() + */ +#define getIMR() WIZCHIP_READ(_IMR_) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref SIR register + * @param (uint8_t)sir Value to set @ref SIR register. + * @sa getSIR() + */ +#define setSIR(sir) WIZCHIP_WRITE(SIR, sir) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref SIR register + * @return uint8_t. Value of @ref SIR register. + * @sa setSIR() + */ +#define getSIR() WIZCHIP_READ(SIR) +/** + * @ingroup Common_register_access_function + * @brief Set @ref SIMR register + * @param (uint8_t)simr Value to set @ref SIMR register. + * @sa getSIMR() + */ +#define setSIMR(simr) WIZCHIP_WRITE(SIMR, simr) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref SIMR register + * @return uint8_t. Value of @ref SIMR register. + * @sa setSIMR() + */ +#define getSIMR() WIZCHIP_READ(SIMR) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref _RTR_ register + * @param (uint16_t)rtr Value to set @ref _RTR_ register. + * @sa getRTR() + */ +#define setRTR(rtr) \ + { \ + WIZCHIP_WRITE(_RTR_, (uint8_t)(rtr >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(_RTR_, 1), (uint8_t)rtr); \ + } + +/** + * @ingroup Common_register_access_function + * @brief Get @ref _RTR_ register + * @return uint16_t. Value of @ref _RTR_ register. + * @sa setRTR() + */ +// M20150401 : Type explict declaration +/* +#define getRTR() \ + ((WIZCHIP_READ(_RTR_) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(_RTR_,1))) +*/ +#define getRTR() \ + (((uint16_t)WIZCHIP_READ(_RTR_) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(_RTR_, 1))) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref _RCR_ register + * @param (uint8_t)rcr Value to set @ref _RCR_ register. + * @sa getRCR() + */ +#define setRCR(rcr) WIZCHIP_WRITE(_RCR_, rcr) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref _RCR_ register + * @return uint8_t. Value of @ref _RCR_ register. + * @sa setRCR() + */ +#define getRCR() WIZCHIP_READ(_RCR_) + +//================================================== test done +//=========================================================== + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PTIMER register + * @param (uint8_t)ptimer Value to set @ref PTIMER register. + * @sa getPTIMER() + */ +#define setPTIMER(ptimer) WIZCHIP_WRITE(PTIMER, ptimer) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PTIMER register + * @return uint8_t. Value of @ref PTIMER register. + * @sa setPTIMER() + */ +#define getPTIMER() WIZCHIP_READ(PTIMER) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PMAGIC register + * @param (uint8_t)pmagic Value to set @ref PMAGIC register. + * @sa getPMAGIC() + */ +#define setPMAGIC(pmagic) WIZCHIP_WRITE(PMAGIC, pmagic) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PMAGIC register + * @return uint8_t. Value of @ref PMAGIC register. + * @sa setPMAGIC() + */ +#define getPMAGIC() WIZCHIP_READ(PMAGIC) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PHAR address + * @param (uint8_t*)phar Pointer variable to set PPP destination MAC register + * address. It should be allocated 6 bytes. + * @sa getPHAR() + */ +#define setPHAR(phar) WIZCHIP_WRITE_BUF(PHAR, phar, 6) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PHAR address + * @param (uint8_t*)phar Pointer variable to PPP destination MAC register + * address. It should be allocated 6 bytes. + * @sa setPHAR() + */ +#define getPHAR(phar) WIZCHIP_READ_BUF(PHAR, phar, 6) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PSID register + * @param (uint16_t)psid Value to set @ref PSID register. + * @sa getPSID() + */ +#define setPSID(psid) \ + { \ + WIZCHIP_WRITE(PSID, (uint8_t)(psid >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(PSID, 1), (uint8_t)psid); \ + } + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PSID register + * @return uint16_t. Value of @ref PSID register. + * @sa setPSID() + */ +// uint16_t getPSID(void); +// M20150401 : Type explict declaration +/* +#define getPSID() \ + ((WIZCHIP_READ(PSID) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(PSID,1))) +*/ +#define getPSID() \ + (((uint16_t)WIZCHIP_READ(PSID) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(PSID, 1))) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PMRU register + * @param (uint16_t)pmru Value to set @ref PMRU register. + * @sa getPMRU() + */ +#define setPMRU(pmru) \ + { \ + WIZCHIP_WRITE(PMRU, (uint8_t)(pmru >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(PMRU, 1), (uint8_t)pmru); \ + } + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PMRU register + * @return uint16_t. Value of @ref PMRU register. + * @sa setPMRU() + */ +// M20150401 : Type explict declaration +/* +#define getPMRU() \ + ((WIZCHIP_READ(PMRU) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(PMRU,1))) +*/ +#define getPMRU() \ + (((uint16_t)WIZCHIP_READ(PMRU) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(PMRU, 1))) + +/** + * @ingroup Common_register_access_function + * @brief Get unreachable IP address + * @param (uint8_t*)uipr Pointer variable to get unreachable IP address. It + * should be allocated 4 bytes. + */ +// M20150401 : Size Error of UIPR (6 -> 4) +/* +#define getUIPR(uipr) \ + WIZCHIP_READ_BUF(UIPR,uipr,6) +*/ +#define getUIPR(uipr) WIZCHIP_READ_BUF(UIPR, uipr, 4) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref UPORTR register + * @return uint16_t. Value of @ref UPORTR register. + */ +// M20150401 : Type explict declaration +/* +#define getUPORTR() \ + ((WIZCHIP_READ(UPORTR) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(UPORTR,1))) +*/ +#define getUPORTR() \ + (((uint16_t)WIZCHIP_READ(UPORTR) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(UPORTR, 1))) + +/** + * @ingroup Common_register_access_function + * @brief Set @ref PHYCFGR register + * @param (uint8_t)phycfgr Value to set @ref PHYCFGR register. + * @sa getPHYCFGR() + */ +#define setPHYCFGR(phycfgr) WIZCHIP_WRITE(PHYCFGR, phycfgr) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref PHYCFGR register + * @return uint8_t. Value of @ref PHYCFGR register. + * @sa setPHYCFGR() + */ +#define getPHYCFGR() WIZCHIP_READ(PHYCFGR) + +/** + * @ingroup Common_register_access_function + * @brief Get @ref VERSIONR register + * @return uint8_t. Value of @ref VERSIONR register. + */ +#define getVERSIONR() WIZCHIP_READ(VERSIONR) + +///////////////////////////////////// + +/////////////////////////////////// +// Socket N register I/O function // +/////////////////////////////////// +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_MR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)mr Value to set @ref Sn_MR + * @sa getSn_MR() + */ +#define setSn_MR(sn, mr) WIZCHIP_WRITE(Sn_MR(sn), mr) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_MR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_MR. + * @sa setSn_MR() + */ +#define getSn_MR(sn) WIZCHIP_READ(Sn_MR(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_CR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)cr Value to set @ref Sn_CR + * @sa getSn_CR() + */ +#define setSn_CR(sn, cr) WIZCHIP_WRITE(Sn_CR(sn), cr) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_CR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_CR. + * @sa setSn_CR() + */ +#define getSn_CR(sn) WIZCHIP_READ(Sn_CR(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_IR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)ir Value to set @ref Sn_IR + * @sa getSn_IR() + */ +#define setSn_IR(sn, ir) WIZCHIP_WRITE(Sn_IR(sn), (ir & 0x1F)) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_IR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_IR. + * @sa setSn_IR() + */ +#define getSn_IR(sn) (WIZCHIP_READ(Sn_IR(sn)) & 0x1F) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_IMR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)imr Value to set @ref Sn_IMR + * @sa getSn_IMR() + */ +#define setSn_IMR(sn, imr) WIZCHIP_WRITE(Sn_IMR(sn), (imr & 0x1F)) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_IMR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_IMR. + * @sa setSn_IMR() + */ +#define getSn_IMR(sn) (WIZCHIP_READ(Sn_IMR(sn)) & 0x1F) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_SR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_SR. + */ +#define getSn_SR(sn) WIZCHIP_READ(Sn_SR(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_PORT register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)port Value to set @ref Sn_PORT. + * @sa getSn_PORT() + */ +#define setSn_PORT(sn, port) \ + { \ + WIZCHIP_WRITE(Sn_PORT(sn), (uint8_t)(port >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_PORT(sn), 1), (uint8_t)port); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_PORT register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_PORT. + * @sa setSn_PORT() + */ +// M20150401 : Type explict declaration +/* +#define getSn_PORT(sn) \ + ((WIZCHIP_READ(Sn_PORT(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_PORT(sn),1))) +*/ +#define getSn_PORT(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_PORT(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_PORT(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_DHAR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t*)dhar Pointer variable to set socket n destination hardware + * address. It should be allocated 6 bytes. + * @sa getSn_DHAR() + */ +#define setSn_DHAR(sn, dhar) WIZCHIP_WRITE_BUF(Sn_DHAR(sn), dhar, 6) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_MR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t*)dhar Pointer variable to get socket n destination hardware + * address. It should be allocated 6 bytes. + * @sa setSn_DHAR() + */ +#define getSn_DHAR(sn, dhar) WIZCHIP_READ_BUF(Sn_DHAR(sn), dhar, 6) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_DIPR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t*)dipr Pointer variable to set socket n destination IP + * address. It should be allocated 4 bytes. + * @sa getSn_DIPR() + */ +#define setSn_DIPR(sn, dipr) WIZCHIP_WRITE_BUF(Sn_DIPR(sn), dipr, 4) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_DIPR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t*)dipr Pointer variable to get socket n destination IP + * address. It should be allocated 4 bytes. + * @sa setSn_DIPR() + */ +#define getSn_DIPR(sn, dipr) WIZCHIP_READ_BUF(Sn_DIPR(sn), dipr, 4) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_DPORT register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)dport Value to set @ref Sn_DPORT + * @sa getSn_DPORT() + */ +#define setSn_DPORT(sn, dport) \ + { \ + WIZCHIP_WRITE(Sn_DPORT(sn), (uint8_t)(dport >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_DPORT(sn), 1), (uint8_t)dport); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_DPORT register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_DPORT. + * @sa setSn_DPORT() + */ +// M20150401 : Type explict declaration +/* +#define getSn_DPORT(sn) \ + ((WIZCHIP_READ(Sn_DPORT(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_DPORT(sn),1))) +*/ +#define getSn_DPORT(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_DPORT(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_DPORT(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_MSSR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)mss Value to set @ref Sn_MSSR + * @sa setSn_MSSR() + */ +#define setSn_MSSR(sn, mss) \ + { \ + WIZCHIP_WRITE(Sn_MSSR(sn), (uint8_t)(mss >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_MSSR(sn), 1), (uint8_t)mss); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_MSSR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_MSSR. + * @sa setSn_MSSR() + */ +// M20150401 : Type explict declaration +/* +#define getSn_MSSR(sn) \ + ((WIZCHIP_READ(Sn_MSSR(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_MSSR(sn),1))) +*/ +#define getSn_MSSR(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_MSSR(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_MSSR(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_TOS register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)tos Value to set @ref Sn_TOS + * @sa getSn_TOS() + */ +#define setSn_TOS(sn, tos) WIZCHIP_WRITE(Sn_TOS(sn), tos) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TOS register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of Sn_TOS. + * @sa setSn_TOS() + */ +#define getSn_TOS(sn) WIZCHIP_READ(Sn_TOS(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_TTL register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)ttl Value to set @ref Sn_TTL + * @sa getSn_TTL() + */ +#define setSn_TTL(sn, ttl) WIZCHIP_WRITE(Sn_TTL(sn), ttl) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TTL register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_TTL. + * @sa setSn_TTL() + */ +#define getSn_TTL(sn) WIZCHIP_READ(Sn_TTL(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_RXBUF_SIZE register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)rxbufsize Value to set @ref Sn_RXBUF_SIZE + * @sa getSn_RXBUF_SIZE() + */ +#define setSn_RXBUF_SIZE(sn, rxbufsize) \ + WIZCHIP_WRITE(Sn_RXBUF_SIZE(sn), rxbufsize) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_RXBUF_SIZE register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_RXBUF_SIZE. + * @sa setSn_RXBUF_SIZE() + */ +#define getSn_RXBUF_SIZE(sn) WIZCHIP_READ(Sn_RXBUF_SIZE(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_TXBUF_SIZE register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)txbufsize Value to set @ref Sn_TXBUF_SIZE + * @sa getSn_TXBUF_SIZE() + */ +#define setSn_TXBUF_SIZE(sn, txbufsize) \ + WIZCHIP_WRITE(Sn_TXBUF_SIZE(sn), txbufsize) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TXBUF_SIZE register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_TXBUF_SIZE. + * @sa setSn_TXBUF_SIZE() + */ +#define getSn_TXBUF_SIZE(sn) WIZCHIP_READ(Sn_TXBUF_SIZE(sn)) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TX_FSR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_TX_FSR. + */ +uint16_t getSn_TX_FSR(uint8_t sn); + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TX_RD register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_TX_RD. + */ +// M20150401 : Type explict declaration +/* +#define getSn_TX_RD(sn) \ + ((WIZCHIP_READ(Sn_TX_RD(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_RD(sn),1))) +*/ +#define getSn_TX_RD(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_TX_RD(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_RD(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_TX_WR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)txwr Value to set @ref Sn_TX_WR + * @sa GetSn_TX_WR() + */ +#define setSn_TX_WR(sn, txwr) \ + { \ + WIZCHIP_WRITE(Sn_TX_WR(sn), (uint8_t)(txwr >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_TX_WR(sn), 1), (uint8_t)txwr); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_TX_WR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_TX_WR. + * @sa setSn_TX_WR() + */ +// M20150401 : Type explict declaration +/* +#define getSn_TX_WR(sn) \ + ((WIZCHIP_READ(Sn_TX_WR(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_WR(sn),1))) +*/ +#define getSn_TX_WR(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_TX_WR(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_WR(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_RX_RSR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_RX_RSR. + */ +uint16_t getSn_RX_RSR(uint8_t sn); + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_RX_RD register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)rxrd Value to set @ref Sn_RX_RD + * @sa getSn_RX_RD() + */ +#define setSn_RX_RD(sn, rxrd) \ + { \ + WIZCHIP_WRITE(Sn_RX_RD(sn), (uint8_t)(rxrd >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_RX_RD(sn), 1), (uint8_t)rxrd); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_RX_RD register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_RX_RD. + * @sa setSn_RX_RD() + */ +// M20150401 : Type explict declaration +/* +#define getSn_RX_RD(sn) \ + ((WIZCHIP_READ(Sn_RX_RD(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RD(sn),1))) +*/ +#define getSn_RX_RD(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_RX_RD(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RD(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_RX_WR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_RX_WR. + */ +// M20150401 : Type explict declaration +/* +#define getSn_RX_WR(sn) \ + ((WIZCHIP_READ(Sn_RX_WR(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_WR(sn),1))) +*/ +#define getSn_RX_WR(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_RX_WR(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_WR(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_FRAG register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint16_t)frag Value to set @ref Sn_FRAG + * @sa getSn_FRAD() + */ +#define setSn_FRAG(sn, frag) \ + { \ + WIZCHIP_WRITE(Sn_FRAG(sn), (uint8_t)(frag >> 8)); \ + WIZCHIP_WRITE(WIZCHIP_OFFSET_INC(Sn_FRAG(sn), 1), (uint8_t)frag); \ + } + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_FRAG register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of @ref Sn_FRAG. + * @sa setSn_FRAG() + */ +// M20150401 : Type explict declaration +/* +#define getSn_FRAG(sn) \ + ((WIZCHIP_READ(Sn_FRAG(sn)) << 8) + +WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_FRAG(sn),1))) +*/ +#define getSn_FRAG(sn) \ + (((uint16_t)WIZCHIP_READ(Sn_FRAG(sn)) << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_FRAG(sn), 1))) + +/** + * @ingroup Socket_register_access_function + * @brief Set @ref Sn_KPALVTR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param (uint8_t)kpalvt Value to set @ref Sn_KPALVTR + * @sa getSn_KPALVTR() + */ +#define setSn_KPALVTR(sn, kpalvt) WIZCHIP_WRITE(Sn_KPALVTR(sn), kpalvt) + +/** + * @ingroup Socket_register_access_function + * @brief Get @ref Sn_KPALVTR register + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint8_t. Value of @ref Sn_KPALVTR. + * @sa setSn_KPALVTR() + */ +#define getSn_KPALVTR(sn) WIZCHIP_READ(Sn_KPALVTR(sn)) + +////////////////////////////////////// + +///////////////////////////////////// +// Sn_TXBUF & Sn_RXBUF IO function // +///////////////////////////////////// +/** + * @brief Socket_register_access_function + * @brief Gets the max buffer size of socket sn passed as parameter. + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of Socket n RX max buffer size. + */ +// M20150401 : Type explict declaration +/* +#define getSn_RxMAX(sn) \ + (getSn_RXBUF_SIZE(sn) << 10) +*/ +#define getSn_RxMAX(sn) (((uint16_t)getSn_RXBUF_SIZE(sn)) << 10) + +/** + * @brief Socket_register_access_function + * @brief Gets the max buffer size of socket sn passed as parameters. + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @return uint16_t. Value of Socket n TX max buffer size. + */ +// M20150401 : Type explict declaration +/* +#define getSn_TxMAX(sn) \ + (getSn_TXBUF_SIZE(sn) << 10) +*/ +#define getSn_TxMAX(sn) (((uint16_t)getSn_TXBUF_SIZE(sn)) << 10) + +/** + * @ingroup Basic_IO_function + * @brief It copies data to internal TX memory + * + * @details This function reads the Tx write pointer register and after that, + * it copies the wizdata(pointer buffer) of the length of + * len(variable) bytes to internal TX memory and updates the Tx write + * pointer register. This function is being called by send() and sendto() + * function also. + * + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param wizdata Pointer buffer to write data + * @param len Data length + * @sa wiz_recv_data() + */ +void wiz_send_data(uint8_t sn, uint8_t* wizdata, uint16_t len); + +/** + * @ingroup Basic_IO_function + * @brief It copies data to your buffer from internal RX memory + * + * @details This function read the Rx read pointer register and after that, + * it copies the received data from internal RX memory + * to wizdata(pointer variable) of the length of len(variable) + * bytes. This function is being called by recv() also. + * + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param wizdata Pointer buffer to read data + * @param len Data length + * @sa wiz_send_data() + */ +void wiz_recv_data(uint8_t sn, uint8_t* wizdata, uint16_t len); + +/** + * @ingroup Basic_IO_function + * @brief It discard the received data in RX memory. + * @details It discards the data of the length of len(variable) bytes in + * internal RX memory. + * @param (uint8_t)sn Socket number. It should be 0 ~ 7. + * @param len Data length + */ +void wiz_recv_ignore(uint8_t sn, uint16_t len); + +/// @cond DOXY_APPLY_CODE +#endif +/// @endcond + +#ifdef __cplusplus +} +#endif + +#endif // _W5500_H_ \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/wizchip_conf.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/wizchip_conf.h new file mode 100755 index 00000000..a58da3a1 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/include/wizchip_conf.h @@ -0,0 +1,704 @@ +//***************************************************************************** +// +//! \file wizchip_conf.h +//! \brief WIZCHIP Config Header File. +//! \version 1.0.0 +//! \date 2013/10/21 +//! \par Revision history +//! <2015/02/05> Notice +//! The version history is not updated after this point. +//! Download the latest version directly from GitHub. Please visit the +//! our GitHub repository for ioLibrary. +//! >> https://github.com/Wiznet/ioLibrary_Driver +//! <2013/10/21> 1st Release +//! \author MidnightCow +//! \copyright +//! +//! Copyright (c) 2013, WIZnet Co., LTD. +//! All rights reserved. +//! +//! Redistribution and use in source and binary forms, with or without +//! modification, are permitted provided that the following conditions +//! are met: +//! +//! * Redistributions of source code must retain the above copyright +//! notice, this list of conditions and the following disclaimer. +//! * Redistributions in binary form must reproduce the above copyright +//! notice, this list of conditions and the following disclaimer in the +//! documentation and/or other materials provided with the distribution. +//! * Neither the name of the nor the names of its +//! contributors may be used to endorse or promote products derived +//! from this software without specific prior written permission. +//! +//! THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +//! AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +//! IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE +//! ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE +//! LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +//! CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +//! SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +//! INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +//! CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +//! ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +//! THE POSSIBILITY OF SUCH DAMAGE. +// +//***************************************************************************** + +/** + * @defgroup extra_functions 2. WIZnet Extra Functions + * + * @brief These functions is optional function. It could be replaced at WIZCHIP + * I/O function because they were made by WIZCHIP I/O functions. + * @details There are functions of configuring WIZCHIP, network, interrupt, phy, + * network information and timer. \n + * + */ + +#ifndef _WIZCHIP_CONF_H_ +#define _WIZCHIP_CONF_H_ + +#ifdef __cplusplus +extern "C" { +#endif + +#include +/** + * @brief Select WIZCHIP. + * @todo You should select one, \b W5100, \b W5100S, \b W5200, \b W5300, \b + * W5500 or etc. \n\n ex> #define \_WIZCHIP_ W5500 + */ + +#define W5100 5100 +#define W5100S 5100 + 5 +#define W5200 5200 +#define W5300 5300 +#define W5500 5500 + +#ifndef _WIZCHIP_ +#define _WIZCHIP_ W5500 // W5100, W5100S, W5200, W5300, W5500 +#endif + +#define _WIZCHIP_IO_MODE_NONE_ 0x0000 +#define _WIZCHIP_IO_MODE_BUS_ 0x0100 /**< Bus interface mode */ +#define _WIZCHIP_IO_MODE_SPI_ 0x0200 /**< SPI interface mode */ +//#define _WIZCHIP_IO_MODE_IIC_ 0x0400 +//#define _WIZCHIP_IO_MODE_SDIO_ 0x0800 +// Add to +// + +#define _WIZCHIP_IO_MODE_BUS_DIR_ \ + (_WIZCHIP_IO_MODE_BUS_ + 1) /**< BUS interface mode for direct */ +#define _WIZCHIP_IO_MODE_BUS_INDIR_ \ + (_WIZCHIP_IO_MODE_BUS_ + 2) /**< BUS interface mode for indirect */ + +#define _WIZCHIP_IO_MODE_SPI_VDM_ \ + (_WIZCHIP_IO_MODE_SPI_ + 1) /**< SPI interface mode for variable length \ \ \ + data*/ +#define _WIZCHIP_IO_MODE_SPI_FDM_ \ + (_WIZCHIP_IO_MODE_SPI_ + \ + 2) /**< SPI interface mode for fixed length data mode*/ +#define _WIZCHIP_IO_MODE_SPI_5500_ \ + (_WIZCHIP_IO_MODE_SPI_ + \ + 3) /**< SPI interface mode for fixed length data mode*/ + +#if (_WIZCHIP_ == W5100) +#define _WIZCHIP_ID_ "W5100\0" +/** + * @brief Define interface mode. + * @todo you should select interface mode as chip. Select one of @ref + * \_WIZCHIP_IO_MODE_SPI_ , @ref \_WIZCHIP_IO_MODE_BUS_DIR_ or @ref + * \_WIZCHIP_IO_MODE_BUS_INDIR_ + */ +// #define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_DIR_ +// #define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_INDIR_ +#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_ + +// A20150601 : Define the unit of IO DATA. +typedef uint8_t iodata_t; +// A20150401 : Indclude W5100.h file +#include "W5100/w5100.h" + +#elif (_WIZCHIP_ == W5100S) +#define _WIZCHIP_ID_ "W5100S\0" +/** + * @brief Define interface mode. + * @todo you should select interface mode as chip. Select one of @ref + * \_WIZCHIP_IO_MODE_SPI_ , @ref \_WIZCHIP_IO_MODE_BUS_DIR_ or @ref + * \_WIZCHIP_IO_MODE_BUS_INDIR_ + */ +// #define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_INDIR_ +//#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_5500_ +#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_ + +// A20150601 : Define the unit of IO DATA. +typedef uint8_t iodata_t; +// A20150401 : Indclude W5100.h file +#include "W5100S/w5100s.h" +#elif (_WIZCHIP_ == W5200) +#define _WIZCHIP_ID_ "W5200\0" +/** + * @brief Define interface mode. + * @todo you should select interface mode as chip. Select one of @ref + * \_WIZCHIP_IO_MODE_SPI_ or @ref \ _WIZCHIP_IO_MODE_BUS_INDIR_ + */ +#ifndef _WIZCHIP_IO_MODE_ +// #define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_INDIR_ +#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_ +#endif +// A20150601 : Define the unit of IO DATA. +typedef uint8_t iodata_t; +#include "W5200/w5200.h" +#elif (_WIZCHIP_ == W5500) +#define _WIZCHIP_ID_ "W5500\0" + +/** + * @brief Define interface mode. \n + * @todo Should select interface mode as chip. + * - @ref \_WIZCHIP_IO_MODE_SPI_ \n + * -@ref \_WIZCHIP_IO_MODE_SPI_VDM_ : Valid only in @ref \_WIZCHIP_ == + * W5500 \n + * -@ref \_WIZCHIP_IO_MODE_SPI_FDM_ : Valid only in @ref \_WIZCHIP_ == + * W5500 \n + * - @ref \_WIZCHIP_IO_MODE_BUS_ \n + * - @ref \_WIZCHIP_IO_MODE_BUS_DIR_ \n + * - @ref \_WIZCHIP_IO_MODE_BUS_INDIR_ \n + * - Others will be defined in future. \n\n + * ex> #define \_WIZCHIP_IO_MODE_ \_WIZCHIP_IO_MODE_SPI_VDM_ + * + * + */ +#ifndef _WIZCHIP_IO_MODE_ +//#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_FDM_ +#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_SPI_VDM_ +#endif +// A20150601 : Define the unit of IO DATA. +typedef uint8_t iodata_t; +#include "w5500.h" +#elif (_WIZCHIP_ == W5300) +#define _WIZCHIP_ID_ "W5300\0" +/** + * @brief Define interface mode. + * @todo you should select interface mode as chip. Select one of @ref + * \_WIZCHIP_IO_MODE_SPI_ , @ref \_WIZCHIP_IO_MODE_BUS_DIR_ or @ref + * \_WIZCHIP_IO_MODE_BUS_INDIR_ + */ +#ifndef _WIZCHIP_IO_MODE_ +#define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_DIR_ +// #define _WIZCHIP_IO_MODE_ _WIZCHIP_IO_MODE_BUS_INDIR_ +#endif + +// A20150601 : Define the unit and bus width of IO DATA. +/** + * @brief Select the data width 8 or 16 bits. + * @todo you should select the bus width. Select one of 8 or 16. + */ +#ifndef _WIZCHIP_IO_BUS_WIDTH_ +#define _WIZCHIP_IO_BUS_WIDTH_ 16 // 8 +#endif +#if _WIZCHIP_IO_BUS_WIDTH_ == 8 +typedef uint8_t iodata_t; +#elif _WIZCHIP_IO_BUS_WIDTH_ == 16 +typedef uint16_t iodata_t; +#else +#error "Unknown _WIZCHIP_IO_BUS_WIDTH_. It should be 8 or 16." +#endif +// +#include "W5300/w5300.h" +#else +#error \ + "Unknown defined _WIZCHIP_. You should define one of 5100, 5200, and 5500 !!!" +#endif + +#ifndef _WIZCHIP_IO_MODE_ +#error "Undefined _WIZCHIP_IO_MODE_. You should define it !!!" +#endif + +/** + * @brief Define I/O base address when BUS IF mode. + * @todo Should re-define it to fit your system when BUS IF Mode (@ref + * \_WIZCHIP_IO_MODE_BUS_, + * @ref \_WIZCHIP_IO_MODE_BUS_DIR_, @ref \_WIZCHIP_IO_MODE_BUS_INDIR_). + * \n\n ex> #define \_WIZCHIP_IO_BASE_ 0x00008000 + */ +#if _WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_BUS_ +// #define _WIZCHIP_IO_BASE_ 0x60000000 +//// for 5100S IND +#define _WIZCHIP_IO_BASE_ 0x68000000 // for W5300 +#elif _WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_ +#define _WIZCHIP_IO_BASE_ 0x00000000 // for 5100S SPI +#endif + +#ifndef _WIZCHIP_IO_BASE_ +#define _WIZCHIP_IO_BASE_ 0x00000000 // 0x8000 +#endif + +// M20150401 : Typing Error +//#if _WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_BUS +#if _WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_BUS_ +#ifndef _WIZCHIP_IO_BASE_ +#error "You should be define _WIZCHIP_IO_BASE to fit your system memory map." +#endif +#endif + +#if _WIZCHIP_ >= W5200 +#define _WIZCHIP_SOCK_NUM_ 8 ///< The count of independant socket of @b WIZCHIP +#else +#define _WIZCHIP_SOCK_NUM_ 4 ///< The count of independant socket of @b WIZCHIP +#endif + +/******************************************************** + * WIZCHIP BASIC IF functions for SPI, SDIO, I2C , ETC. + *********************************************************/ +/** + * @ingroup DATA_TYPE + * @brief The set of callback functions for W5500:@ref WIZCHIP_IO_Functions + * W5200:@ref WIZCHIP_IO_Functions_W5200 + */ +typedef struct __WIZCHIP { + uint16_t if_mode; ///< host interface mode + uint8_t id[8]; ///< @b WIZCHIP ID such as @b 5100, @b 5100S, @b 5200, @b + ///< 5500, and so on. + /** + * The set of critical section callback func. + */ + struct _CRIS { + void (*_enter)(void); ///< crtical section enter + void (*_exit)(void); ///< critial section exit + } CRIS; + /** + * The set of @ref \_WIZCHIP_ select control callback func. + */ + struct _CS { + void (*_select)(void); ///< @ref \_WIZCHIP_ selected + void (*_deselect)(void); ///< @ref \_WIZCHIP_ deselected + } CS; + /** + * The set of interface IO callback func. + */ + union _IF { + /** + * For BUS interface IO + */ + // M20156501 : Modify the function name for integrating with W5300 + // struct + //{ + // uint8_t (*_read_byte) (uint32_t AddrSel); + // void (*_write_byte) (uint32_t AddrSel, uint8_t wb); + //}BUS; + struct { + iodata_t (*_read_data)(uint32_t AddrSel); + void (*_write_data)(uint32_t AddrSel, iodata_t wb); + } BUS; + + /** + * For SPI interface IO + */ + struct { + uint8_t (*_read_byte)(void); + void (*_write_byte)(uint8_t wb); + void (*_read_burst)(uint8_t *pBuf, uint16_t len); + void (*_write_burst)(uint8_t *pBuf, uint16_t len); + } SPI; + // To be added + // + } IF; +} _WIZCHIP; + +extern _WIZCHIP WIZCHIP; + +/** + * @ingroup DATA_TYPE + * WIZCHIP control type enumration used in @ref ctlwizchip(). + */ +typedef enum { + CW_RESET_WIZCHIP, ///< Resets WIZCHIP by softly + CW_INIT_WIZCHIP, ///< Initializes to WIZCHIP with SOCKET buffer size 2 or 1 + ///< dimension array typed uint8_t. + CW_GET_INTERRUPT, ///< Get Interrupt status of WIZCHIP + CW_CLR_INTERRUPT, ///< Clears interrupt + CW_SET_INTRMASK, ///< Masks interrupt + CW_GET_INTRMASK, ///< Get interrupt mask + CW_SET_INTRTIME, ///< Set interval time between the current and next + ///< interrupt. + CW_GET_INTRTIME, ///< Set interval time between the current and next + ///< interrupt. + CW_GET_ID, ///< Gets WIZCHIP name. + + // D20150601 : For no modification your application code + //#if _WIZCHIP_ == W5500 + CW_RESET_PHY, ///< Resets internal PHY. Valid Only W5500 + CW_SET_PHYCONF, ///< When PHY configured by internal register, PHY operation + ///< mode (Manual/Auto, 10/100, Half/Full). Valid Only W5000 + CW_GET_PHYCONF, ///< Get PHY operation mode in internal register. Valid Only + ///< W5500 + CW_GET_PHYSTATUS, ///< Get real PHY status on operating. Valid Only W5500 + CW_SET_PHYPOWMODE, ///< Set PHY power mode as normal and down when + ///< PHYSTATUS.OPMD == 1. Valid Only W5500 + //#endif + // D20150601 : For no modification your application code + //#if _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 + CW_GET_PHYPOWMODE, ///< Get PHY Power mode as down or normal, Valid Only + ///< W5100, W5200 + CW_GET_PHYLINK ///< Get PHY Link status, Valid Only W5100, W5200 + //#endif +} ctlwizchip_type; + +/** + * @ingroup DATA_TYPE + * Network control type enumration used in @ref ctlnetwork(). + */ +typedef enum { + CN_SET_NETINFO, ///< Set Network with @ref wiz_NetInfo + CN_GET_NETINFO, ///< Get Network with @ref wiz_NetInfo + CN_SET_NETMODE, ///< Set network mode as WOL, PPPoE, Ping Block, and Force + ///< ARP mode + CN_GET_NETMODE, ///< Get network mode as WOL, PPPoE, Ping Block, and Force + ///< ARP mode + CN_SET_TIMEOUT, ///< Set network timeout as retry count and time. + CN_GET_TIMEOUT, ///< Get network timeout as retry count and time. +} ctlnetwork_type; + +/** + * @ingroup DATA_TYPE + * Interrupt kind when CW_SET_INTRRUPT, CW_GET_INTERRUPT, CW_SET_INTRMASK + * and CW_GET_INTRMASK is used in @ref ctlnetwork(). + * It can be used with OR operation. + */ +typedef enum { +#if _WIZCHIP_ == W5500 + IK_WOL = + (1 << 4), ///< Wake On Lan by receiving the magic packet. Valid in W500. +#elif _WIZCHIP_ == W5300 + IK_FMTU = (1 << 4), ///< Received a ICMP message (Fragment MTU) +#endif + + IK_PPPOE_TERMINATED = (1 << 5), ///< PPPoE Disconnected + +#if _WIZCHIP_ != W5200 + IK_DEST_UNREACH = + (1 << 6), ///< Destination IP & Port Unreachable, No use in W5200 +#endif + + IK_IP_CONFLICT = (1 << 7), ///< IP conflict occurred + + IK_SOCK_0 = (1 << 8), ///< Socket 0 interrupt + IK_SOCK_1 = (1 << 9), ///< Socket 1 interrupt + IK_SOCK_2 = (1 << 10), ///< Socket 2 interrupt + IK_SOCK_3 = (1 << 11), ///< Socket 3 interrupt +#if _WIZCHIP_ > W5100S + IK_SOCK_4 = (1 << 12), ///< Socket 4 interrupt, No use in 5100 + IK_SOCK_5 = (1 << 13), ///< Socket 5 interrupt, No use in 5100 + IK_SOCK_6 = (1 << 14), ///< Socket 6 interrupt, No use in 5100 + IK_SOCK_7 = (1 << 15), ///< Socket 7 interrupt, No use in 5100 +#endif + +#if _WIZCHIP_ > W5100S + IK_SOCK_ALL = (0xFF << 8) ///< All Socket interrupt +#else + IK_SOCK_ALL = (0x0F << 8) ///< All Socket interrupt +#endif +} intr_kind; + +#define PHY_CONFBY_HW 0 ///< Configured PHY operation mode by HW pin +#define PHY_CONFBY_SW 1 ///< Configured PHY operation mode by SW register +#define PHY_MODE_MANUAL 0 ///< Configured PHY operation mode with user setting. +#define PHY_MODE_AUTONEGO \ + 1 ///< Configured PHY operation mode with auto-negotiation +#define PHY_SPEED_10 0 ///< Link Speed 10 +#define PHY_SPEED_100 1 ///< Link Speed 100 +#define PHY_DUPLEX_HALF 0 ///< Link Half-Duplex +#define PHY_DUPLEX_FULL 1 ///< Link Full-Duplex +#define PHY_LINK_OFF 0 ///< Link Off +#define PHY_LINK_ON 1 ///< Link On +#define PHY_POWER_NORM 0 ///< PHY power normal mode +#define PHY_POWER_DOWN 1 ///< PHY power down mode + +#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 +/** + * @ingroup DATA_TYPE + * It configures PHY configuration when CW_SET PHYCONF or CW_GET_PHYCONF in + * W5500, and it indicates the real PHY status configured by HW or SW in all + * WIZCHIP. \n Valid only in W5500. + */ +typedef struct wiz_PhyConf_t { + uint8_t by; ///< set by @ref PHY_CONFBY_HW or @ref PHY_CONFBY_SW + uint8_t mode; ///< set by @ref PHY_MODE_MANUAL or @ref PHY_MODE_AUTONEGO + uint8_t speed; ///< set by @ref PHY_SPEED_10 or @ref PHY_SPEED_100 + uint8_t duplex; ///< set by @ref PHY_DUPLEX_HALF @ref PHY_DUPLEX_FULL + // uint8_t power; ///< set by @ref PHY_POWER_NORM or @ref PHY_POWER_DOWN + // uint8_t link; ///< Valid only in CW_GET_PHYSTATUS. set by @ref + // PHY_LINK_ON or PHY_DUPLEX_OFF +} wiz_PhyConf; +#endif + +/** + * @ingroup DATA_TYPE + * It used in setting dhcp_mode of @ref wiz_NetInfo. + */ +typedef enum { + NETINFO_STATIC = 1, ///< Static IP configuration by manually. + NETINFO_DHCP ///< Dynamic IP configruation from a DHCP sever +} dhcp_mode; + +/** + * @ingroup DATA_TYPE + * Network Information for WIZCHIP + */ +typedef struct wiz_NetInfo_t { + uint8_t mac[6]; ///< Source Mac Address + uint8_t ip[4]; ///< Source IP Address + uint8_t sn[4]; ///< Subnet Mask + uint8_t gw[4]; ///< Gateway IP Address + uint8_t dns[4]; ///< DNS server IP Address + dhcp_mode dhcp; ///< 1 - Static, 2 - DHCP +} wiz_NetInfo; + +/** + * @ingroup DATA_TYPE + * Network mode + */ +typedef enum { +#if _WIZCHIP_ == W5500 + NM_FORCEARP = (1 << 1), ///< Force to APP send whenever udp data is sent. + ///< Valid only in W5500 +#endif + NM_WAKEONLAN = (1 << 5), ///< Wake On Lan + NM_PINGBLOCK = (1 << 4), ///< Block ping-request + NM_PPPOE = (1 << 3), ///< PPPoE mode +} netmode_type; + +/** + * @ingroup DATA_TYPE + * Used in CN_SET_TIMEOUT or CN_GET_TIMEOUT of @ref ctlwizchip() for timeout + * configruation. + */ +typedef struct wiz_NetTimeout_t { + uint8_t retry_cnt; ///< retry count + uint16_t time_100us; ///< time unit 100us +} wiz_NetTimeout; + +/** + *@brief Registers call back function for critical section of I/O functions such + *as \ref WIZCHIP_READ, @ref WIZCHIP_WRITE, @ref WIZCHIP_READ_BUF and @ref + *WIZCHIP_WRITE_BUF. + *@param cris_en : callback function for critical section enter. + *@param cris_ex : callback function for critical section exit. + *@todo Describe @ref WIZCHIP_CRITICAL_ENTER and @ref WIZCHIP_CRITICAL_EXIT + *marco or register your functions. + *@note If you do not describe or register, default functions(@ref + *wizchip_cris_enter & @ref wizchip_cris_exit) is called. + */ +void reg_wizchip_cris_cbfunc(void (*cris_en)(void), void (*cris_ex)(void)); + +/** + *@brief Registers call back function for WIZCHIP select & deselect. + *@param cs_sel : callback function for WIZCHIP select + *@param cs_desel : callback fucntion for WIZCHIP deselect + *@todo Describe @ref wizchip_cs_select and @ref wizchip_cs_deselect function or + *register your functions. + *@note If you do not describe or register, null function is called. + */ +void reg_wizchip_cs_cbfunc(void (*cs_sel)(void), void (*cs_desel)(void)); + +/** + *@brief Registers call back function for bus interface. + *@param bus_rb : callback function to read byte data using system bus + *@param bus_wb : callback function to write byte data using system bus + *@todo Describe @ref wizchip_bus_readbyte and @ref wizchip_bus_writebyte + *function or register your functions. + *@note If you do not describe or register, null function is called. + */ +// M20150601 : For integrating with W5300 +// void reg_wizchip_bus_cbfunc(uint8_t (*bus_rb)(uint32_t addr), void +// (*bus_wb)(uint32_t addr, uint8_t wb)); +void reg_wizchip_bus_cbfunc(iodata_t (*bus_rb)(uint32_t addr), + void (*bus_wb)(uint32_t addr, iodata_t wb)); + +/** + *@brief Registers call back function for SPI interface. + *@param spi_rb : callback function to read byte using SPI + *@param spi_wb : callback function to write byte using SPI + *@todo Describe \ref wizchip_spi_readbyte and \ref wizchip_spi_writebyte + *function or register your functions. + *@note If you do not describe or register, null function is called. + */ +void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), + void (*spi_wb)(uint8_t wb)); + +/** + *@brief Registers call back function for SPI interface. + *@param spi_rb : callback function to burst read using SPI + *@param spi_wb : callback function to burst write using SPI + *@todo Describe \ref wizchip_spi_readbyte and \ref wizchip_spi_writebyte + *function or register your functions. + *@note If you do not describe or register, null function is called. + */ +void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t *pBuf, uint16_t len), + void (*spi_wb)(uint8_t *pBuf, uint16_t len)); + +/** + * @ingroup extra_functions + * @brief Controls to the WIZCHIP. + * @details Resets WIZCHIP & internal PHY, Configures PHY mode, Monitor + * PHY(Link,Speed,Half/Full/Auto), controls interrupt & mask and so on. + * @param cwtype : Decides to the control type + * @param arg : arg type is dependent on cwtype. + * @return 0 : Success \n + * -1 : Fail because of invalid \ref ctlwizchip_type or unsupported \ref + * ctlwizchip_type in WIZCHIP + */ +int8_t ctlwizchip(ctlwizchip_type cwtype, void *arg); + +/** + * @ingroup extra_functions + * @brief Controls to network. + * @details Controls to network environment, mode, timeout and so on. + * @param cntype : Input. Decides to the control type + * @param arg : Inout. arg type is dependent on cntype. + * @return -1 : Fail because of invalid \ref ctlnetwork_type or unsupported \ref + * ctlnetwork_type in WIZCHIP \n 0 : Success + */ +int8_t ctlnetwork(ctlnetwork_type cntype, void *arg); + +/* + * The following functions are implemented for internal use. + * but You can call these functions for code size reduction instead of + * ctlwizchip() and ctlnetwork(). + */ + +/** + * @ingroup extra_functions + * @brief Reset WIZCHIP by softly. + */ +void wizchip_sw_reset(void); + +/** + * @ingroup extra_functions + * @brief Initializes WIZCHIP with socket buffer size + * @param txsize Socket tx buffer sizes. If null, initialized the default size + * 2KB. + * @param rxsize Socket rx buffer sizes. If null, initialized the default size + * 2KB. + * @return 0 : succcess \n + * -1 : fail. Invalid buffer size + */ +int8_t wizchip_init(uint8_t *txsize, uint8_t *rxsize); + +/** + * @ingroup extra_functions + * @brief Clear Interrupt of WIZCHIP. + * @param intr : @ref intr_kind value operated OR. It can type-cast to uint16_t. + */ +void wizchip_clrinterrupt(intr_kind intr); + +/** + * @ingroup extra_functions + * @brief Get Interrupt of WIZCHIP. + * @return @ref intr_kind value operated OR. It can type-cast to uint16_t. + */ +intr_kind wizchip_getinterrupt(void); + +/** + * @ingroup extra_functions + * @brief Mask or Unmask Interrupt of WIZCHIP. + * @param intr : @ref intr_kind value operated OR. It can type-cast to uint16_t. + */ +void wizchip_setinterruptmask(intr_kind intr); + +/** + * @ingroup extra_functions + * @brief Get Interrupt mask of WIZCHIP. + * @return : The operated OR vaule of @ref intr_kind. It can type-cast to + * uint16_t. + */ +intr_kind wizchip_getinterruptmask(void); + +// todo +#if _WIZCHIP_ > W5100 +int8_t wizphy_getphylink( + void); ///< get the link status of phy in WIZCHIP. No use in W5100 +int8_t wizphy_getphypmode( + void); ///< get the power mode of PHY in WIZCHIP. No use in W5100 +#endif + +#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 +void wizphy_reset(void); ///< Reset phy. Vailid only in W5500 + /** + * @ingroup extra_functions + * @brief Set the phy information for WIZCHIP without power mode + * @param phyconf : @ref wiz_PhyConf + */ +void wizphy_setphyconf(wiz_PhyConf *phyconf); +/** + * @ingroup extra_functions + * @brief Get phy configuration information. + * @param phyconf : @ref wiz_PhyConf + */ +void wizphy_getphyconf(wiz_PhyConf *phyconf); +/** + * @ingroup extra_functions + * @brief Get phy status. + * @param phyconf : @ref wiz_PhyConf + */ +void wizphy_getphystat(wiz_PhyConf *phyconf); +/** + * @ingroup extra_functions + * @brief set the power mode of phy inside WIZCHIP. Refer to @ref PHYCFGR in + * W5500, @ref PHYSTATUS in W5200 + * @param pmode Settig value of power down mode. + */ +int8_t wizphy_setphypmode(uint8_t pmode); +#endif + +/** + * @ingroup extra_functions + * @brief Set the network information for WIZCHIP + * @param pnetinfo : @ref wizNetInfo + */ +void wizchip_setnetinfo(wiz_NetInfo *pnetinfo); + +/** + * @ingroup extra_functions + * @brief Get the network information for WIZCHIP + * @param pnetinfo : @ref wizNetInfo + */ +void wizchip_getnetinfo(wiz_NetInfo *pnetinfo); + +/** + * @ingroup extra_functions + * @brief Set the network mode such WOL, PPPoE, Ping Block, and etc. + * @param pnetinfo Value of network mode. Refer to @ref netmode_type. + */ +int8_t wizchip_setnetmode(netmode_type netmode); + +/** + * @ingroup extra_functions + * @brief Get the network mode such WOL, PPPoE, Ping Block, and etc. + * @return Value of network mode. Refer to @ref netmode_type. + */ +netmode_type wizchip_getnetmode(void); + +/** + * @ingroup extra_functions + * @brief Set retry time value(@ref _RTR_) and retry count(@ref _RCR_). + * @details @ref _RTR_ configures the retransmission timeout period and @ref + * _RCR_ configures the number of time of retransmission. + * @param nettime @ref _RTR_ value and @ref _RCR_ value. Refer to @ref + * wiz_NetTimeout. + */ +void wizchip_settimeout(wiz_NetTimeout *nettime); + +/** + * @ingroup extra_functions + * @brief Get retry time value(@ref _RTR_) and retry count(@ref _RCR_). + * @details @ref _RTR_ configures the retransmission timeout period and @ref + * _RCR_ configures the number of time of retransmission. + * @param nettime @ref _RTR_ value and @ref _RCR_ value. Refer to @ref + * wiz_NetTimeout. + */ +void wizchip_gettimeout(wiz_NetTimeout *nettime); +#ifdef __cplusplus +} +#endif + +#endif // _WIZCHIP_CONF_H_ \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Kconfig new file mode 100644 index 00000000..05f09c07 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Kconfig @@ -0,0 +1,24 @@ +if BSP_USING_SDIO + config SDIO_BUS_NAME + string "sdio bus name" + default "sdio" + + config SDIO_DRIVER_NAME + string "sdio driver name" + default "sdio_drv" + + config SDIO_DEVICE_NAME + string "sdio device name" + default "sdio_dev" + + config MOUNT_SDCARD_FS + bool "mount sd card file system : if y then not support usb-mount-fs" + default y + select MOUNT_SDCARD + + if MOUNT_SDCARD_FS + config MOUNT_SDCARD_FS_TYPE + int "choose file system type : FATFS(0)" + default 0 + endif +endif diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Makefile new file mode 100644 index 00000000..f9e28299 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := connect_sdio.c hardware_sdio.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/connect_sdio.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/connect_sdio.c new file mode 100644 index 00000000..63d9af32 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/connect_sdio.c @@ -0,0 +1,351 @@ +/** + ******************************************************************************* + * @file sdioc/sdioc_sd/source/main.c + * @brief Main program of SDIOC SD card for the Device Driver Library. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** + * @file connect_sdio.c + * @brief support sdio function using bus driver framework on hc32f4a0 board + * @version 2.0 + * @author AIIT XUOS Lab + * @date 2022-10-18 + */ + +/************************************************* +File name: connect_sdio.c +Description: support xishutong-arm32-board sd card configure and sdio bus register function +Others: +History: +1. Date: 2022-01-24 +Author: AIIT XUOS Lab +Modification: +1. support xishutong-arm32-board sdio configure, write and read +2. support xishutong-arm32-board sdio bus device and driver register +*************************************************/ + +#include + +/* SD transfer mode */ +#define SD_TRANS_MD_POLLING (0U) +#define SD_TRANS_MD_INT (1U) +#define SD_TRANS_MD_DMA (2U) +/* Populate the following macro with an value, reference "SD transfer mode" */ +#define SD_TRANS_MD (SD_TRANS_MD_POLLING) + +/* SDIOC configuration define */ +#define SDIOC_SD_UINT (CM_SDIOC1) +#define SDIOC_SD_CLK (FCG1_PERIPH_SDIOC1) + +/* CD = PB13 */ +#define SDIOC_CD_PORT (GPIO_PORT_B) +#define SDIOC_CD_PIN (GPIO_PIN_13) +/* CK = PC12 */ +#define SDIOC_CK_PORT (GPIO_PORT_C) +#define SDIOC_CK_PIN (GPIO_PIN_12) +/* CMD = PA06 */ +#define SDIOC_CMD_PORT (GPIO_PORT_A) +#define SDIOC_CMD_PIN (GPIO_PIN_06) +/* D0 = PB07 */ +#define SDIOC_D0_PORT (GPIO_PORT_B) +#define SDIOC_D0_PIN (GPIO_PIN_07) +/* D1 = PA08 */ +#define SDIOC_D1_PORT (GPIO_PORT_A) +#define SDIOC_D1_PIN (GPIO_PIN_08) +/* D2 = PC10 */ +#define SDIOC_D2_PORT (GPIO_PORT_C) +#define SDIOC_D2_PIN (GPIO_PIN_10) +/* D3 = PB05 */ +#define SDIOC_D3_PORT (GPIO_PORT_B) +#define SDIOC_D3_PIN (GPIO_PIN_05) + +static stc_sd_handle_t gSdHandle; +static int sd_lock = -1; + +static void SdCardConfig(void) +{ + /* Enable SDIOC clock */ + FCG_Fcg1PeriphClockCmd(SDIOC_SD_CLK, ENABLE); + + /* SDIOC pins configuration */ + stc_gpio_init_t stcGpioInit; + (void)GPIO_StructInit(&stcGpioInit); + stcGpioInit.u16PinState = PIN_STAT_RST; + stcGpioInit.u16PinDir = PIN_DIR_IN; + (void)GPIO_Init(SDIOC_CD_PORT, SDIOC_CD_PIN, &stcGpioInit); + + GPIO_SetFunc(SDIOC_CK_PORT, SDIOC_CK_PIN, GPIO_FUNC_9); + GPIO_SetFunc(SDIOC_CMD_PORT, SDIOC_CMD_PIN, GPIO_FUNC_9); + GPIO_SetFunc(SDIOC_D0_PORT, SDIOC_D0_PIN, GPIO_FUNC_9); + GPIO_SetFunc(SDIOC_D1_PORT, SDIOC_D1_PIN, GPIO_FUNC_9); + GPIO_SetFunc(SDIOC_D2_PORT, SDIOC_D2_PIN, GPIO_FUNC_9); + GPIO_SetFunc(SDIOC_D3_PORT, SDIOC_D3_PIN, GPIO_FUNC_9); + + /* Configure structure initialization */ + gSdHandle.SDIOCx = SDIOC_SD_UINT; + gSdHandle.stcSdiocInit.u32Mode = SDIOC_MD_SD; + gSdHandle.stcSdiocInit.u8CardDetect = SDIOC_CARD_DETECT_CD_PIN_LVL; + gSdHandle.stcSdiocInit.u8SpeedMode = SDIOC_SPEED_MD_HIGH; + gSdHandle.stcSdiocInit.u8BusWidth = SDIOC_BUS_WIDTH_4BIT; + gSdHandle.stcSdiocInit.u16ClockDiv = SDIOC_CLK_DIV2; + gSdHandle.DMAx = NULL; +} + +static uint32 SdioConfigure(void* drv, struct BusConfigureInfo* configure_info) +{ + NULL_PARAM_CHECK(drv); + NULL_PARAM_CHECK(configure_info); + + if (configure_info->configure_cmd == OPER_BLK_GETGEOME) { + NULL_PARAM_CHECK(configure_info->private_data); + struct DeviceBlockArrange* args = (struct DeviceBlockArrange*)configure_info->private_data; + + args->size_perbank = gSdHandle.stcSdCardInfo.u32BlockSize; + args->block_size = gSdHandle.stcSdCardInfo.u32BlockSize; + args->bank_num = gSdHandle.stcSdCardInfo.u32BlockNum; + } + + return EOK; +} + +static uint32 SdioOpen(void* dev) +{ + NULL_PARAM_CHECK(dev); + + if (sd_lock >= 0) { + KSemaphoreDelete(sd_lock); + } + sd_lock = KSemaphoreCreate(1); + if (sd_lock < 0) { + return ERROR; + } + + return EOK; +} + +static uint32 SdioClose(void* dev) +{ + NULL_PARAM_CHECK(dev); + + KSemaphoreDelete(sd_lock); + + return EOK; +} + +static uint32 SdioRead(void* dev, struct BusBlockReadParam* read_param) +{ + uint8 ret = EOK; + uint32 sector = read_param->pos; + uint32 block_num = read_param->size; + uint8* read_buffer = (uint8*)read_param->buffer; + + KSemaphoreObtain(sd_lock, WAITING_FOREVER); + + if (LL_OK != SD_ReadBlocks(&gSdHandle, sector, block_num, read_buffer, 2000UL)) { + KPrintf("Read data blocks failed.\r\n"); + return 0; + } + + KSemaphoreAbandon(sd_lock); + + return read_param->size; +} + +static uint32 SdioWrite(void* dev, struct BusBlockWriteParam* write_param) +{ + uint8 ret = EOK; + uint32 sector = write_param->pos; + uint32 block_num = write_param->size; + uint8* write_buffer = (uint8*)write_param->buffer; + + KSemaphoreObtain(sd_lock, WAITING_FOREVER); + + if (LL_OK != SD_WriteBlocks(&gSdHandle, sector, block_num, write_buffer, 2000U)) { + KPrintf("Write data blocks failed.\r\n"); + return 0; + } + + KSemaphoreAbandon(sd_lock); + + return write_param->size; +} + +static int SdioControl(struct HardwareDev* dev, struct HalDevBlockParam* block_param) +{ + NULL_PARAM_CHECK(dev); + + if (OPER_BLK_GETGEOME == block_param->cmd) { + block_param->dev_block.size_perbank = gSdHandle.stcSdCardInfo.u32BlockSize; + block_param->dev_block.block_size = gSdHandle.stcSdCardInfo.u32BlockSize; + block_param->dev_block.bank_num = gSdHandle.stcSdCardInfo.u32BlockNum; + } + + return EOK; +} + +static struct SdioDevDone dev_done = { + SdioOpen, + SdioClose, + SdioWrite, + SdioRead, +}; + +#if defined(FS_VFS) && defined(MOUNT_SDCARD_FS) +#include + +/** + * @description: Mount SD card + * @return 0 + */ +static int MountSDCardFs(enum FilesystemType fs_type) +{ + if (MountFilesystem(SDIO_BUS_NAME, SDIO_DEVICE_NAME, SDIO_DRIVER_NAME, fs_type, "/") == 0) + KPrintf("Sd card mount to '/'"); + else + KPrintf("Sd card mount to '/' failed!"); + + return 0; +} +#endif + +static void SdCardAttach(void) +{ + static stc_sd_handle_t* sd_handle = &gSdHandle; + + KPrintf("\r\nCard inserted.\r\n"); + + int err_code = LL_OK; + + /* Reset and init SDIOC */ + if (LL_OK != (err_code = SDIOC_SWReset(sd_handle->SDIOCx, SDIOC_SW_RST_ALL))) { + KPrintf("Reset SDIOC failed! error code: %d\r\n", err_code); + } else if (LL_OK != (err_code = SD_Init(sd_handle))) { + KPrintf("SD card initialize failed!, error code: %d\r\n", err_code); + } else { + KPrintf("SD card init done!\r\n"); + } + +#ifdef MOUNT_SDCARD_FS + /*mount file system*/ + MountSDCardFs(MOUNT_SDCARD_FS_TYPE); +#endif +} + +static void SdCardDetach(void) +{ + /*unmount file system*/ + KPrintf("\r\nCard detect extracted.\r\n"); + +#ifdef MOUNT_SDCARD_FS + UnmountFileSystem("/"); +#endif +} + +static uint8 SdCardReadCd(void) +{ + en_pin_state_t sd_cd_state = GPIO_ReadInputPins(SDIOC_CD_PORT, SDIOC_CD_PIN); + + if (PIN_RESET == sd_cd_state) { + return 0; + } else { + return 1; + } +} + +static void SdCardTask(void* parameter) +{ + static int sd_card_status = 0; + + while (1) { + if (!SdCardReadCd()) { + if (!sd_card_status) { + SdCardAttach(); + sd_card_status = 1; + } + } else { + if (sd_card_status) { + SdCardDetach(); + sd_card_status = 0; + } + } + MdelayKTask(500); + } +} + +#ifdef MOUNT_SDCARD +int MountSDCard() +{ + int sd_card_task = 0; + sd_card_task = KTaskCreate("sd_card", SdCardTask, NONE, + SD_CARD_STACK_SIZE, 8); + if (sd_card_task < 0) { + KPrintf("sd_card_task create failed ...%s %d.\n", __FUNCTION__, __LINE__); + return ERROR; + } + + StartupKTask(sd_card_task); + + return EOK; +} +#endif + +int HwSdioInit(void) +{ + x_err_t ret = EOK; + + static struct SdioBus sdio_bus; + static struct SdioDriver sdio_drv; + static struct SdioHardwareDevice sdio_dev; + + memset(&sdio_bus, 0, sizeof(struct SdioBus)); + memset(&sdio_drv, 0, sizeof(struct SdioDriver)); + memset(&sdio_dev, 0, sizeof(struct SdioHardwareDevice)); + + SdCardConfig(); + + ret = SdioBusInit(&sdio_bus, SDIO_BUS_NAME); + if (ret != EOK) { + KPrintf("Sdio bus init error %d\n", ret); + return ERROR; + } + + ret = SdioDriverInit(&sdio_drv, SDIO_DRIVER_NAME); + if (ret != EOK) { + KPrintf("Sdio driver init error %d\n", ret); + return ERROR; + } + ret = SdioDriverAttachToBus(SDIO_DRIVER_NAME, SDIO_BUS_NAME); + if (ret != EOK) { + KPrintf("Sdio driver attach error %d\n", ret); + return ERROR; + } + + sdio_dev.dev_done = &dev_done; + sdio_dev.haldev.dev_block_control = SdioControl; + ret = SdioDeviceRegister(&sdio_dev, SDIO_DEVICE_NAME); + if (ret != EOK) { + KPrintf("Sdio device register error %d\n", ret); + return ERROR; + } + ret = SdioDeviceAttachToBus(SDIO_DEVICE_NAME, SDIO_BUS_NAME); + if (ret != EOK) { + KPrintf("Sdio device register error %d\n", ret); + return ERROR; + } + + return ret; +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/hardware_sdio.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/hardware_sdio.c new file mode 100644 index 00000000..bafc0e8e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/sdio/hardware_sdio.c @@ -0,0 +1,1782 @@ +/** + ******************************************************************************* + * @file sdioc/sdioc_sd/source/sd.c + * @brief This file provides firmware functions to manage the Secure Digital(SD). + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** +* @file hardware_sdio.c +* @brief support sdio function +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-10-18 +*/ + +/************************************************* +File name: hardware_sdio.c +Description: support xishutong-arm32-board sd card configure +Others: +History: +1. Date: 2022-10-18 +Author: AIIT XUOS Lab +Modification: +1. rename as hardware_sdio.c +2. modify #include hardware_sdio.h +*************************************************/ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include + +/** + * @addtogroup HC32F4A0_DDL_Examples + * @{ + */ + +/** + * @addtogroup SDIOC_SD_Card + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +/** + * @defgroup SD_Local_Macros SD Local Macros + * @{ + */ + +/* Block size is 512 bytes */ +#define SD_CARD_BLOCK_SIZE (512U) + +/* Switch to high speed mode */ +#define SD_SET_FUNC_HIGH_SPEED (0x80FFFF01UL) +#define SD_CMD6_RESULT_FUNC_GRP_BIT1 (0x0002U) + +/** + * @} + */ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +static void SD_DmaTransConfig(const stc_sd_handle_t *handle, uint8_t u8Ch, uint32_t u32SrcAddr, + uint32_t u32DestAddr, uint16_t u16BlockSize, uint16_t u16TransCount); +static int32_t SD_GetSCR(stc_sd_handle_t *handle, uint32_t pu32SCR[]); +static int32_t SD_SetSpeedMode(stc_sd_handle_t *handle); +static int32_t SD_SetBusWidth(stc_sd_handle_t *handle); +static int32_t SD_InitCard(stc_sd_handle_t *handle); +static int32_t SD_PowerCmd(stc_sd_handle_t *handle, en_functional_state_t enNewState); +static int32_t SD_GetCurrCardStatus(stc_sd_handle_t *handle, uint32_t *pu32CardStatus); +static int32_t SD_GetCurrSDStatus(stc_sd_handle_t *handle, uint32_t *pu32SDStatus); +static int32_t SD_ReadWriteFifo(stc_sd_handle_t *handle, const stc_sdioc_data_config_t *pstcDataConfig, + uint8_t pu8Data[], uint32_t u32Timeout); +static int32_t SD_ExtractCardCSD(stc_sd_handle_t *handle); + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @defgroup SD_Global_Functions SD Global Functions + * @{ + */ + +/** + * @brief De-Initialize SD. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: SD De-Initialize success + * - LL_ERR_INVD_PARAM: handle == NULL + */ +int32_t SD_DeInit(stc_sd_handle_t *handle) +{ + int32_t i32Ret = LL_OK; + + if (NULL == handle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Set SD power state to off */ + (void)SD_PowerCmd(handle, DISABLE); + handle->u32ErrorCode = SDMMC_ERR_NONE; + } + + return i32Ret; +} + +/** + * @brief Initialize SD. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: SD Initialize success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + * - LL_ERR_INVD_MD: The Bus clock frequency is too high + */ +int32_t SD_Init(stc_sd_handle_t *handle) +{ + int32_t i32Ret; + stc_sdioc_init_t stcSdInit; + uint16_t u16ClkDiv = 0U; + + if (NULL == handle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Check the SDIOC clock is over 25Mhz or 50Mhz */ + i32Ret = SDIOC_VerifyClockDiv(SDIOC_MD_SD, handle->stcSdiocInit.u8SpeedMode, handle->stcSdiocInit.u16ClockDiv); + if (LL_OK != i32Ret) { + return LL_ERR_INVD_MD; + } + + /* Default SDIOC configuration for SD card initialization */ + (void)SDIOC_StructInit(&stcSdInit); + i32Ret = SDIOC_GetOptimumClockDiv(SDIOC_OUTPUT_CLK_FREQ_400K, &u16ClkDiv); + if (LL_OK != i32Ret) { + return LL_ERR_INVD_MD; + } + stcSdInit.u16ClockDiv = u16ClkDiv; + stcSdInit.u32Mode = handle->stcSdiocInit.u32Mode; + stcSdInit.u8CardDetect = handle->stcSdiocInit.u8CardDetect; + /* Set Power State to ON */ + SDIOC_PowerCmd(handle->SDIOCx, ENABLE); + /* Initialize SDIOC with default configure */ + (void)SDIOC_Init(handle->SDIOCx, &stcSdInit); + /* Wait for the SDIOC to initialization */ + DDL_DelayMS(2U); + + /* Identify card operating voltage */ + i32Ret = SD_PowerCmd(handle, ENABLE); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Card initialization */ + i32Ret = SD_InitCard(handle); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get SCR Register */ + i32Ret = SD_GetSCR(handle, handle->u32SCR); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Configure SD Bus width */ + i32Ret = SD_SetBusWidth(handle); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Configure SD High speed mode */ + i32Ret = SD_SetSpeedMode(handle); + + /* Initialize the error code */ + handle->u32ErrorCode = SDMMC_ERR_NONE; + /* Initialize the SD operation */ + handle->u32Context = SD_CONTEXT_NONE; + } + + return i32Ret; +} + +/** + * @brief Get the current sd card state. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] peCardState Pointer to a @ref en_sd_card_state_t enumeration + * @retval int32_t: + * - LL_OK: Get sd card state success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or peCardState == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_GetCardState(stc_sd_handle_t *handle, en_sd_card_state_t *peCardState) +{ + int32_t i32Ret; + uint32_t u32Response = 0UL; + + if ((NULL == peCardState) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + i32Ret = SD_GetCurrCardStatus(handle, &u32Response); + *peCardState = (en_sd_card_state_t)(uint32_t)((u32Response >> SDMMC_STATUS_CURR_STATE_POS) & 0x0FU); + } + + return i32Ret; +} + +/** + * @brief Get information of the card which CID register. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pstcCardCID Pointer to a @ref stc_sd_card_cid_t structure + * @retval int32_t: + * - LL_OK: Get sd card CID register success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pstcCardCID == NULL + */ +int32_t SD_GetCardCID(const stc_sd_handle_t *handle, stc_sd_card_cid_t *pstcCardCID) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcCardCID) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcCardCID->u8ManufacturerID = (uint8_t)((handle->u32CID[3] & 0xFF000000U) >> 24U); + pstcCardCID->u16OemAppID = (uint16_t)((handle->u32CID[3] & 0x00FFFF00U) >> 8U); + pstcCardCID->u32ProductName1 = (uint32_t)(((handle->u32CID[3] & 0x000000FFU) << 24U) | + ((handle->u32CID[2] & 0xFFFFFF00U) >> 8U)); + pstcCardCID->u8ProductName2 = (uint8_t)(handle->u32CID[2] & 0x000000FFU); + pstcCardCID->u8ProductRevision = (uint8_t)((handle->u32CID[1] & 0xFF000000U) >> 24U); + pstcCardCID->u32ProductSN = (uint32_t)(((handle->u32CID[1] & 0x00FFFFFFU) << 8U) | + ((handle->u32CID[0] & 0xFF000000U) >> 24U)); + pstcCardCID->u8Reserved1 = (uint8_t)((handle->u32CID[0] & 0x00F00000U) >> 20U); + pstcCardCID->u16ManufactDate = (uint16_t)((handle->u32CID[0] & 0x000FFF00U) >> 8U); + pstcCardCID->u8CRCChecksum = (uint8_t)((handle->u32CID[0] & 0x000000FEU) >> 1U); + pstcCardCID->u8Reserved2 = 1U; + } + + return i32Ret; +} + +/** + * @brief Get information of the card which CSD register. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pstcCardCSD Pointer to a @ref stc_sd_card_csd_t structure + * @retval int32_t: + * - LL_OK: Get sd card CSD register success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pstcCardCSD == NULL + */ +int32_t SD_GetCardCSD(stc_sd_handle_t *handle, stc_sd_card_csd_t *pstcCardCSD) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Temp; + + if ((NULL == pstcCardCSD) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + u32Temp = (handle->u32CSD[3] & 0xFF000000U) >> 24U; + pstcCardCSD->u8CSDStruct = (uint8_t)((u32Temp & 0xC0U) >> 6U); + pstcCardCSD->u8Reserved1 = 0U; + pstcCardCSD->u8TAAC = (uint8_t)((handle->u32CSD[3] & 0x00FF0000U) >> 16U); + pstcCardCSD->u8NSAC = (uint8_t)((handle->u32CSD[3] & 0x0000FF00U) >> 8U); + pstcCardCSD->u8MaxBusClkFreq = (uint8_t)(handle->u32CSD[3] & 0x000000FFU); + pstcCardCSD->u16CardCmdClass = (uint16_t)((handle->u32CSD[2] & 0xFFF00000U) >> 20U); + pstcCardCSD->u8ReadBlockLen = (uint8_t)((handle->u32CSD[2] & 0x000F0000U) >> 16U); + + u32Temp = (handle->u32CSD[2] & 0x0000F000U) >> 12U; + pstcCardCSD->u8BlockReadPartial = (uint8_t)(u32Temp & 0x08U); + pstcCardCSD->u8WriteBlockMisalign = (uint8_t)(u32Temp & 0x04U); + pstcCardCSD->u8ReadBlockMisalign = (uint8_t)(u32Temp & 0x02U); + pstcCardCSD->u8DSRImplement = (uint8_t)(u32Temp & 0x01U); + pstcCardCSD->u8Reserved2 = 0U; + + if (SD_CARD_SDSC == handle->stcSdCardInfo.u32CardType) { + u32Temp = (uint8_t)((handle->u32CSD[1] & 0xFF000000U) >> 24U); + pstcCardCSD->u32DeviceSize = (uint32_t)(((handle->u32CSD[2] & 0x000003FFU) << 2U) | + ((u32Temp & 0xC0U) >> 6U)); + pstcCardCSD->u8MaxReadCurrVDDMin = (uint8_t)((u32Temp & 0x38U) >> 3U); + pstcCardCSD->u8MaxReadCurrVDDMax = (uint8_t)(u32Temp & 0x07U); + + u32Temp = (uint8_t)((handle->u32CSD[1] & 0x00FF0000U) >> 16U); + pstcCardCSD->u8MaxWriteCurrVDDMin = (uint8_t)((u32Temp & 0xE0U) >> 5U); + pstcCardCSD->u8MaxWriteCurrVDDMax = (uint8_t)((u32Temp & 0x1CU) >> 2U); + pstcCardCSD->u8DeviceSizeMul = (uint8_t)((u32Temp & 0x03U) << 1U); + + u32Temp = (uint8_t)((handle->u32CSD[1] & 0x0000FF00U) >> 8U); + pstcCardCSD->u8DeviceSizeMul |= (uint8_t)((u32Temp & 0x80U) >> 7U); + + handle->stcSdCardInfo.u32BlockNum = (pstcCardCSD->u32DeviceSize + 1U) ; + handle->stcSdCardInfo.u32BlockNum *= (1UL << (pstcCardCSD->u8DeviceSizeMul + 2U)); + handle->stcSdCardInfo.u32BlockSize = 1UL << (pstcCardCSD->u8ReadBlockLen); + if (handle->stcSdCardInfo.u32BlockSize >= 512U) { + handle->stcSdCardInfo.u32LogBlockNum = handle->stcSdCardInfo.u32BlockNum * + (handle->stcSdCardInfo.u32BlockSize / 512U); + } else { + handle->stcSdCardInfo.u32LogBlockNum = (handle->stcSdCardInfo.u32BlockNum / 512U) * + handle->stcSdCardInfo.u32BlockSize; + } + handle->stcSdCardInfo.u32LogBlockSize = 512UL; + } else if (SD_CARD_SDHC_SDXC == handle->stcSdCardInfo.u32CardType) { + pstcCardCSD->u32DeviceSize = (uint32_t)(((handle->u32CSD[2] & 0x0000003FU) << 16U) | + ((handle->u32CSD[1] & 0xFFFF0000U) >> 16U)); + u32Temp = (uint8_t)((handle->u32CSD[1] & 0x0000FF00U) >> 8U); + + handle->stcSdCardInfo.u32BlockNum = (pstcCardCSD->u32DeviceSize + 1U) * 1024U; + handle->stcSdCardInfo.u32BlockSize = 512U; + handle->stcSdCardInfo.u32LogBlockNum = handle->stcSdCardInfo.u32BlockNum; + handle->stcSdCardInfo.u32LogBlockSize = handle->stcSdCardInfo.u32BlockSize; + } else { + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + + pstcCardCSD->u8EraseSingleBlockEn = (uint8_t)((u32Temp & 0x40U) >> 6U); + pstcCardCSD->u8EraseSectorSize = (uint8_t)((u32Temp & 0x3FU) << 1U); + + u32Temp = (uint8_t)(handle->u32CSD[1] & 0x000000FFU); + pstcCardCSD->u8EraseSectorSize |= (uint8_t)((u32Temp & 0x80U) >> 7U); + pstcCardCSD->u8WriteProtectGroupSize = (uint8_t)(u32Temp & 0x7FU); + + u32Temp = (uint8_t)((handle->u32CSD[0] & 0xFF000000U) >> 24U); + pstcCardCSD->u8WriteProtectGroupEn = (uint8_t)((u32Temp & 0x80U) >> 7U); + pstcCardCSD->u8Reserved3 = 0U; + pstcCardCSD->u8WriteSpeedFactor = (uint8_t)((u32Temp & 0x1CU) >> 2U); + pstcCardCSD->u8MaxWriteBlockLen = (uint8_t)((u32Temp & 0x03U) << 2U); + + u32Temp = (uint8_t)((handle->u32CSD[0] & 0x00FF0000U) >> 16U); + pstcCardCSD->u8MaxWriteBlockLen |= (uint8_t)((u32Temp & 0xC0U) >> 6U); + pstcCardCSD->u8WriteBlockPartial = (uint8_t)((u32Temp & 0x20U) >> 5U); + pstcCardCSD->u8Reserved4 = 0U; + + u32Temp = (uint8_t)((handle->u32CSD[0] & 0x0000FF00U) >> 8U); + pstcCardCSD->u8FileFormatGroup = (uint8_t)((u32Temp & 0x80U) >> 7U); + pstcCardCSD->u8CopyFlag = (uint8_t)((u32Temp & 0x40U) >> 6U); + pstcCardCSD->u8PermWriteProtect = (uint8_t)((u32Temp & 0x20U) >> 5U); + pstcCardCSD->u8TempWriteProtect = (uint8_t)((u32Temp & 0x10U) >> 4U); + pstcCardCSD->u8FileFormat = (uint8_t)((u32Temp & 0x0CU) >> 2U); + pstcCardCSD->u8Reserved5 = (uint8_t)(u32Temp & 0x03U); + + u32Temp = (uint8_t)(handle->u32CSD[0] & 0x000000FFU); + pstcCardCSD->u8CRCChecksum = (uint8_t)((u32Temp & 0xFEU) >> 1U); + pstcCardCSD->u8Reserved6 = 1U; + } + + return i32Ret; +} + +/** + * @brief Get the SD card status. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pstcCardStatus Pointer to a @ref stc_sd_card_status_t structure + * @retval int32_t: + * - LL_OK: Get sd card status success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pstcCardStatus == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_GetCardStatus(stc_sd_handle_t *handle, stc_sd_card_status_t *pstcCardStatus) +{ + int32_t i32Ret; + uint32_t u32SDStatus[16]; + + if ((NULL == pstcCardStatus) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + i32Ret = SD_GetCurrSDStatus(handle, u32SDStatus); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } else { + pstcCardStatus->u8DataBusWidth = (uint8_t)((u32SDStatus[0] & 0xC0U) >> 6U); + pstcCardStatus->u8SecuredMode = (uint8_t)((u32SDStatus[0] & 0x20U) >> 5U); + pstcCardStatus->u16CardType = (uint16_t)(((u32SDStatus[0] & 0x00FF0000U) >> 8U) | + ((u32SDStatus[0] & 0xFF000000U) >> 24U)); + pstcCardStatus->u32ProtectedAreaSize = (uint32_t)(((u32SDStatus[1] & 0x000000FFU) << 24U) | + ((u32SDStatus[1] & 0x0000FF00U) << 8U) | + ((u32SDStatus[1] & 0x00FF0000U) >> 8U) | + ((u32SDStatus[1] & 0xFF000000U) >> 24U)); + pstcCardStatus->u8SpeedClass = (uint8_t)((u32SDStatus[2] & 0xFFU)); + pstcCardStatus->u8PerformanceMove = (uint8_t)((u32SDStatus[2] & 0xFF00U) >> 8U); + pstcCardStatus->u8AllocUnitSize = (uint8_t)((u32SDStatus[2] & 0xF00000U) >> 20U); + pstcCardStatus->u16EraseSize = (uint16_t)(((u32SDStatus[2] & 0xFF000000U) >> 16U) | + (u32SDStatus[3] & 0xFFU)); + pstcCardStatus->u8EraseTimeout = (uint8_t)((u32SDStatus[3] & 0xFC00U) >> 10U); + pstcCardStatus->u8EraseOffset = (uint8_t)((u32SDStatus[3] & 0x0300U) >> 8U); + } + } + + return i32Ret; +} + +/** + * @brief Get the SD card information. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pstcCardInfo Pointer to a @ref stc_sd_card_info_t structure + * @retval int32_t: + * - LL_OK: Get sd card information success + * - LL_ERR_INVD_PARAM: handle == NULL or pstcCardInfo == NULL + */ +int32_t SD_GetCardInfo(stc_sd_handle_t *handle, stc_sd_card_info_t *pstcCardInfo) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pstcCardInfo) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + pstcCardInfo->u32CardType = handle->stcSdCardInfo.u32CardType; + pstcCardInfo->u32CardVersion = handle->stcSdCardInfo.u32CardVersion; + pstcCardInfo->u32Class = handle->stcSdCardInfo.u32Class; + pstcCardInfo->u32RelativeCardAddr = handle->stcSdCardInfo.u32RelativeCardAddr; + pstcCardInfo->u32BlockNum = handle->stcSdCardInfo.u32BlockNum; + pstcCardInfo->u32BlockSize = handle->stcSdCardInfo.u32BlockSize; + pstcCardInfo->u32LogBlockNum = handle->stcSdCardInfo.u32LogBlockNum; + pstcCardInfo->u32LogBlockSize = handle->stcSdCardInfo.u32LogBlockSize; + } + + return i32Ret; +} + +/** + * @brief Get the SD error code. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pu32ErrorCode Pointer to the value of error code + * @retval int32_t: + * - LL_OK: Get sd error code success + * - LL_ERR_INVD_PARAM: handle == NULL or pu32ErrorCode == NULL + */ +int32_t SD_GetErrorCode(const stc_sd_handle_t *handle, uint32_t *pu32ErrorCode) +{ + int32_t i32Ret = LL_OK; + + if ((NULL == pu32ErrorCode) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + *pu32ErrorCode = handle->u32ErrorCode; + } + + return i32Ret; +} + +/** + * @brief This function handles SD card interrupt request. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval None + */ +void SD_IRQHandler(stc_sd_handle_t *handle) +{ + int32_t i32Ret; + en_sd_card_state_t enCardState = SD_CARD_STAT_IDLE; + en_functional_state_t enTransState; + en_functional_state_t enReceiveState; + + enTransState = SDIOC_GetIntEnableState(handle->SDIOCx, SDIOC_INT_BWRSEN); + enReceiveState = SDIOC_GetIntEnableState(handle->SDIOCx, SDIOC_INT_BRRSEN); + /* Check for SDIO interrupt flags */ + if (RESET != SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_TC)) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_TC); + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN | + SDIOC_INT_TCSEN | SDIOC_INT_BRRSEN | SDIOC_INT_BWRSEN), DISABLE); + if ((0UL != (handle->u32Context & SD_CONTEXT_INT)) || (0UL != (handle->u32Context & SD_CONTEXT_DMA))) { + if ((0UL != (handle->u32Context & SD_CONTEXT_WR_MULTI_BLOCK)) || + (0UL != (handle->u32Context & SD_CONTEXT_RD_MULTI_BLOCK))) { + /* Send stop transmission command */ + i32Ret = SDMMC_CMD12_StopTrans(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SD_ErrorCallback(handle); + } + } + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + if ((0UL != (handle->u32Context & SD_CONTEXT_WR_SINGLE_BLOCK)) || + (0UL != (handle->u32Context & SD_CONTEXT_WR_MULTI_BLOCK))) { + SD_TxCompleteCallback(handle); + } else { + SD_RxCompleteCallback(handle); + } + } + } else if ((RESET != SDIOC_GetHostStatus(handle->SDIOCx, SDIOC_HOST_FLAG_BWE)) && + (DISABLE != enTransState)) { + (void)SDIOC_WriteBuffer(handle->SDIOCx, handle->pu8Buffer, 4UL); + handle->pu8Buffer += 4U; + handle->u32Len -= 4U; + if (0UL == handle->u32Len) { + SDIOC_IntCmd(handle->SDIOCx, SDIOC_INT_BWRSEN, DISABLE); + } + } else if ((RESET != SDIOC_GetHostStatus(handle->SDIOCx, SDIOC_HOST_FLAG_BRE)) && + (DISABLE != enReceiveState)) { + (void)SDIOC_ReadBuffer(handle->SDIOCx, handle->pu8Buffer, 4UL); + handle->pu8Buffer += 4U; + handle->u32Len -= 4U; + if (0UL == handle->u32Len) { + SDIOC_IntCmd(handle->SDIOCx, SDIOC_INT_BRRSEN, DISABLE); + } + } else if (RESET != SDIOC_GetIntStatus(handle->SDIOCx, (SDIOC_INT_DEBESEN | + SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN))) { + /* Set LL_ERR code */ + if (RESET != SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_DEBESEN)) { + handle->u32ErrorCode |= SDMMC_ERR_DATA_STOP_BIT; + } + if (RESET != SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_DCESEN)) { + handle->u32ErrorCode |= SDMMC_ERR_DATA_CRC_FAIL; + } + if (RESET != SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_DTOESEN)) { + handle->u32ErrorCode |= SDMMC_ERR_DATA_TIMEOUT; + } + + /* Clear All flags */ + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + /* Disable all interrupts */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN | + SDIOC_INT_TCSEN | SDIOC_INT_BRRSEN | SDIOC_INT_BWRSEN), DISABLE); + if (0UL != (handle->u32Context & SD_CONTEXT_INT)) { + SD_ErrorCallback(handle); + } else if (0UL != (handle->u32Context & SD_CONTEXT_DMA)) { + if (NULL != handle->DMAx) { + /* Disable the DMA Channel */ + if ((0UL != (handle->u32Context & SD_CONTEXT_WR_SINGLE_BLOCK)) || + (0UL != (handle->u32Context & SD_CONTEXT_WR_MULTI_BLOCK))) { + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaTxCh, DISABLE); + } else { + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaRxCh, DISABLE); + } + /* Stop SD transfer */ + (void)SD_GetCardState(handle, &enCardState); + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((SD_CARD_STAT_TX_DATA == enCardState) || (SD_CARD_STAT_RX_DATA == enCardState)) { + /* Send stop transmission command */ + (void)SDMMC_CMD12_StopTrans(handle->SDIOCx, &handle->u32ErrorCode); + } + SD_ErrorCallback(handle); + } + } else { + } + } else { + } +} + +/** + * @brief SD Tx completed callbacks + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval None + */ +__WEAKDEF void SD_TxCompleteCallback(stc_sd_handle_t *handle) +{ + (void)handle; + /* NOTE: This function SD_TxCpltCallback can be implemented in the user file */ +} + +/** + * @brief SD Rx completed callbacks + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval None + */ +__WEAKDEF void SD_RxCompleteCallback(stc_sd_handle_t *handle) +{ + (void)handle; + /* NOTE: This function SD_TxCpltCallback can be implemented in the user file */ +} + +/** + * @brief SD error callbacks + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval None + */ +__WEAKDEF void SD_ErrorCallback(stc_sd_handle_t *handle) +{ + (void)handle; + /* NOTE: This function SD_TxCpltCallback can be implemented in the user file */ +} + +/** + * @brief Erases the specified memory area of the given SD card. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockStartAddr Start Block address + * @param [in] u32BlockEndAddr End Block address + * @retval int32_t: + * - LL_OK: Erases the SD card success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_Erase(stc_sd_handle_t *handle, uint32_t u32BlockStartAddr, uint32_t u32BlockEndAddr) +{ + int32_t i32Ret; + uint32_t u32CardSta = 0UL; + + if ((u32BlockEndAddr < u32BlockStartAddr) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + if (u32BlockEndAddr > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + /* Check if the card command class supports erase command */ + if (0UL == ((handle->stcSdCardInfo.u32Class) & SDMMC_CSD_SUPPORT_CLASS5_ERASE)) { + handle->u32ErrorCode |= SDMMC_ERR_REQ_NOT_APPLICABLE; + return LL_ERR; + } + /* Check the lock status */ + i32Ret = SD_GetCurrCardStatus(handle, &u32CardSta); + if (LL_OK != i32Ret) { + return i32Ret; + } + if (SDMMC_STATUS_CARD_IS_LOCKED == (u32CardSta & SDMMC_STATUS_CARD_IS_LOCKED)) { + handle->u32ErrorCode |= SDMMC_ERR_LOCK_UNLOCK_FAILED; + return LL_ERR; + } + /* Get start and end block for high capacity cards */ + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockStartAddr *= 512U; + u32BlockEndAddr *= 512U; + } + + /* According to sd-card spec 1.0 ERASE_GROUP_START (CMD32) and erase_group_end(CMD33) */ + if (SD_CARD_SECURED != handle->stcSdCardInfo.u32CardType) { + /* Send CMD32 ERASE_WR_BLK_START with argument as addr */ + i32Ret = SDMMC_CMD32_EraseBlockStartAddr(handle->SDIOCx, u32BlockStartAddr, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Send CMD33 ERASE_WR_BLK_END with argument as addr */ + i32Ret = SDMMC_CMD33_EraseBlockEndAddr(handle->SDIOCx, u32BlockEndAddr, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + /* Send CMD38 ERASE */ + i32Ret = SDMMC_CMD38_Erase(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Reads block(s) from a specified address in a card. + * @note The Data transfer is managed by polling mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [out] pu8Data Pointer to the buffer that will contain the received data + * @param [in] u32Timeout Read timeout value + * @retval int32_t: + * - LL_OK: Read block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_ReadBlocks(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, + uint8_t *pu8Data, uint32_t u32Timeout) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Read block(s) in polling mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_RD_MULTI_BLOCK; + /* Read Multi Block command */ + i32Ret = SDMMC_CMD18_ReadMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_RD_SINGLE_BLOCK; + /* Read Single Block command */ + i32Ret = SDMMC_CMD17_ReadSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Get data */ + i32Ret = SD_ReadWriteFifo(handle, &stcDataCfg, (uint8_t *)pu8Data, u32Timeout); + if (LL_OK != i32Ret) { + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Write block(s) to a specified address in a card. + * @note The Data transfer is managed by polling mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [in] pu8Data Pointer to the buffer that will contain the data to transmit + * @param [in] u32Timeout Write timeout value + * @retval int32_t: + * - LL_OK: Write block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_WriteBlocks(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, + uint8_t *pu8Data, uint32_t u32Timeout) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_CARD; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Write block(s) in polling mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_WR_MULTI_BLOCK; + /* Write Multi Block command */ + i32Ret = SDMMC_CMD25_WriteMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_WR_SINGLE_BLOCK; + /* Write Single Block command */ + i32Ret = SDMMC_CMD24_WriteSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Get data */ + i32Ret = SD_ReadWriteFifo(handle, &stcDataCfg, (uint8_t *)pu8Data, u32Timeout); + if (LL_OK != i32Ret) { + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Reads block(s) from a specified address in a card. + * @note The Data transfer is managed by interrupt mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [out] pu8Data Pointer to the buffer that will contain the received data + * @retval int32_t: + * - LL_OK: Read block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_ReadBlocks_INT(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, uint8_t *pu8Data) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Configure interrupt transfer parameters */ + handle->pu8Buffer = pu8Data; + handle->u32Len = (uint32_t)u16BlockCount * SD_CARD_BLOCK_SIZE; + SDIOC_ClearIntStatus(handle->SDIOCx, (SDIOC_INT_FLAG_BWR | SDIOC_INT_FLAG_BRR)); + /* Enable SDIOC interrupt */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN | + SDIOC_INT_TCSEN | SDIOC_INT_BRRSEN), ENABLE); + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Read block(s) in interrupt mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_RD_MULTI_BLOCK | SD_CONTEXT_INT; + /* Read Multi Block command */ + i32Ret = SDMMC_CMD18_ReadMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_RD_SINGLE_BLOCK | SD_CONTEXT_INT; + /* Read Single Block command */ + i32Ret = SDMMC_CMD17_ReadSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Write block(s) to a specified address in a card. + * @note The Data transfer is managed by interrupt mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [in] pu8Data Pointer to the buffer that will contain the data to transmit + * @retval int32_t: + * - LL_OK: Write block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_WriteBlocks_INT(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, uint8_t *pu8Data) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle)) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Configure interrupt transfer parameters */ + handle->pu8Buffer = pu8Data; + handle->u32Len = (uint32_t)u16BlockCount * SD_CARD_BLOCK_SIZE; + SDIOC_ClearIntStatus(handle->SDIOCx, (SDIOC_INT_FLAG_BWR | SDIOC_INT_FLAG_BRR)); + /* Enable SDIOC interrupt */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN | + SDIOC_INT_TCSEN | SDIOC_INT_BWRSEN), ENABLE); + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_CARD; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Write block(s) in interrupt mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_WR_MULTI_BLOCK | SD_CONTEXT_INT; + /* Write Multi Block command */ + i32Ret = SDMMC_CMD25_WriteMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_WR_SINGLE_BLOCK | SD_CONTEXT_INT; + /* Write Single Block command */ + i32Ret = SDMMC_CMD24_WriteSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Reads block(s) from a specified address in a card. + * @note The Data transfer is managed by DMA mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [out] pu8Data Pointer to the buffer that will contain the received data + * @retval int32_t: + * - LL_OK: Read block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or NULL == handle->DMAx or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_ReadBlocks_DMA(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, uint8_t *pu8Data) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle) || (NULL == handle->DMAx) || (0U != ((uint32_t)pu8Data % 4U))) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Enable SDIOC transfer complete and errors interrupt */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_TCSEN | SDIOC_INT_DEBESEN | + SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN), ENABLE); + /* Configure DMA parameters */ + SD_DmaTransConfig(handle, handle->u8DmaRxCh, (uint32_t)(&handle->SDIOCx->BUF0), (uint32_t)pu8Data, + (SD_CARD_BLOCK_SIZE / 4U), u16BlockCount); + /* Enable the DMA Channel */ + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaRxCh, ENABLE); + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Read block(s) in DMA mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_RD_MULTI_BLOCK | SD_CONTEXT_DMA; + /* Read Multi Block command */ + i32Ret = SDMMC_CMD18_ReadMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_RD_SINGLE_BLOCK | SD_CONTEXT_DMA; + /* Read Single Block command */ + i32Ret = SDMMC_CMD17_ReadSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Write block(s) to a specified address in a card. + * @note The Data transfer is managed by DMA mode. + * @note This API should be followed by a check on the card state through SD_GetCardState(). + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u32BlockAddr Block Address + * @param [in] u16BlockCount Block Count + * @param [in] pu8Data Pointer to the buffer that will contain the data to transmit + * @retval int32_t: + * - LL_OK: Write block(s) success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or pu8Data == NULL or NULL == handle->DMAx or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_WriteBlocks_DMA(stc_sd_handle_t *handle, uint32_t u32BlockAddr, uint16_t u16BlockCount, uint8_t *pu8Data) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + + if ((NULL == pu8Data) || (NULL == handle) || (NULL == handle->DMAx) || (0U != ((uint32_t)pu8Data % 4U))) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((u32BlockAddr + u16BlockCount) > (handle->stcSdCardInfo.u32LogBlockNum)) { + handle->u32ErrorCode |= SDMMC_ERR_ADDR_OUT_OF_RANGE; + return LL_ERR; + } + if (SD_CARD_SDHC_SDXC != handle->stcSdCardInfo.u32CardType) { + u32BlockAddr *= 512U; + } + + /* Set Block Size for Card */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, SD_CARD_BLOCK_SIZE, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + /* Enable SDIOC transfer complete and errors interrupt */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_TCSEN | SDIOC_INT_DEBESEN | + SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN), ENABLE); + /* Configure DMA parameters */ + SD_DmaTransConfig(handle, handle->u8DmaTxCh, (uint32_t)pu8Data, (uint32_t)(&handle->SDIOCx->BUF0), + (SD_CARD_BLOCK_SIZE / 4U), u16BlockCount); + /* Enable the DMA Channel */ + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaTxCh, ENABLE); + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = SD_CARD_BLOCK_SIZE; + stcDataCfg.u16BlockCount = u16BlockCount; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_CARD; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + stcDataCfg.u16TransMode = (u16BlockCount > 1U) ? (uint16_t)SDIOC_TRANS_MD_MULTI : + (uint16_t)SDIOC_TRANS_MD_SINGLE; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Write block(s) in DMA mode */ + if (u16BlockCount > 1U) { + handle->u32Context = SD_CONTEXT_WR_MULTI_BLOCK | SD_CONTEXT_DMA; + /* Write Multi Block command */ + i32Ret = SDMMC_CMD25_WriteMultipleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } else { + handle->u32Context = SD_CONTEXT_WR_SINGLE_BLOCK | SD_CONTEXT_DMA; + /* Write Single Block command */ + i32Ret = SDMMC_CMD24_WriteSingleBlock(handle->SDIOCx, u32BlockAddr, &handle->u32ErrorCode); + } + + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + + return i32Ret; +} + +/** + * @brief Abort the current transfer and disable the SD. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: Abort transfer success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: handle == NULL or + * An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +int32_t SD_Abort(stc_sd_handle_t *handle) +{ + int32_t i32Ret = LL_OK; + en_sd_card_state_t enCardState = SD_CARD_STAT_IDLE; + + if (NULL == handle) { + i32Ret = LL_ERR_INVD_PARAM; + } else { + /* Disable All interrupts */ + SDIOC_IntCmd(handle->SDIOCx, (SDIOC_INT_DEBESEN | SDIOC_INT_DCESEN | SDIOC_INT_DTOESEN | + SDIOC_INT_TCSEN | SDIOC_INT_BRRSEN | SDIOC_INT_BWRSEN), DISABLE); + /* Clear All flags */ + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + + if (0UL != (handle->u32Context & SD_CONTEXT_DMA)) { + if (NULL != handle->DMAx) { + /* Disable the DMA Channel */ + if ((0UL != (handle->u32Context & SD_CONTEXT_WR_SINGLE_BLOCK)) || + (0UL != (handle->u32Context & SD_CONTEXT_WR_MULTI_BLOCK))) { + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaTxCh, DISABLE); + } else { + (void)DMA_ChCmd(handle->DMAx, handle->u8DmaRxCh, DISABLE); + } + } + } + /* Stop SD transfer */ + (void)SD_GetCardState(handle, &enCardState); + handle->u32ErrorCode = SDMMC_ERR_NONE; + if ((SD_CARD_STAT_TX_DATA == enCardState) || (SD_CARD_STAT_RX_DATA == enCardState)) { + /* Send stop transmission command */ + (void)SDMMC_CMD12_StopTrans(handle->SDIOCx, &handle->u32ErrorCode); + } + } + + return i32Ret; +} + +/** + * @brief Configure the Dma transfer parameters. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] u8Ch DMA transfer channel + * @param [in] u32SrcAddr Source Address + * @param [in] u32DestAddr Destination Address + * @param [in] u16BlockSize Block Size + * @param [in] u16TransCount Transfer Count + * @retval None + */ +static void SD_DmaTransConfig(const stc_sd_handle_t *handle, uint8_t u8Ch, uint32_t u32SrcAddr, uint32_t u32DestAddr, + uint16_t u16BlockSize, uint16_t u16TransCount) +{ + /* Stop Configure channel */ + (void)DMA_ChCmd(handle->DMAx, u8Ch, DISABLE); + DMA_ClearTransCompleteStatus(handle->DMAx, (uint32_t)(0x1UL << u8Ch)); + + /* Config DMA source and destination address */ + DMA_SetSrcAddr(handle->DMAx, u8Ch, u32SrcAddr); + DMA_SetDestAddr(handle->DMAx, u8Ch, u32DestAddr); + /* Config DMA block size and transfer count */ + DMA_SetBlockSize(handle->DMAx, u8Ch, u16BlockSize); + DMA_SetTransCount(handle->DMAx, u8Ch, u16TransCount); +} + +/** + * @brief Get the SD card SCR register value. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pu32SCR Pointer to the value of SD card SCR register + * @retval int32_t: + * - LL_OK: Get the SCR register value success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_GetSCR(stc_sd_handle_t *handle, uint32_t pu32SCR[]) +{ + stc_sdioc_data_config_t stcDataCfg; + int32_t i32Ret; + uint32_t u32CardSta = 0UL; + uint32_t u32TempSCR[2] = {0UL, 0UL}; + + /* Check the lock status */ + i32Ret = SD_GetCurrCardStatus(handle, &u32CardSta); + if (LL_OK != i32Ret) { + return i32Ret; + } + if (SDMMC_STATUS_CARD_IS_LOCKED == (u32CardSta & SDMMC_STATUS_CARD_IS_LOCKED)) { + handle->u32ErrorCode |= SDMMC_ERR_LOCK_UNLOCK_FAILED; + return LL_ERR; + } + + /* Set Block Size To 8 Bytes */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, 8UL, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Send CMD55 APP_CMD with argument as card's RCA */ + i32Ret = SDMMC_CMD55_AppCmd(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = 8U; + stcDataCfg.u16BlockCount = 1U; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16TransMode = SDIOC_TRANS_MD_SINGLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */ + i32Ret = SDMMC_ACMD51_SendSCR(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + + i32Ret = SD_ReadWriteFifo(handle, &stcDataCfg, (uint8_t *)(&u32TempSCR[0]), SDMMC_DATA_TIMEOUT); + if (LL_OK != i32Ret) { + return i32Ret; + } + pu32SCR[1] = ((u32TempSCR[0] & 0x000000FFUL) << 24U) | ((u32TempSCR[0] & 0x0000FF00UL) << 8U) | + ((u32TempSCR[0] & 0x00FF0000UL) >> 8U) | ((u32TempSCR[0] & 0xFF000000UL) >> 24U); + pu32SCR[0] = ((u32TempSCR[1] & 0x000000FFUL) << 24U) | ((u32TempSCR[1] & 0x0000FF00UL) << 8U) | + ((u32TempSCR[1] & 0x00FF0000UL) >> 8U) | ((u32TempSCR[1] & 0xFF000000UL) >> 24U); + + return i32Ret; +} + +/** + * @brief Set the speed mode of the SD card. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: Set speed mode success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_SetSpeedMode(stc_sd_handle_t *handle) +{ + int32_t i32Ret = LL_OK; + stc_sdioc_data_config_t stcDataCfg; + uint32_t u32SDStatus[16]; + uint16_t u16Grp1Func; + + if (SD_CARD_SECURED != handle->stcSdCardInfo.u32CardType) { + if (SDIOC_SPEED_MD_HIGH == handle->stcSdiocInit.u8SpeedMode) { + /* Supports Specification version V1.1 or V2.0 */ + if ((SDMMC_SCR_PHY_SPEC_VER_1P1 == (handle->u32SCR[1] & SDMMC_SCR_PHY_SPEC_VER_1P1)) || + (SDMMC_SCR_PHY_SPEC_VER_2P0 == (handle->u32SCR[1] & SDMMC_SCR_PHY_SPEC_VER_2P0))) { + /* Set Block Size To 64 Bytes */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, 64UL, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = 64U; + stcDataCfg.u16BlockCount = 1U; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16TransMode = SDIOC_TRANS_MD_SINGLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Send CMD6 SWITCH_FUNC with argument */ + i32Ret = SDMMC_CMD6_SwitchFunc(handle->SDIOCx, SD_SET_FUNC_HIGH_SPEED, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + + /* Get status data */ + i32Ret = SD_ReadWriteFifo(handle, &stcDataCfg, (uint8_t *)(&u32SDStatus[0]), SDMMC_DATA_TIMEOUT); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Check the result of switch function */ + u16Grp1Func = (uint16_t)(((u32SDStatus[3] & 0x000000FFUL) << 8U) | + ((u32SDStatus[3] & 0x0000FF00UL) >> 8U)); + if (SD_CMD6_RESULT_FUNC_GRP_BIT1 != (u16Grp1Func & SD_CMD6_RESULT_FUNC_GRP_BIT1)) { + handle->u32ErrorCode |= SDMMC_ERR_SWITCH_ERR; + return LL_ERR; + } + } else { + handle->u32ErrorCode |= SDMMC_ERR_REQ_NOT_APPLICABLE; + return LL_ERR; + } + } + } else { + /* MMC Card does not support this feature */ + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + /* Set the clock division and speed mode of SDIOC */ + SDIOC_SetSpeedMode(handle->SDIOCx, handle->stcSdiocInit.u8SpeedMode); + SDIOC_SetClockDiv(handle->SDIOCx, handle->stcSdiocInit.u16ClockDiv); + + return i32Ret; +} + +/** + * @brief Set the bus width of the SD card. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: Set bus width success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_SetBusWidth(stc_sd_handle_t *handle) +{ + int32_t i32Ret; + uint32_t u32BusWidth; + + if (SD_CARD_SECURED != handle->stcSdCardInfo.u32CardType) { + if (SDIOC_BUS_WIDTH_1BIT == handle->stcSdiocInit.u8BusWidth) { + u32BusWidth = 0UL; /* 1 Bit */ + } else if (SDIOC_BUS_WIDTH_4BIT == handle->stcSdiocInit.u8BusWidth) { + u32BusWidth = 2UL; /* 4 Bit */ + } else { + return LL_ERR_INVD_PARAM; + } + } else { + /* MMC Card does not support this feature */ + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + + /* Supports wide bus or 1 bit mode operation */ + if ((SDMMC_SCR_BUS_WIDTH_4BIT == (handle->u32SCR[1] & SDMMC_SCR_BUS_WIDTH_4BIT)) || + (SDMMC_SCR_BUS_WIDTH_1BIT == (handle->u32SCR[1] & SDMMC_SCR_BUS_WIDTH_1BIT))) { + /* Send CMD55 APP_CMD with argument as card's RCA.*/ + i32Ret = SDMMC_CMD55_AppCmd(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Send ACMD6 APP_CMD with argument */ + i32Ret = SDMMC_ACMD6_SetBusWidth(handle->SDIOCx, u32BusWidth, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + } else { + handle->u32ErrorCode |= SDMMC_ERR_REQ_NOT_APPLICABLE; + return LL_ERR; + } + /* Set the bus width of SDIOC */ + SDIOC_SetBusWidth(handle->SDIOCx, handle->stcSdiocInit.u8BusWidth); + + return i32Ret; +} + +/** + * @brief Initializes the sd card. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: SD card Initialize success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_InitCard(stc_sd_handle_t *handle) +{ + int32_t i32Ret; + uint16_t u16RcaVal = 0U; + uint32_t u32TempBuffer[4]; + + /* Check the power State */ + if (DISABLE == SDIOC_GetPowerState(handle->SDIOCx)) { + handle->u32ErrorCode |= SDMMC_ERR_REQ_NOT_APPLICABLE; + return LL_ERR; + } + + if (SD_CARD_SECURED != handle->stcSdCardInfo.u32CardType) { + /* Send CMD2 ALL_SEND_CID */ + i32Ret = SDMMC_CMD2_AllSendCID(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get Card identification number data */ + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32TempBuffer[0]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT32_63, &u32TempBuffer[1]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT64_95, &u32TempBuffer[2]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT96_127, &u32TempBuffer[3]); + handle->u32CID[0] = (u32TempBuffer[0] << 8U); + handle->u32CID[1] = (u32TempBuffer[1] << 8U) | ((u32TempBuffer[0] >> 24U) & 0xFFU); + handle->u32CID[2] = (u32TempBuffer[2] << 8U) | ((u32TempBuffer[1] >> 24U) & 0xFFU); + handle->u32CID[3] = (u32TempBuffer[3] << 8U) | ((u32TempBuffer[2] >> 24U) & 0xFFU); + /* Send CMD3 SET_REL_ADDR with argument 0 */ + /* SD Card publishes its RCA */ + i32Ret = SDMMC_CMD3_SendRelativeAddr(handle->SDIOCx, &u16RcaVal, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get the SD card RCA */ + handle->stcSdCardInfo.u32RelativeCardAddr = u16RcaVal; + /* Send CMD9 SEND_CSD with argument as card's RCA */ + i32Ret = SDMMC_CMD9_SendCSD(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get Card Specific Data */ + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32TempBuffer[0]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT32_63, &u32TempBuffer[1]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT64_95, &u32TempBuffer[2]); + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT96_127, &u32TempBuffer[3]); + handle->u32CSD[0] = (u32TempBuffer[0] << 8U); + handle->u32CSD[1] = (u32TempBuffer[1] << 8U) | ((u32TempBuffer[0] >> 24U) & 0xFFU); + handle->u32CSD[2] = (u32TempBuffer[2] << 8U) | ((u32TempBuffer[1] >> 24U) & 0xFFU); + handle->u32CSD[3] = (u32TempBuffer[3] << 8U) | ((u32TempBuffer[2] >> 24U) & 0xFFU); + } + + /* Get the Card Class */ + handle->stcSdCardInfo.u32Class = handle->u32CSD[2] >> 20U; + /* Get CSD parameters */ + (void)SD_ExtractCardCSD(handle); + /* Select the Card */ + i32Ret = SDMMC_CMD7_SelectDeselectCard(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + + return i32Ret; +} + +/** + * @brief Enable or disable SD power. + * @note At the power-on, Enquires cards about their operating voltage and configures + * clock controls and stores SD information. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] enNewState An @ref en_functional_state_t enumeration value. + * @retval int32_t: + * - LL_OK: Enable or disable SD power success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_PowerCmd(stc_sd_handle_t *handle, en_functional_state_t enNewState) +{ + uint32_t u32Response = 0UL, u32PowerSta = 0UL; + __IO uint32_t u32Count = 0UL; + int32_t i32Ret = LL_OK; + + if (DISABLE != enNewState) { + /* CMD0: GO_IDLE_STATE */ + i32Ret = SDMMC_CMD0_GoIdleState(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Wait for reset to completed */ + DDL_DelayMS(1U); + /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */ + i32Ret = SDMMC_CMD8_SendInterfaceCond(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + handle->stcSdCardInfo.u32CardVersion = SD_CARD_V1_X; + /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */ + while (0UL == u32PowerSta) { + if (u32Count++ >= SDMMC_MAX_VOLT_TRIAL) { + handle->u32ErrorCode |= SDMMC_ERR_INVD_VOLT; + return LL_ERR; + } + + /* SEND CMD55 APP_CMD with RCA as 0 */ + i32Ret = SDMMC_CMD55_AppCmd(handle->SDIOCx, 0UL, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + /* Send ACMD41 */ + i32Ret = SDMMC_ACMD41_SendOperatCond(handle->SDIOCx, SDMMC_OCR_STD_CAPACITY, + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + + /* Get command response */ + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32Response); + /* Get Card power up status bit (busy) */ + u32PowerSta = (((u32Response >> 31U) == 1UL) ? 1UL : 0UL); + } + /* Card type is SDSC */ + handle->stcSdCardInfo.u32CardType = SD_CARD_SDSC; + } else { + handle->stcSdCardInfo.u32CardVersion = SD_CARD_V2_X; + /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */ + while (0UL == u32PowerSta) { + if (u32Count++ >= SDMMC_MAX_VOLT_TRIAL) { + handle->u32ErrorCode |= SDMMC_ERR_INVD_VOLT; + return LL_ERR; + } + + /* SEND CMD55 APP_CMD with RCA as 0 */ + i32Ret = SDMMC_CMD55_AppCmd(handle->SDIOCx, 0UL, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Send ACMD41 */ + i32Ret = SDMMC_ACMD41_SendOperatCond(handle->SDIOCx, SDMMC_OCR_HIGH_CAPACITY, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get command response */ + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT0_31, &u32Response); + /* Get Card power up status bit (busy) */ + u32PowerSta = (((u32Response >> 31U) == 1UL) ? 1UL : 0UL); + } + + if (SDMMC_OCR_HIGH_CAPACITY == (u32Response & SDMMC_OCR_HIGH_CAPACITY)) { + handle->stcSdCardInfo.u32CardType = SD_CARD_SDHC_SDXC; + } else { + handle->stcSdCardInfo.u32CardType = SD_CARD_SDSC; + } + } + } else { + /* Set Power State to OFF */ + SDIOC_ClockCmd(handle->SDIOCx, DISABLE); + SDIOC_PowerCmd(handle->SDIOCx, DISABLE); + } + + return i32Ret; +} + +/** + * @brief Get the current card status. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pu32CardStatus Pointer to the value of current card status + * @retval int32_t: + * - LL_OK: Get card status success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_GetCurrCardStatus(stc_sd_handle_t *handle, uint32_t *pu32CardStatus) +{ + int32_t i32Ret; + + /* Send Status command */ + i32Ret = SDMMC_CMD13_SendStatus(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Get SD card status */ + (void)SDIOC_GetResponse(handle->SDIOCx, SDIOC_RESP_REG_BIT0_31, pu32CardStatus); + + return i32Ret; +} + +/** + * @brief Get the current SD status. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [out] pu32SDStatus Pointer to the buffer of current SD status + * @retval int32_t: + * - LL_OK: Get card status success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_GetCurrSDStatus(stc_sd_handle_t *handle, uint32_t *pu32SDStatus) +{ + int32_t i32Ret; + stc_sdioc_data_config_t stcDataCfg; + uint32_t u32CardSta = 0UL; + + /* Check the lock status */ + i32Ret = SD_GetCurrCardStatus(handle, &u32CardSta); + if (LL_OK != i32Ret) { + return i32Ret; + } + if (SDMMC_STATUS_CARD_IS_LOCKED == (u32CardSta & SDMMC_STATUS_CARD_IS_LOCKED)) { + handle->u32ErrorCode |= SDMMC_ERR_LOCK_UNLOCK_FAILED; + return LL_ERR; + } + + /* Set Block Size To 64 Bytes */ + i32Ret = SDMMC_CMD16_SetBlockLength(handle->SDIOCx, 64UL, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Send CMD55 APP_CMD with argument as card's RCA.*/ + i32Ret = SDMMC_CMD55_AppCmd(handle->SDIOCx, (uint32_t)(handle->stcSdCardInfo.u32RelativeCardAddr << 16U), + &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + /* Configure the SD data transfer */ + stcDataCfg.u16BlockSize = 64U; + stcDataCfg.u16BlockCount = 1U; + stcDataCfg.u16TransDir = SDIOC_TRANS_DIR_TO_HOST; + stcDataCfg.u16AutoCmd12 = SDIOC_AUTO_SEND_CMD12_DISABLE; + stcDataCfg.u16TransMode = SDIOC_TRANS_MD_SINGLE; + stcDataCfg.u16DataTimeout = SDIOC_DATA_TIMEOUT_CLK_2E27; + (void)SDIOC_ConfigData(handle->SDIOCx, &stcDataCfg); + /* Send ACMD13 SD_STATUS */ + i32Ret = SDMMC_ACMD13_SendStatus(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + return i32Ret; + } + + /* Get status data */ + i32Ret = SD_ReadWriteFifo(handle, &stcDataCfg, (uint8_t *)pu32SDStatus, SDMMC_DATA_TIMEOUT); + if (LL_OK != i32Ret) { + return i32Ret; + } + + return i32Ret; +} + +/** + * @brief Read or Write the SD Card FIFO. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @param [in] pstcDataConfig Pointer to a @ref stc_sdioc_data_config_t structure + * @param [out] pu8Data Pointer to the value of read/write fifo + * @param [in] u32Timeout The timeout time + * @retval int32_t: + * - LL_OK: Read or Write the FIFO success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + * - LL_ERR_INVD_PARAM: An invalid parameter was write to the send command + * - LL_ERR_TIMEOUT: Send command timeout + */ +static int32_t SD_ReadWriteFifo(stc_sd_handle_t *handle, const stc_sdioc_data_config_t *pstcDataConfig, + uint8_t pu8Data[], uint32_t u32Timeout) +{ + __IO uint32_t u32Count; + int32_t i32Ret = LL_OK; + uint32_t u32Index = 0UL; + + /* The u32Timeout is expressed in ms */ + u32Count = u32Timeout * (HCLK_VALUE / 20000UL); + while (RESET == SDIOC_GetIntStatus(handle->SDIOCx, (SDIOC_INT_FLAG_DEBE | SDIOC_INT_FLAG_DCE | + SDIOC_INT_FLAG_DTOE | SDIOC_INT_FLAG_TC))) { + if (SDIOC_TRANS_DIR_TO_CARD != pstcDataConfig->u16TransDir) { + /* Read buffer data */ + if (SET == SDIOC_GetHostStatus(handle->SDIOCx, SDIOC_HOST_FLAG_BRE)) { + (void)SDIOC_ReadBuffer(handle->SDIOCx, (uint8_t *)&pu8Data[u32Index], + (uint32_t)(pstcDataConfig->u16BlockSize)); + u32Index += pstcDataConfig->u16BlockSize; + } + } else { + /* Write buffer data */ + if (SET == SDIOC_GetHostStatus(handle->SDIOCx, SDIOC_HOST_FLAG_BWE)) { + (void)SDIOC_WriteBuffer(handle->SDIOCx, (uint8_t *)&pu8Data[u32Index], + (uint32_t)(pstcDataConfig->u16BlockSize)); + u32Index += pstcDataConfig->u16BlockSize; + } + } + if (0UL == u32Count) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return LL_ERR_TIMEOUT; + } + u32Count--; + } + + /* Send stop transmission command in case of multiblock read/write */ + if ((SET == SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_TC)) && (pstcDataConfig->u16BlockCount > 1U)) { + if (SD_CARD_SECURED != handle->stcSdCardInfo.u32CardType) { + /* Send stop transmission command */ + i32Ret = SDMMC_CMD12_StopTrans(handle->SDIOCx, &handle->u32ErrorCode); + if (LL_OK != i32Ret) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return i32Ret; + } + } + } + + /* Get error state */ + if (SET == SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_DEBE)) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + handle->u32ErrorCode |= SDMMC_ERR_DATA_STOP_BIT; + return LL_ERR; + } else if (SET == SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_DCE)) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + handle->u32ErrorCode |= SDMMC_ERR_DATA_CRC_FAIL; + return LL_ERR; + } else if (SET == SDIOC_GetIntStatus(handle->SDIOCx, SDIOC_INT_FLAG_DTOE)) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + handle->u32ErrorCode |= SDMMC_ERR_DATA_TIMEOUT; + return LL_ERR; + } else { + /* Empty FIFO if there is still any data */ + if (SDIOC_TRANS_DIR_TO_CARD != pstcDataConfig->u16TransDir) { + u32Count = u32Timeout * (HCLK_VALUE / 20000UL); + while (SET == SDIOC_GetHostStatus(handle->SDIOCx, SDIOC_HOST_FLAG_BRE)) { + (void)SDIOC_ReadBuffer(handle->SDIOCx, (uint8_t *)&pu8Data[u32Index], + (uint32_t)(pstcDataConfig->u16BlockSize)); + u32Index += pstcDataConfig->u16BlockSize; + if (0UL == u32Count) { + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + return LL_ERR_TIMEOUT; + } + u32Count--; + } + } + /* Clear all the error and completed flags */ + SDIOC_ClearIntStatus(handle->SDIOCx, SDIOC_INT_STATIC_FLAGS); + } + + return i32Ret; +} + +/** + * @brief Extract information of the card which CSD register. + * @param [in] handle Pointer to a @ref stc_sd_handle_t structure + * @retval int32_t: + * - LL_OK: Get sd card CSD register success + * - LL_ERR: Refer to u32ErrorCode for the reason of error + */ +static int32_t SD_ExtractCardCSD(stc_sd_handle_t *handle) +{ + int32_t i32Ret = LL_OK; + uint32_t u32Temp; + stc_sd_card_csd_t stcCardCSD; + + stcCardCSD.u8ReadBlockLen = (uint8_t)((handle->u32CSD[2] & 0x000F0000U) >> 16U); + if (SD_CARD_SDSC == handle->stcSdCardInfo.u32CardType) { + u32Temp = (uint8_t)((handle->u32CSD[1] & 0xFF000000U) >> 24U); + stcCardCSD.u32DeviceSize = (uint32_t)(((handle->u32CSD[2] & 0x000003FFU) << 2U) | ((u32Temp & 0xC0U) >> 6U)); + u32Temp = (uint8_t)((handle->u32CSD[1] & 0x00FF0000U) >> 16U); + stcCardCSD.u8DeviceSizeMul = (uint8_t)((u32Temp & 0x03U) << 1U); + u32Temp = (uint8_t)((handle->u32CSD[1] & 0x0000FF00U) >> 8U); + stcCardCSD.u8DeviceSizeMul |= (uint8_t)((u32Temp & 0x80U) >> 7U); + + handle->stcSdCardInfo.u32BlockNum = (stcCardCSD.u32DeviceSize + 1U) ; + handle->stcSdCardInfo.u32BlockNum *= (1UL << (stcCardCSD.u8DeviceSizeMul + 2U)); + handle->stcSdCardInfo.u32BlockSize = 1UL << (stcCardCSD.u8ReadBlockLen); + if (handle->stcSdCardInfo.u32BlockSize >= 512U) { + handle->stcSdCardInfo.u32LogBlockNum = handle->stcSdCardInfo.u32BlockNum * + (handle->stcSdCardInfo.u32BlockSize / 512U); + } else { + handle->stcSdCardInfo.u32LogBlockNum = (handle->stcSdCardInfo.u32BlockNum / 512U) * + handle->stcSdCardInfo.u32BlockSize; + } + handle->stcSdCardInfo.u32LogBlockSize = 512UL; + } else if (SD_CARD_SDHC_SDXC == handle->stcSdCardInfo.u32CardType) { + stcCardCSD.u32DeviceSize = (uint32_t)(((handle->u32CSD[2] & 0x0000003FU) << 16U) | + ((handle->u32CSD[1] & 0xFFFF0000U) >> 16U)); + + handle->stcSdCardInfo.u32BlockNum = (stcCardCSD.u32DeviceSize + 1U) * 1024U; + handle->stcSdCardInfo.u32BlockSize = 512U; + handle->stcSdCardInfo.u32LogBlockNum = handle->stcSdCardInfo.u32BlockNum; + handle->stcSdCardInfo.u32LogBlockSize = handle->stcSdCardInfo.u32BlockSize; + } else { + handle->u32ErrorCode |= SDMMC_ERR_UNSUPPORT_FEATURE; + return LL_ERR; + } + + return i32Ret; +} + +/** + * @} + */ + +/** + * @} + */ + +/** +* @} +*/ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Kconfig new file mode 100644 index 00000000..626811be --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Kconfig @@ -0,0 +1,44 @@ +menuconfig BSP_USING_UART3 + bool "Enable USART3" + default y + if BSP_USING_UART3 + config SERIAL_BUS_NAME_3 + string "serial bus 3 name" + default "usart3" + config SERIAL_DRV_NAME_3 + string "serial bus 3 driver name" + default "usart3_drv" + config SERIAL_3_DEVICE_NAME_0 + string "serial bus 3 device 0 name" + default "usart3_dev3" + endif + +menuconfig BSP_USING_UART4 + bool "Enable USART4 for RS485" + default y + if BSP_USING_UART4 + config SERIAL_BUS_NAME_4 + string "serial bus 4 name" + default "usart4" + config SERIAL_DRV_NAME_4 + string "serial bus 4 driver name" + default "usart4_drv" + config SERIAL_4_DEVICE_NAME_0 + string "serial bus 4 device 0 name" + default "usart4_dev4" + endif + +menuconfig BSP_USING_UART6 + bool "Enable USART6" + default n + if BSP_USING_UART6 + config SERIAL_BUS_NAME_6 + string "serial bus 6 name" + default "usart6" + config SERIAL_DRV_NAME_6 + string "serial bus 6 driver name" + default "usart6_drv" + config SERIAL_6_DEVICE_NAME_0 + string "serial bus 6 device 0 name" + default "usart6_dev6" + endif diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Makefile new file mode 100644 index 00000000..6752b061 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := connect_usart.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c new file mode 100644 index 00000000..4ff8711a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c @@ -0,0 +1,649 @@ +/* +/** + ******************************************************************************* + * @file usart/usart_uart_int/source/main.c + * @brief This example demonstrates UART data receive and transfer by interrupt. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** +* @file connect_usart.c +* @brief support xishutong-arm32-board usart function and register to bus framework +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-09-13 +*/ + +/************************************************* +File name: connect_usart.c +Description: support xishutong-arm32-board usart configure and usart bus register function +Others: take projects\ev_hc32f4a0_lqfp176\examples\usart\usart_uart_int\source\main.c for references +History: +1. Date: 2022-09-13 +Author: AIIT XUOS Lab +Modification: +1. support xishutong-arm32-board usart configure, write and read +2. support xishutong-arm32-board usart bus device and driver register +*************************************************/ + +#include +#include + +#if defined(BSP_USING_UART3) +#define USART3_RX_PORT (GPIO_PORT_B) +#define USART3_RX_PIN (GPIO_PIN_11) + +#define USART3_TX_PORT (GPIO_PORT_B) +#define USART3_TX_PIN (GPIO_PIN_10) +#endif + +#if defined(BSP_USING_UART4) +#define USART4_RX_PORT (GPIO_PORT_E) +#define USART4_RX_PIN (GPIO_PIN_07) + +#define USART4_TX_PORT (GPIO_PORT_G) +#define USART4_TX_PIN (GPIO_PIN_00) +#endif + +#if defined(BSP_USING_UART6) +#define USART6_RX_PORT (GPIO_PORT_H) +#define USART6_RX_PIN (GPIO_PIN_06) + +#define USART6_TX_PORT (GPIO_PORT_E) +#define USART6_TX_PIN (GPIO_PIN_06) +#endif + +static void UartIsr(struct SerialBus *serial, struct SerialDriver *serial_drv, struct SerialHardwareDevice *serial_dev); + +static x_err_t UartGpioInit(CM_USART_TypeDef *USARTx) +{ + x_err_t result = EOK; + + switch ((uint32)USARTx) + { +#ifdef BSP_USING_UART3 + case (uint32)CM_USART3: + GPIO_SetFunc(USART3_RX_PORT, USART3_RX_PIN, GPIO_FUNC_33); + GPIO_SetFunc(USART3_TX_PORT, USART3_TX_PIN, GPIO_FUNC_32); + break; +#endif +#ifdef BSP_USING_UART4 + case (uint32)CM_USART4: + GPIO_SetFunc(USART4_RX_PORT, USART4_RX_PIN, GPIO_FUNC_33); + GPIO_SetFunc(USART4_TX_PORT, USART4_TX_PIN, GPIO_FUNC_32); + break; +#endif +#ifdef BSP_USING_UART6 + case (uint32)CM_USART6: + GPIO_SetFunc(USART6_RX_PORT, USART6_RX_PIN, GPIO_FUNC_37); + GPIO_SetFunc(USART6_TX_PORT, USART6_TX_PIN, GPIO_FUNC_36); + break; +#endif + default: + result = -1; + break; + } + + return result; +} + +static void UartRxErrIsr(struct SerialBus *serial, struct SerialDriver *serial_drv, struct SerialHardwareDevice *serial_dev) +{ + struct SerialCfgParam *serial_cfg = (struct SerialCfgParam *)serial_drv->private_data; + struct UsartHwCfg *serial_hw_cfg = (struct UsartHwCfg *)serial_cfg->hw_cfg.private_data; + + if (SET == USART_GetStatus(serial_hw_cfg->uart_device, (USART_FLAG_OVERRUN | USART_FLAG_PARITY_ERR | USART_FLAG_FRAME_ERR))) { + USART_ReadData(serial_hw_cfg->uart_device); + } + USART_ClearStatus(serial_hw_cfg->uart_device, (USART_FLAG_PARITY_ERR | USART_FLAG_FRAME_ERR | USART_FLAG_OVERRUN)); +} + +#ifdef BSP_USING_UART3 +struct SerialBus serial_bus_3; +struct SerialDriver serial_driver_3; +struct SerialHardwareDevice serial_device_3; + +void Uart3RxIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + SerialSetIsr(&serial_device_3, SERIAL_EVENT_RX_IND); + + ENABLE_INTERRUPT(lock); +} + +void Uart3RxErrIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + UartRxErrIsr(&serial_bus_3, &serial_driver_3, &serial_device_3); + + ENABLE_INTERRUPT(lock); +} +#endif + +#ifdef BSP_USING_UART4 +struct SerialBus serial_bus_4; +struct SerialDriver serial_driver_4; +struct SerialHardwareDevice serial_device_4; + +void Uart4RxIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + SerialSetIsr(&serial_device_4, SERIAL_EVENT_RX_IND); + + ENABLE_INTERRUPT(lock); +} + +void Uart4RxErrIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + UartRxErrIsr(&serial_bus_4, &serial_driver_4, &serial_device_4); + + ENABLE_INTERRUPT(lock); +} +#endif + +#ifdef BSP_USING_UART6 +struct SerialBus serial_bus_6; +struct SerialDriver serial_driver_6; +struct SerialHardwareDevice serial_device_6; + +void Uart6RxIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + SerialSetIsr(&serial_device_6, SERIAL_EVENT_RX_IND); + + ENABLE_INTERRUPT(lock); +} + +void Uart6RxErrIrqHandler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + UartRxErrIsr(&serial_bus_6, &serial_driver_6, &serial_device_6); + + ENABLE_INTERRUPT(lock); +} +#endif + +static void SerialCfgParamCheck(struct SerialCfgParam *serial_cfg_default, struct SerialCfgParam *serial_cfg_new) +{ + struct SerialDataCfg *data_cfg_default = &serial_cfg_default->data_cfg; + struct SerialDataCfg *data_cfg_new = &serial_cfg_new->data_cfg; + + if ((data_cfg_default->serial_baud_rate != data_cfg_new->serial_baud_rate) && (data_cfg_new->serial_baud_rate)) { + data_cfg_default->serial_baud_rate = data_cfg_new->serial_baud_rate; + } + + if ((data_cfg_default->serial_bit_order != data_cfg_new->serial_bit_order) && (data_cfg_new->serial_bit_order)) { + data_cfg_default->serial_bit_order = data_cfg_new->serial_bit_order; + } + + if ((data_cfg_default->serial_buffer_size != data_cfg_new->serial_buffer_size) && (data_cfg_new->serial_buffer_size)) { + data_cfg_default->serial_buffer_size = data_cfg_new->serial_buffer_size; + } + + if ((data_cfg_default->serial_data_bits != data_cfg_new->serial_data_bits) && (data_cfg_new->serial_data_bits)) { + data_cfg_default->serial_data_bits = data_cfg_new->serial_data_bits; + } + + if ((data_cfg_default->serial_invert_mode != data_cfg_new->serial_invert_mode) && (data_cfg_new->serial_invert_mode)) { + data_cfg_default->serial_invert_mode = data_cfg_new->serial_invert_mode; + } + + if ((data_cfg_default->serial_parity_mode != data_cfg_new->serial_parity_mode) && (data_cfg_new->serial_parity_mode)) { + data_cfg_default->serial_parity_mode = data_cfg_new->serial_parity_mode; + } + + if ((data_cfg_default->serial_stop_bits != data_cfg_new->serial_stop_bits) && (data_cfg_new->serial_stop_bits)) { + data_cfg_default->serial_stop_bits = data_cfg_new->serial_stop_bits; + } + + if ((data_cfg_default->serial_timeout != data_cfg_new->serial_timeout) && (data_cfg_new->serial_timeout)) { + data_cfg_default->serial_timeout = data_cfg_new->serial_timeout; + } +} + +static uint32 SerialInit(struct SerialDriver *serial_drv, struct BusConfigureInfo *configure_info) +{ + NULL_PARAM_CHECK(serial_drv); + + struct SerialCfgParam *serial_cfg = (struct SerialCfgParam *)serial_drv->private_data; + struct UsartHwCfg *serial_hw_cfg = (struct UsartHwCfg *)serial_cfg->hw_cfg.private_data; + + struct SerialHardwareDevice *serial_dev = (struct SerialHardwareDevice *)serial_drv->driver.owner_bus->owner_haldev; + struct SerialDevParam *dev_param = (struct SerialDevParam *)serial_dev->haldev.private_data; + + if (configure_info->private_data) { + struct SerialCfgParam *serial_cfg_new = (struct SerialCfgParam *)configure_info->private_data; + SerialCfgParamCheck(serial_cfg, serial_cfg_new); + + if (serial_cfg_new->data_cfg.dev_recv_callback) { + BusDevRecvCallback(&(serial_dev->haldev), serial_cfg_new->data_cfg.dev_recv_callback); + } + } + + // config serial receive sem timeout + dev_param->serial_timeout = serial_cfg->data_cfg.serial_timeout; + + stc_usart_uart_init_t uart_init; + USART_UART_StructInit(&uart_init); + uart_init.u32OverSampleBit = USART_OVER_SAMPLE_8BIT; + uart_init.u32Baudrate = serial_cfg->data_cfg.serial_baud_rate; + uart_init.u32ClockSrc = USART_CLK_SRC_INTERNCLK; + + if ((CM_USART1 == serial_hw_cfg->uart_device) || (CM_USART2 == serial_hw_cfg->uart_device) || \ + (CM_USART6 == serial_hw_cfg->uart_device) || (CM_USART7 == serial_hw_cfg->uart_device)) { + uart_init.u32CKOutput = USART_CK_OUTPUT_ENABLE; + } + + switch (serial_cfg->data_cfg.serial_data_bits) + { + case DATA_BITS_8: + uart_init.u32DataWidth = USART_DATA_WIDTH_8BIT; + break; + case DATA_BITS_9: + uart_init.u32DataWidth = USART_DATA_WIDTH_9BIT; + break; + default: + uart_init.u32DataWidth = USART_DATA_WIDTH_8BIT; + break; + } + + switch (serial_cfg->data_cfg.serial_stop_bits) + { + case STOP_BITS_1: + uart_init.u32StopBit = USART_STOPBIT_1BIT; + break; + case STOP_BITS_2: + uart_init.u32StopBit = USART_STOPBIT_2BIT; + break; + default: + uart_init.u32StopBit = USART_STOPBIT_1BIT; + break; + } + + switch (serial_cfg->data_cfg.serial_parity_mode) + { + case PARITY_NONE: + uart_init.u32Parity = USART_PARITY_NONE; + break; + case PARITY_EVEN: + uart_init.u32Parity = USART_PARITY_EVEN; + break; + case PARITY_ODD: + uart_init.u32Parity = USART_PARITY_ODD; + break; + default: + uart_init.u32Parity = USART_PARITY_NONE; + break; + } + + if (BIT_ORDER_LSB == serial_cfg->data_cfg.serial_bit_order) { + uart_init.u32FirstBit = USART_FIRST_BIT_LSB; + } else { + uart_init.u32FirstBit = USART_FIRST_BIT_MSB; + } + + /* Enable USART clock */ + FCG_USART_CLK(serial_hw_cfg->usart_clock, ENABLE); + if (EOK != UartGpioInit(serial_hw_cfg->uart_device)) { + return ERROR; + } + + /* Configure UART */ + uint32_t u32Div; + float32_t f32Error; + int32_t i32Ret = LL_ERR; + USART_DeInit(serial_hw_cfg->uart_device); + USART_UART_Init(serial_hw_cfg->uart_device, &uart_init, NULL); + + for (u32Div = 0UL; u32Div <= USART_CLK_DIV64; u32Div++) { + USART_SetClockDiv(serial_hw_cfg->uart_device, u32Div); + if ((LL_OK == USART_SetBaudrate(serial_hw_cfg->uart_device, uart_init.u32Baudrate, &f32Error)) && + ((-UART_BAUDRATE_ERR_MAX <= f32Error) && (f32Error <= UART_BAUDRATE_ERR_MAX))) { + i32Ret = LL_OK; + break; + } + } + if (i32Ret != LL_OK) { + return ERROR; + } + + /* Enable error interrupt */ + NVIC_EnableIRQ(serial_hw_cfg->rx_err_irq.irq_config.irq_num); + USART_FuncCmd(serial_hw_cfg->uart_device, USART_TX | USART_RX | USART_INT_RX, ENABLE); + + return EOK; +} + +static uint32 SerialConfigure(struct SerialDriver *serial_drv, int serial_operation_cmd) +{ + NULL_PARAM_CHECK(serial_drv); + + struct SerialCfgParam *serial_cfg = (struct SerialCfgParam *)serial_drv->private_data; + struct UsartHwCfg *serial_hw_cfg = (struct UsartHwCfg *)serial_cfg->hw_cfg.private_data; + + switch (serial_operation_cmd) + { + case OPER_CLR_INT: + NVIC_DisableIRQ(serial_hw_cfg->rx_irq.irq_config.irq_num); + USART_FuncCmd(serial_hw_cfg->uart_device, USART_INT_RX, DISABLE); + INTC_IrqSignOut(serial_hw_cfg->rx_irq.irq_config.irq_num); + break; + + case OPER_SET_INT: + hc32_install_irq_handler(&serial_hw_cfg->rx_irq.irq_config, serial_hw_cfg->rx_irq.irq_callback, 1); + USART_FuncCmd(serial_hw_cfg->uart_device, USART_INT_RX, ENABLE); + break; + } + + return EOK; +} + +static int SerialPutChar(struct SerialHardwareDevice *serial_dev, char c) +{ + struct SerialCfgParam *serial_cfg = (struct SerialCfgParam *)serial_dev->private_data; + struct UsartHwCfg *serial_hw_cfg = (struct UsartHwCfg *)serial_cfg->hw_cfg.private_data; + + /* Polling mode. */ + while (USART_GetStatus(serial_hw_cfg->uart_device, USART_FLAG_TX_EMPTY) != SET); + USART_WriteData(serial_hw_cfg->uart_device, c); + + return 1; +} + +static int SerialGetChar(struct SerialHardwareDevice *serial_dev) +{ + struct SerialCfgParam *serial_cfg = (struct SerialCfgParam *)serial_dev->private_data; + struct UsartHwCfg *serial_hw_cfg = (struct UsartHwCfg *)serial_cfg->hw_cfg.private_data; + + int c = -1; + if (SET == USART_GetStatus(serial_hw_cfg->uart_device, USART_FLAG_RX_FULL)) { + c = (uint8)USART_ReadData(serial_hw_cfg->uart_device); + } + + return c; +} + +static uint32 SerialDrvConfigure(void *drv, struct BusConfigureInfo *configure_info) +{ + NULL_PARAM_CHECK(drv); + NULL_PARAM_CHECK(configure_info); + + x_err_t ret = EOK; + int serial_operation_cmd; + struct SerialDriver *serial_drv = (struct SerialDriver *)drv; + + switch (configure_info->configure_cmd) + { + case OPE_INT: + ret = SerialInit(serial_drv, configure_info); + break; + case OPE_CFG: + serial_operation_cmd = *(int *)configure_info->private_data; + ret = SerialConfigure(serial_drv, serial_operation_cmd); + break; + default: + break; + } + + return ret; +} + +static const struct SerialDataCfg data_cfg_init = +{ + .serial_baud_rate = BAUD_RATE_115200, + .serial_data_bits = DATA_BITS_8, + .serial_stop_bits = STOP_BITS_1, + .serial_parity_mode = PARITY_NONE, + .serial_bit_order = BIT_ORDER_LSB, + .serial_invert_mode = NRZ_NORMAL, + .serial_buffer_size = SERIAL_RB_BUFSZ, + .serial_timeout = WAITING_FOREVER, +}; + +/*manage the serial device operations*/ +static const struct SerialDrvDone drv_done = +{ + .init = SerialInit, + .configure = SerialConfigure, +}; + +/*manage the serial device hal operations*/ +static struct SerialHwDevDone hwdev_done = +{ + .put_char = SerialPutChar, + .get_char = SerialGetChar, +}; + +static int BoardSerialBusInit(struct SerialBus *serial_bus, struct SerialDriver *serial_driver, const char *bus_name, const char *drv_name) +{ + x_err_t ret = EOK; + + /*Init the serial bus */ + ret = SerialBusInit(serial_bus, bus_name); + if (EOK != ret) { + KPrintf("HwUartInit SerialBusInit error %d\n", ret); + return ERROR; + } + + /*Init the serial driver*/ + ret = SerialDriverInit(serial_driver, drv_name); + if (EOK != ret) { + KPrintf("HwUartInit SerialDriverInit error %d\n", ret); + return ERROR; + } + + /*Attach the serial driver to the serial bus*/ + ret = SerialDriverAttachToBus(drv_name, bus_name); + if (EOK != ret) { + KPrintf("HwUartInit SerialDriverAttachToBus error %d\n", ret); + return ERROR; + } + + return ret; +} + +/*Attach the serial device to the serial bus*/ +static int BoardSerialDevBend(struct SerialHardwareDevice *serial_device, void *serial_param, const char *bus_name, const char *dev_name) +{ + x_err_t ret = EOK; + + ret = SerialDeviceRegister(serial_device, serial_param, dev_name); + if (EOK != ret) { + KPrintf("HwUartInit SerialDeviceInit device %s error %d\n", dev_name, ret); + return ERROR; + } + + ret = SerialDeviceAttachToBus(dev_name, bus_name); + if (EOK != ret) { + KPrintf("HwUartInit SerialDeviceAttachToBus device %s error %d\n", dev_name, ret); + return ERROR; + } + + return ret; +} + +int HwUsartInit(void) +{ + x_err_t ret = EOK; + +#ifdef BSP_USING_UART3 + static struct SerialCfgParam serial_cfg_3; + memset(&serial_cfg_3, 0, sizeof(struct SerialCfgParam)); + + static struct SerialDevParam serial_dev_param_3; + memset(&serial_dev_param_3, 0, sizeof(struct SerialDevParam)); + + static struct UsartHwCfg serial_hw_cfg_3; + memset(&serial_hw_cfg_3, 0, sizeof(struct UsartHwCfg)); + + serial_driver_3.drv_done = &drv_done; + serial_driver_3.configure = SerialDrvConfigure; + serial_device_3.hwdev_done = &hwdev_done; + + serial_cfg_3.data_cfg = data_cfg_init; + + //default irq configure + serial_hw_cfg_3.uart_device = CM_USART3; + serial_hw_cfg_3.usart_clock = FCG3_PERIPH_USART3; + serial_hw_cfg_3.rx_err_irq.irq_config.irq_num = BSP_UART3_RXERR_IRQ_NUM; + serial_hw_cfg_3.rx_err_irq.irq_config.irq_prio = BSP_UART3_RXERR_IRQ_PRIO; + serial_hw_cfg_3.rx_err_irq.irq_config.int_src = INT_SRC_USART3_EI; + + serial_hw_cfg_3.rx_irq.irq_config.irq_num = BSP_UART3_RX_IRQ_NUM; + serial_hw_cfg_3.rx_irq.irq_config.irq_prio = BSP_UART3_RX_IRQ_PRIO; + serial_hw_cfg_3.rx_irq.irq_config.int_src = INT_SRC_USART3_RI; + + serial_hw_cfg_3.rx_err_irq.irq_callback = Uart3RxErrIrqHandler; + serial_hw_cfg_3.rx_irq.irq_callback = Uart3RxIrqHandler; + + hc32_install_irq_handler(&serial_hw_cfg_3.rx_err_irq.irq_config, serial_hw_cfg_3.rx_err_irq.irq_callback, 0); + + serial_cfg_3.hw_cfg.private_data = (void *)&serial_hw_cfg_3; + serial_driver_3.private_data = (void *)&serial_cfg_3; + + serial_dev_param_3.serial_work_mode = SIGN_OPER_INT_RX; + serial_device_3.haldev.private_data = (void *)&serial_dev_param_3; + + ret = BoardSerialBusInit(&serial_bus_3, &serial_driver_3, SERIAL_BUS_NAME_3, SERIAL_DRV_NAME_3); + if (EOK != ret) { + KPrintf("HwUartInit uart3 error ret %u\n", ret); + return ERROR; + } + + ret = BoardSerialDevBend(&serial_device_3, (void *)&serial_cfg_3, SERIAL_BUS_NAME_3, SERIAL_3_DEVICE_NAME_0); + if (EOK != ret) { + KPrintf("HwUartInit uart3 error ret %u\n", ret); + return ERROR; + } +#endif + +#ifdef BSP_USING_UART4 + static struct SerialCfgParam serial_cfg_4; + memset(&serial_cfg_4, 0, sizeof(struct SerialCfgParam)); + + static struct SerialDevParam serial_dev_param_4; + memset(&serial_dev_param_4, 0, sizeof(struct SerialDevParam)); + + static struct UsartHwCfg serial_hw_cfg_4; + memset(&serial_hw_cfg_4, 0, sizeof(struct UsartHwCfg)); + + serial_driver_4.drv_done = &drv_done; + serial_driver_4.configure = SerialDrvConfigure; + serial_device_4.hwdev_done = &hwdev_done; + + serial_cfg_4.data_cfg = data_cfg_init; + + //default irq configure + serial_hw_cfg_4.uart_device = CM_USART4; + serial_hw_cfg_4.usart_clock = FCG3_PERIPH_USART4; + serial_hw_cfg_4.rx_err_irq.irq_config.irq_num = BSP_UART4_RXERR_IRQ_NUM; + serial_hw_cfg_4.rx_err_irq.irq_config.irq_prio = BSP_UART4_RXERR_IRQ_PRIO; + serial_hw_cfg_4.rx_err_irq.irq_config.int_src = INT_SRC_USART4_EI; + + serial_hw_cfg_4.rx_irq.irq_config.irq_num = BSP_UART4_RX_IRQ_NUM; + serial_hw_cfg_4.rx_irq.irq_config.irq_prio = BSP_UART4_RX_IRQ_PRIO; + serial_hw_cfg_4.rx_irq.irq_config.int_src = INT_SRC_USART4_RI; + + serial_hw_cfg_4.rx_err_irq.irq_callback = Uart4RxErrIrqHandler; + serial_hw_cfg_4.rx_irq.irq_callback = Uart4RxIrqHandler; + + hc32_install_irq_handler(&serial_hw_cfg_4.rx_err_irq.irq_config, serial_hw_cfg_4.rx_err_irq.irq_callback, 0); + + serial_cfg_4.hw_cfg.private_data = (void *)&serial_hw_cfg_4; + serial_driver_4.private_data = (void *)&serial_cfg_4; + + serial_dev_param_4.serial_work_mode = SIGN_OPER_INT_RX; + serial_device_4.haldev.private_data = (void *)&serial_dev_param_4; + + ret = BoardSerialBusInit(&serial_bus_4, &serial_driver_4, SERIAL_BUS_NAME_4, SERIAL_DRV_NAME_4); + if (EOK != ret) { + KPrintf("HwUartInit uart4 error ret %u\n", ret); + return ERROR; + } + + ret = BoardSerialDevBend(&serial_device_4, (void *)&serial_cfg_4, SERIAL_BUS_NAME_4, SERIAL_4_DEVICE_NAME_0); + if (EOK != ret) { + KPrintf("HwUartInit uart4 error ret %u\n", ret); + return ERROR; + } +#endif + +#ifdef BSP_USING_UART6 + static struct SerialCfgParam serial_cfg_6; + memset(&serial_cfg_6, 0, sizeof(struct SerialCfgParam)); + + static struct SerialDevParam serial_dev_param_6; + memset(&serial_dev_param_6, 0, sizeof(struct SerialDevParam)); + + static struct UsartHwCfg serial_hw_cfg_6; + memset(&serial_hw_cfg_6, 0, sizeof(struct UsartHwCfg)); + + serial_driver_6.drv_done = &drv_done; + serial_driver_6.configure = SerialDrvConfigure; + serial_device_6.hwdev_done = &hwdev_done; + + serial_cfg_6.data_cfg = data_cfg_init; + + //default irq configure + serial_hw_cfg_6.uart_device = CM_USART6; + serial_hw_cfg_6.usart_clock = FCG3_PERIPH_USART6; + serial_hw_cfg_6.rx_err_irq.irq_config.irq_num = BSP_UART6_RXERR_IRQ_NUM; + serial_hw_cfg_6.rx_err_irq.irq_config.irq_prio = BSP_UART6_RXERR_IRQ_PRIO; + serial_hw_cfg_6.rx_err_irq.irq_config.int_src = INT_SRC_USART6_EI; + + serial_hw_cfg_6.rx_irq.irq_config.irq_num = BSP_UART6_RX_IRQ_NUM; + serial_hw_cfg_6.rx_irq.irq_config.irq_prio = BSP_UART6_RX_IRQ_PRIO; + serial_hw_cfg_6.rx_irq.irq_config.int_src = INT_SRC_USART6_RI; + + serial_hw_cfg_6.rx_err_irq.irq_callback = Uart6RxErrIrqHandler; + serial_hw_cfg_6.rx_irq.irq_callback = Uart6RxIrqHandler; + + hc32_install_irq_handler(&serial_hw_cfg_6.rx_err_irq.irq_config, serial_hw_cfg_6.rx_err_irq.irq_callback, 0); + + serial_cfg_6.hw_cfg.private_data = (void *)&serial_hw_cfg_6; + serial_driver_6.private_data = (void *)&serial_cfg_6; + + serial_dev_param_6.serial_work_mode = SIGN_OPER_INT_RX; + serial_device_6.haldev.private_data = (void *)&serial_dev_param_6; + + ret = BoardSerialBusInit(&serial_bus_6, &serial_driver_6, SERIAL_BUS_NAME_6, SERIAL_DRV_NAME_6); + if (EOK != ret) { + KPrintf("HwUartInit uart6 error ret %u\n", ret); + return ERROR; + } + + ret = BoardSerialDevBend(&serial_device_6, (void *)&serial_cfg_6, SERIAL_BUS_NAME_6, SERIAL_6_DEVICE_NAME_0); + if (EOK != ret) { + KPrintf("HwUartInit uart6 error ret %u\n", ret); + return ERROR; + } +#endif + + return ret; +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Kconfig new file mode 100644 index 00000000..cebb2f42 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Kconfig @@ -0,0 +1,25 @@ +config BSP_USING_HC32_USBH + bool "Using usb host by HC32 library" + default y + if BSP_USING_HC32_USBH + config USB_BUS_NAME + string "usb bus name" + default "usb" + config USB_DRIVER_NAME + string "usb bus driver name" + default "usb_drv" + config USB_DEVICE_NAME + string "usb bus device name" + default "usb_dev" + config MOUNT_USB_FS + bool "mount usb file system : if y then not support sdcard-mount-fs" + default y + select MOUNT_USB + + if MOUNT_USB_FS + config MOUNT_USB_FS_TYPE + int "choose file system type : FATFS(0)" + default 0 + endif + endif + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Makefile new file mode 100644 index 00000000..b24203a3 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/Makefile @@ -0,0 +1,5 @@ +SRC_DIR := hc32_usb_driver + +SRC_FILES := connect_usb.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/connect_usb.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/connect_usb.c new file mode 100644 index 00000000..e92d7a33 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/connect_usb.c @@ -0,0 +1,235 @@ +/* +* Copyright (c) 2020 AIIT XUOS Lab +* XiUOS is licensed under Mulan PSL v2. +* You can use this software according to the terms and conditions of the Mulan PSL v2. +* You may obtain a copy of Mulan PSL v2 at: +* http://license.coscl.org.cn/MulanPSL2 +* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, +* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, +* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. +* See the Mulan PSL v2 for more details. +*/ + +/** +* @file connect_usb.c +* @brief support edu-arm32-board usb function and register to bus framework +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-11-07 +*/ + +/************************************************* +File name: connect_usb.c +Description: support edu-arm32-board usb function and register to bus framework +Others: +History: +1. Date: 2022-11-07 +Author: AIIT XUOS Lab +Modification: +1. support edu-arm32-board usb configure, write and read +2. support edu-arm32-board usb bus device and driver register +*************************************************/ + +#include + +usb_core_instance usb_app_instance; +USBH_HOST usb_app_host; + +static void UsbHostTask(void *parameter); + +#if defined(FS_VFS) +void UsbMountFileSystem() +{ + if (MountFilesystem(USB_BUS_NAME, USB_DEVICE_NAME, USB_DRIVER_NAME, FSTYPE_FATFS, UDISK_MOUNTPOINT) == 0) + KPrintf("Mount FAT on Udisk successful.\n"); + else + KPrintf("Mount FAT on Udisk failed.\n"); +} + +void UsbUnmountFileSystem() +{ + UnmountFileSystem(UDISK_MOUNTPOINT); +} + +#ifdef MOUNT_USB +int MountUsb(void) +{ + int32 usb_host_task = 0; + usb_host_task = KTaskCreate("usbh", UsbHostTask, NONE, + USB_HOST_STACK_SIZE, 8); + if(usb_host_task < 0) { + KPrintf("usb_host_task create failed ...%s %d.\n", __FUNCTION__, __LINE__); + return ERROR; + } + + StartupKTask(usb_host_task); + + return 0; +} +#endif +#endif + +static uint32 UsbHostOpen(void *dev) +{ + return EOK; +} + +static uint32 UsbHostClose(void *dev) +{ + return EOK; +} + +static uint32 UsbHostRead(void *dev, struct BusBlockReadParam *read_param) +{ + USB_HOST_MSC_STATUS status = USB_HOST_MSC_OK; + + if (host_driver_ifdevconnected(&usb_app_instance) != 0UL) { + + do { + status = usb_host_msc_Read10(&usb_app_instance, (uint8 *)read_param->buffer, read_param->pos, USB_SINGLE_BLOCK_SIZE * (uint32_t)read_param->size); + usb_host_msc_botxferprocess(&usb_app_instance, &usb_app_host); + + if (host_driver_ifdevconnected(&usb_app_instance) == 0UL) { + return 0; + } + } while (USB_HOST_MSC_BUSY == status); + } + + if (USB_HOST_MSC_OK == status) { + return read_param->size; + } + + return 0; +} + +static uint32 UsbHostWrite(void *dev, struct BusBlockWriteParam *write_param) +{ + USB_HOST_MSC_STATUS status = USB_HOST_MSC_OK; + + if (host_driver_ifdevconnected(&usb_app_instance) != 0UL) { + do { + status = usb_host_msc_Write10(&usb_app_instance, (uint8 *)write_param->buffer, write_param->pos, USB_SINGLE_BLOCK_SIZE * (uint32_t)write_param->size); + usb_host_msc_botxferprocess(&usb_app_instance, &usb_app_host); + + if (host_driver_ifdevconnected(&usb_app_instance) == 0UL) { + return 0; + } + } while (USB_HOST_MSC_BUSY == status); + } + + if (USB_HOST_MSC_OK == status) { + return write_param->size; + } + + return 0; +} + +static int UsbControl(struct HardwareDev *dev, struct HalDevBlockParam *block_param) +{ + NULL_PARAM_CHECK(dev); + + if (OPER_BLK_GETGEOME == block_param->cmd) { + block_param->dev_block.size_perbank = USB_SINGLE_BLOCK_SIZE; + block_param->dev_block.block_size = USB_SINGLE_BLOCK_SIZE; + block_param->dev_block.bank_num = USB_HOST_MSC_Param.MSC_Capacity; + } + + return EOK; +} + +/*manage the usb device operations*/ +static const struct UsbDevDone dev_done = +{ + .open = UsbHostOpen, + .close = UsbHostClose, + .write = UsbHostWrite, + .read = UsbHostRead, +}; + +static void UsbHostTask(void *parameter) +{ + usb_host_init(&usb_app_instance, &usb_app_host, &USBH_MSC_cb, &USR_cb); + while (1) { + usb_host_mainprocess(&usb_app_instance, &usb_app_host); + } +} + +/*Init usb host bus、driver*/ +static int BoardUsbBusInit(struct UsbBus *usb_bus, struct UsbDriver *usb_driver) +{ + x_err_t ret = EOK; + + /*Init the usb bus */ + ret = UsbBusInit(usb_bus, USB_BUS_NAME); + if (EOK != ret) { + KPrintf("board_usb_init UsbBusInit error %d\n", ret); + return ERROR; + } + + /*Init the usb driver*/ + ret = UsbDriverInit(usb_driver, USB_DRIVER_NAME); + if (EOK != ret){ + KPrintf("board_usb_init UsbDriverInit error %d\n", ret); + return ERROR; + } + + /*Attach the usb driver to the usb bus*/ + ret = UsbDriverAttachToBus(USB_DRIVER_NAME, USB_BUS_NAME); + if (EOK != ret) { + KPrintf("board_usb_init USEDriverAttachToBus error %d\n", ret); + return ERROR; + } + + return ret; +} + +/*Attach the usb device to the usb bus*/ +static int BoardUsbDevBend(void) +{ + x_err_t ret = EOK; + static struct UsbHardwareDevice usb_device; + memset(&usb_device, 0, sizeof(struct UsbHardwareDevice)); + + usb_device.dev_done = &dev_done; + usb_device.haldev.dev_block_control = UsbControl; + + ret = USBDeviceRegister(&usb_device, NONE, USB_DEVICE_NAME); + if (EOK != ret) { + KPrintf("USBDeviceRegister device %s error %d\n", USB_DEVICE_NAME, ret); + return ERROR; + } + + ret = USBDeviceAttachToBus(USB_DEVICE_NAME, USB_BUS_NAME); + if (EOK != ret) { + KPrintf("USBDeviceAttachToBus device %s error %d\n", USB_DEVICE_NAME, ret); + return ERROR; + } + + return ret; +} + +int HwUsbHostInit(void) +{ + x_err_t ret = EOK; + + static struct UsbBus usb_bus; + memset(&usb_bus, 0, sizeof(struct UsbBus)); + + static struct UsbDriver usb_driver; + memset(&usb_driver, 0, sizeof(struct UsbDriver)); + + ret = BoardUsbBusInit(&usb_bus, &usb_driver); + if (EOK != ret) { + KPrintf("BoardUsbBusInit error ret %u\n", ret); + return ERROR; + } + + ret = BoardUsbDevBend(); + if (EOK != ret) { + KPrintf("BoardUsbDevBend error ret %u\n", ret); + return ERROR; + } + + return ret; +} + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/Makefile new file mode 100644 index 00000000..be76fe49 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/Makefile @@ -0,0 +1,5 @@ +SRC_FILES := usb_host_user.c usb_bsp.c + +SRC_DIR := usb_host_lib + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_app_conf.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_app_conf.h new file mode 100644 index 00000000..6ae6f00c --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_app_conf.h @@ -0,0 +1,104 @@ +/** + ******************************************************************************* + * @file usb/usb_host_msc/source/usb_app_conf.h + * @brief low level driver configuration + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_APP_CONF_H__ +#define __USB_APP_CONF_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ + +/* USB MODE CONFIGURATION */ +/* +USB_FS_MODE, USB_HS_MODE, USB_HS_EXTERNAL_PHY defined comment +(1) If only defined USB_FS_MODE: + MCU USBFS core work in full speed using internal PHY. +(2) If only defined USB_HS_MODE: + MCU USBHS core work in full speed using internal PHY. +(3) If both defined USB_HS_MODE && USB_HS_EXTERNAL_PHY + MCU USBHS core work in high speed using external PHY. +(4) Other combination: + Not support, forbid!! +*/ + +//#define USB_HS_MODE +#define USB_FS_MODE + +#define USE_HOST_MODE + +#ifdef USB_HS_MODE +#define USB_HS_EXTERNAL_PHY +#endif + +#ifndef USB_HS_MODE +#ifndef USB_FS_MODE +#error "USB_HS_MODE or USB_FS_MODE should be defined" +#endif +#endif + +#ifndef USE_DEVICE_MODE +#ifndef USE_HOST_MODE +#error "USE_DEVICE_MODE or USE_HOST_MODE should be defined" +#endif +#endif + +/* USB FIFO CONFIGURATION */ +#ifdef USB_FS_MODE +#define RX_FIFO_FS_SIZE (128U) +#define TXH_NP_FS_FIFOSIZ (32U) +#define TXH_P_FS_FIFOSIZ (64U) + +#if ((RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ + TXH_P_FS_FIFOSIZ) > 640U) +#error "The USB max FIFO size is 640 x 4 Bytes!" +#endif +#endif + +#ifdef USB_HS_MODE +#define RX_FIFO_HS_SIZE (512U) +#define TXH_NP_HS_FIFOSIZ (128U) +#define TXH_P_HS_FIFOSIZ (256U) + +#if ((RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ + TXH_P_FS_FIFOSIZ) > 2048U) +#error "The USB max FIFO size is 2048 x 4 Bytes!" +#endif +#endif + +/* FUNCTION CONFIGURATION */ +#define USBH_MAX_NUM_INTERFACES (3U) +#define USBH_MAX_NUM_ENDPOINTS (2U) + +/* CONFIGURATION FOR MSC */ +#define USBH_MSC_MPS_SIZE (0x40U) +//#define USB_MSC_FAT_VALID + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_APP_CONF_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.c new file mode 100644 index 00000000..9f15e24e --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.c @@ -0,0 +1,147 @@ +/** + ******************************************************************************* + * @file usb/usb_host_msc/source/usb_bsp.c + * @brief BSP function for USB example + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** +* @file usb_bsp.c +* @brief support edu-arm32-board usb bsp function +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-11-08 +*/ + +/************************************************* +File name: usb_bsp.c +Description: support edu-arm32-board usb bsp function +Others: +History: +1. Date: 2022-11-08 +Author: AIIT XUOS Lab +Modification: +1. support edu-arm32-board usb IO configure +2. support edu-arm32-board usb irq define +*************************************************/ +#include +#include "usb_bsp.h" +#include + +extern usb_core_instance usb_app_instance; + +/* USBFS Core*/ +#define USB_DP_PORT (GPIO_PORT_A) +#define USB_DP_PIN (GPIO_PIN_12) + +#define USB_DM_PORT (GPIO_PORT_A) +#define USB_DM_PIN (GPIO_PIN_11) + +#define USB_DRVVBUS_PORT (GPIO_PORT_C) +#define USB_DRVVBUS_PIN (GPIO_PIN_09) + +#define USB_VBUSDET_PORT (GPIO_PORT_A) +#define USB_VBUSDET_PIN (GPIO_PIN_09) + +#define USB_OC_PORT (GPIO_PORT_D) +#define USB_OC_PIN (GPIO_PIN_15) + +//USB HOST ISR +static void USB_IRQ_Handler(void) +{ + x_base lock = 0; + lock = DISABLE_INTERRUPT(); + + usb_host_isr(&usb_app_instance); + + ENABLE_INTERRUPT(lock); +} + +void usb_bsp_init(usb_core_instance *pdev) +{ + stc_gpio_init_t stcGpioCfg; + + /* USB clock source configurate */ + CLK_SetUSBClockSrc(CLK_USBCLK_SYSCLK_DIV5); + + (void)GPIO_StructInit(&stcGpioCfg); + +#ifdef USB_FS_MODE + stcGpioCfg.u16PinAttr = PIN_ATTR_ANALOG; + (void)GPIO_Init(USB_DM_PORT, USB_DM_PIN, &stcGpioCfg); + (void)GPIO_Init(USB_DP_PORT, USB_DP_PIN, &stcGpioCfg); + + GPIO_SetFunc(USB_DRVVBUS_PORT, USB_DRVVBUS_PIN, GPIO_FUNC_10); /* VBUS */ + + FCG_Fcg1PeriphClockCmd(FCG1_PERIPH_USBFS, ENABLE); +#endif +} + +void usb_bsp_nvicconfig(void) +{ + stc_irq_signin_config_t stcIrqRegiConf; + /* Register INT_SRC_USBFS_GLB Int to Vect.No.030 */ + stcIrqRegiConf.enIRQn = INT030_IRQn; + /* Select interrupt function */ +#ifdef USB_FS_MODE + stcIrqRegiConf.enIntSrc = INT_SRC_USBFS_GLB; +#else + stcIrqRegiConf.enIntSrc = INT_SRC_USBHS_GLB; +#endif + /* Callback function */ + stcIrqRegiConf.pfnCallback = &USB_IRQ_Handler; + /* Registration IRQ */ + (void)INTC_IrqSignIn(&stcIrqRegiConf); + /* Clear Pending */ + NVIC_ClearPendingIRQ(stcIrqRegiConf.enIRQn); + /* Set priority */ + NVIC_SetPriority(stcIrqRegiConf.enIRQn, DDL_IRQ_PRIO_15); + /* Enable NVIC */ + NVIC_EnableIRQ(stcIrqRegiConf.enIRQn); +} + +void usb_udelay(const uint32_t usec) +{ + __IO uint32_t i; + uint32_t j; + j = (HCLK_VALUE + 1000000UL - 1UL) / 1000000UL * usec; + for (i = 0UL; i < j; i++) { + } +} + +void usb_mdelay(const uint32_t msec) +{ + usb_udelay(msec * 1000); +} + +/** + * @brief Configures the IO for the Vbus and OverCurrent + * @param [in] pdev device instance + * @retval None + */ +void usb_bsp_cfgvbus(LL_USB_TypeDef *USBx) +{ +} + +/** + * @brief Drive vbus + * @param [in] pdev device instance + * @param [in] state the vbus state it would be. + * @retval None + */ +void usb_bsp_drivevbus(LL_USB_TypeDef *USBx, uint8_t state) +{ +} diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.h new file mode 100644 index 00000000..794ad055 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_bsp.h @@ -0,0 +1,104 @@ +/** + ******************************************************************************* + * @file usb/usb_host_msc/source/usb_bsp.h + * @brief Head file for usb_bsp.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** +* @file usb_bsp.h +* @brief support edu-arm32-board usb bsp function +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-11-08 +*/ + +/************************************************* +File name: usb_bsp.h +Description: support edu-arm32-board usb bsp function +Others: +History: +1. Date: 2022-11-08 +Author: AIIT XUOS Lab +Modification: +*************************************************/ + +#ifndef USB_BSP_H +#define USB_BSP_H + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include + +/** + * @addtogroup HC32F4A0_DDL_Applications + * @{ + */ + +/** + * @addtogroup USB_Host_Msc + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void usb_bsp_init(usb_core_instance *pdev); +extern void usb_udelay(const uint32_t usec); +extern void usb_mdelay(const uint32_t msec); +extern void usb_bsp_nvicconfig(void); +#ifdef USE_HOST_MODE +extern void usb_bsp_cfgvbus(LL_USB_TypeDef *USBx); +extern void usb_bsp_drivevbus(LL_USB_TypeDef *USBx, uint8_t state); +#endif + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_BSP_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/Makefile new file mode 100644 index 00000000..e55e5e05 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/Makefile @@ -0,0 +1,3 @@ +SRC_DIR := host_class host_core + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/Makefile new file mode 100644 index 00000000..947ef2d8 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/Makefile @@ -0,0 +1,3 @@ +SRC_DIR := msc + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/Makefile new file mode 100644 index 00000000..901d58c1 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := usb_host_msc_bot.c usb_host_msc_class.c usb_host_msc_scsi.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.c new file mode 100644 index 00000000..d8509ac8 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.c @@ -0,0 +1,449 @@ +/** + ******************************************************************************* + * @file usb_host_msc_bot.c + * @brief mass storage related functions + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_msc_class.h" +#include "usb_host_msc_scsi.h" +#include "usb_host_msc_bot.h" +#include "usb_host_ctrltrans.h" +#include "usb_host_def.h" +#include "usb_host_int.h" +#include "usb_host_driver.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC USB Host MSC + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ +#ifdef USB_INTERNAL_DMA_ENABLED +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +#endif /* USB_INTERNAL_DMA_ENABLED */ +__USB_ALIGN_BEGIN HOST_CSW_PACKET_TypeDef USBH_MSC_CSWData; + +USB_HOST_BOTXFER_TypeDef USBH_MSC_BOTXferParam; + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +#ifdef USB_INTERNAL_DMA_ENABLED +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +#endif /* USB_INTERNAL_DMA_ENABLED */ +__USB_ALIGN_BEGIN HostCBWPkt_TypeDef USBH_MSC_CBWData; + +static uint32_t BOTStallErrorCount; /* Keeps count of STALL Error Cases*/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @brief initializes original state of the mass storage parameters + * @param [in] pdev device instance + * @retval None + */ +void usb_host_msc_init(usb_core_instance *pdev) +{ + if (host_driver_ifdevconnected(pdev) != 0UL) { + USBH_MSC_CBWData.field.CBWSignature = HOST_MSC_BOT_CBW_SIGNATURE; + USBH_MSC_CBWData.field.CBWTag = HOST_MSC_BOT_CBW_TAG; + USBH_MSC_CBWData.field.CBWLUN = 0U; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + } + BOTStallErrorCount = 0UL; + MSCErrorCount = 0U; +} + +/** + * @brief manages the different states of BOT transfer and updates the + * status for the upper layer. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval None + */ +void usb_host_msc_botxferprocess(usb_core_instance *pdev, USBH_HOST *phost) +{ + uint8_t xferDirection, index; + static uint32_t remainingDataLength; + static uint8_t *datapointer, *datapointer_prev; + static uint8_t error_direction; + HOST_STATUS status; + + HOST_CH_XFER_STATE URB_Status; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + + switch (USBH_MSC_BOTXferParam.BOTState) { + case HOST_MSC_SEND_CBW: + /* send a CBW */ + usb_host_sendbulkdata(pdev, + &USBH_MSC_CBWData.CBWArray[0], + HOST_MSC_BOT_CBW_PACKET_LENGTH, + MSC_Machine.hc_num_out); + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_SEND_CBW; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SENT_CBW; + break; + case HOST_MSC_SENT_CBW: + URB_Status = host_driver_getxferstate(pdev, MSC_Machine.hc_num_out); + switch (URB_Status) { + case HOST_CH_XFER_DONE: + BOTStallErrorCount = 0U; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_SENT_CBW; + /* If the CBW packet is sent successful, then update the state */ + xferDirection = (USBH_MSC_CBWData.field.CBWFlags & USB_REQ_DIR_MASK); + if (USBH_MSC_CBWData.field.CBWTransferLength != 0UL) { + remainingDataLength = USBH_MSC_CBWData.field.CBWTransferLength ; + datapointer = USBH_MSC_BOTXferParam.pRxTxBuff; + datapointer_prev = datapointer; + /* If there has data transfer stage, update the direction whether it is D2H or H2D */ + if (xferDirection == USB_D2H) { + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_DATAIN_STATE; + } else { + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_DATAOUT_STATE; + } + } else { + /* If there has not data transfer stage also update the state */ + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_RECEIVE_CSW_STATE; + } + break; + case HOST_CH_XFER_UNREADY: + USBH_MSC_BOTXferParam.BOTState = USBH_MSC_BOTXferParam.BOTStateBkp; + break; + case HOST_CH_XFER_STALL: + error_direction = HOST_MSC_DIR_OUT; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_ERROR_OUT; + break; + default: + break; + } + break; + + case HOST_MSC_BOT_DATAIN_STATE: + URB_Status = host_driver_getxferstate(pdev, MSC_Machine.hc_num_in); + if ((URB_Status == HOST_CH_XFER_DONE) \ + || (USBH_MSC_BOTXferParam.BOTStateBkp != HOST_MSC_BOT_DATAIN_STATE)) { + BOTStallErrorCount = 0U; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_BOT_DATAIN_STATE; + + if (remainingDataLength > MSC_Machine.MSC_BulkInEpSize) { + usb_host_recvbulkdata(pdev, + datapointer, + MSC_Machine.MSC_BulkInEpSize, + MSC_Machine.hc_num_in); + remainingDataLength -= MSC_Machine.MSC_BulkInEpSize; + datapointer = datapointer + MSC_Machine.MSC_BulkInEpSize; + } else if (remainingDataLength == 0UL) { + /* If value was 0, and successful transfer, then change the state */ + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_RECEIVE_CSW_STATE; + } else { + usb_host_recvbulkdata(pdev, + datapointer, + (uint16_t)remainingDataLength, + MSC_Machine.hc_num_in); + remainingDataLength = 0UL; + } + } else if (URB_Status == HOST_CH_XFER_STALL) { + error_direction = HOST_MSC_DIR_IN; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_ERROR_IN; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_RECEIVE_CSW_STATE; + } else { + ; + } + break; + case HOST_MSC_BOT_DATAOUT_STATE: + URB_Status = host_driver_getxferstate(pdev, MSC_Machine.hc_num_out); + if (URB_Status == HOST_CH_XFER_DONE) { + BOTStallErrorCount = 0UL; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_BOT_DATAOUT_STATE; + if (remainingDataLength > MSC_Machine.MSC_BulkOutEpSize) { + usb_host_sendbulkdata(pdev, + datapointer, + MSC_Machine.MSC_BulkOutEpSize, + MSC_Machine.hc_num_out); + datapointer_prev = datapointer; + datapointer = datapointer + MSC_Machine.MSC_BulkOutEpSize; + + remainingDataLength = remainingDataLength - MSC_Machine.MSC_BulkOutEpSize; + } else if (remainingDataLength == 0UL) { + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_RECEIVE_CSW_STATE; + } else { + usb_host_sendbulkdata(pdev, + datapointer, + (uint16_t)remainingDataLength, + MSC_Machine.hc_num_out); + remainingDataLength = 0UL; + } + } else if (URB_Status == HOST_CH_XFER_UNREADY) { + if (datapointer != datapointer_prev) { + usb_host_sendbulkdata(pdev, + (datapointer - MSC_Machine.MSC_BulkOutEpSize), + MSC_Machine.MSC_BulkOutEpSize, + MSC_Machine.hc_num_out); + } else { + usb_host_sendbulkdata(pdev, + datapointer, + MSC_Machine.MSC_BulkOutEpSize, + MSC_Machine.hc_num_out); + } + } else if (URB_Status == HOST_CH_XFER_STALL) { + error_direction = HOST_MSC_DIR_OUT; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_ERROR_OUT; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_RECEIVE_CSW_STATE; + } else { + ; + } + break; + + case HOST_MSC_RECEIVE_CSW_STATE: + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_RECEIVE_CSW_STATE; + USBH_MSC_BOTXferParam.pRxTxBuff = USBH_MSC_CSWData.CSWArray; + USBH_MSC_BOTXferParam.DataLength = HOST_MSC_CSW_MAX_LENGTH; + for (index = 0U; index < HOST_MSC_CSW_LENGTH; index++) { + USBH_MSC_CSWData.CSWArray[index] = 0U; + } + + USBH_MSC_CSWData.CSWArray[0] = 0U; + usb_host_recvbulkdata(pdev, + USBH_MSC_BOTXferParam.pRxTxBuff, + HOST_MSC_CSW_MAX_LENGTH, + MSC_Machine.hc_num_in); + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_DECODE_CSW; + + break; + + case HOST_MSC_DECODE_CSW: + URB_Status = host_driver_getxferstate(pdev, MSC_Machine.hc_num_in); + if (URB_Status == HOST_CH_XFER_DONE) { + BOTStallErrorCount = 0UL; + USBH_MSC_BOTXferParam.BOTStateBkp = HOST_MSC_RECEIVE_CSW_STATE; + USBH_MSC_BOTXferParam.MSCState = USBH_MSC_BOTXferParam.MSCStateCurrent ; + USBH_MSC_BOTXferParam.BOTXferStatus = usb_host_msc_cswdecode(pdev, phost); + } else if (URB_Status == HOST_CH_XFER_STALL) { + error_direction = HOST_MSC_DIR_IN; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_ERROR_IN; + } else { + ; + } + break; + + case HOST_MSC_BOT_ERROR_IN: + status = usb_host_msc_botabort(pdev, phost, HOST_MSC_DIR_IN); + if (status == HSTATUS_OK) { + if (error_direction == HOST_MSC_BOTH_DIR) { + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_BOT_ERROR_OUT; + } else { + /* switch back to the original state */ + USBH_MSC_BOTXferParam.BOTState = USBH_MSC_BOTXferParam.BOTStateBkp; + } + } else if (status == HSTATUS_UNRECOVERED_ERROR) { + /* This means that there is a STALL Error limit, Do Reset Recovery */ + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_PHASE_ERROR; + } else { + ; + } + break; + case HOST_MSC_BOT_ERROR_OUT: + status = usb_host_msc_botabort(pdev, phost, HOST_MSC_DIR_OUT); + if (status == HSTATUS_OK) { + /* switch back to the original state */ + USBH_MSC_BOTXferParam.BOTState = USBH_MSC_BOTXferParam.BOTStateBkp; + } else if (status == HSTATUS_UNRECOVERED_ERROR) { + /* This means that there is a STALL Error limit, Do Reset Recovery */ + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_PHASE_ERROR; + } else { + ; + } + break; + + default: + break; + } + } +} + +/** + * @brief manages the different Error handling for STALL + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] direction IN / OUT + * @retval None + */ +HOST_STATUS usb_host_msc_botabort(usb_core_instance *pdev, USBH_HOST *phost, uint8_t direction) +{ + HOST_STATUS status; + + status = HSTATUS_BUSY; + + switch (direction) { + case HOST_MSC_DIR_IN: + /* send ClrFeture on Bulk IN endpoint */ + status = usb_host_clrfeature(pdev, + phost, + MSC_Machine.MSC_BulkInEp, + MSC_Machine.hc_num_in); + break; + case HOST_MSC_DIR_OUT: + /* send ClrFeature on Bulk OUT endpoint */ + status = usb_host_clrfeature(pdev, + phost, + MSC_Machine.MSC_BulkOutEp, + MSC_Machine.hc_num_out); + break; + default: + break; + } + BOTStallErrorCount++; + if (BOTStallErrorCount > 4UL) { + status = HSTATUS_UNRECOVERED_ERROR; + } + return status; +} + +/** + * @brief Decodes the CSW received by the device and updates the same to upper layer + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval On success USB_HOST_MSC_OK, on failure USB_HOST_MSC_FAIL + */ +uint8_t usb_host_msc_cswdecode(usb_core_instance *pdev, USBH_HOST *phost) +{ + USB_HOST_MSC_STATUS status; + uint32_t dataXferCount; + status = USB_HOST_MSC_FAIL; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + dataXferCount = host_driver_getxfercnt(pdev, MSC_Machine.hc_num_in); + if (dataXferCount != HOST_MSC_CSW_LENGTH) { + /*(4) Hi > Dn (Host expects to receive data from the device, + Device intends to transfer no data) + (5) Hi > Di (Host expects to receive data from the device, + Device intends to send data to the host) + (9) Ho > Dn (Host expects to send data to the device, + Device intends to transfer no data) + (11) Ho > Do (Host expects to send data to the device, + Device intends to receive data from the host)*/ + status = USB_HOST_MSC_PHASE_ERROR; + } else { + /* CSW length is Correct */ + + /* Check validity of the CSW Signature and CSWStatus */ + if (USBH_MSC_CSWData.field.dCSWSignature == HOST_MSC_BOT_CSW_SIGNATURE) { + /* Check Condition 1. dCSWSignature is equal to 53425355h */ + if (USBH_MSC_CSWData.field.dCSWTag == USBH_MSC_CBWData.field.CBWTag) { + /* Check Condition 3. dCSWTag matches the dCBWTag from the + corresponding CBW */ + if (USBH_MSC_CSWData.field.dCSWStatus == (uint8_t)USB_HOST_MSC_OK) { + /* Refer to USB Mass-Storage Class : BOT (www.usb.org) + + Hn Host expects no data transfers + Hi Host expects to receive data from the device + Ho Host expects to send data to the device + + Dn Device intends to transfer no data + Di Device intends to send data to the host + Do Device intends to receive data from the host + + Section 6.7 + (1) Hn = Dn (Host expects no data transfers, + Device intends to transfer no data) + (6) Hi = Di (Host expects to receive data from the device, + Device intends to send data to the host) + (12) Ho = Do (Host expects to send data to the device, + Device intends to receive data from the host) + */ + status = USB_HOST_MSC_OK; + } else if (USBH_MSC_CSWData.field.dCSWStatus == (uint8_t)USB_HOST_MSC_FAIL) { + status = USB_HOST_MSC_FAIL; + } else if (USBH_MSC_CSWData.field.dCSWStatus == (uint8_t)USB_HOST_MSC_PHASE_ERROR) { + /* Refer to USB Mass-Storage Class : BOT (www.usb.org) + Section 6.7 + (2) Hn < Di ( Host expects no data transfers, + Device intends to send data to the host) + (3) Hn < Do ( Host expects no data transfers, + Device intends to receive data from the host) + (7) Hi < Di ( Host expects to receive data from the device, + Device intends to send data to the host) + (8) Hi <> Do ( Host expects to receive data from the device, + Device intends to receive data from the host) + (10) Ho <> Di (Host expects to send data to the device, + Di Device intends to send data to the host) + (13) Ho < Do (Host expects to send data to the device, + Device intends to receive data from the host) + */ + status = USB_HOST_MSC_PHASE_ERROR; + } else { + ; + } + } + } else { + status = USB_HOST_MSC_PHASE_ERROR; + } + } + } + + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)status; + return (uint8_t)status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.h new file mode 100644 index 00000000..7950e7b6 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_bot.h @@ -0,0 +1,162 @@ +/** + ******************************************************************************* + * @file usb_host_msc_bot.h + * @brief Head file for usb_host_msc_bot.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_MSC_BOT_H__ +#define __USB_HOST_MSC_BOT_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_stdreq.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +typedef union _USBH_CBW_Block { + struct __CBW { + uint32_t CBWSignature; + uint32_t CBWTag; + uint32_t CBWTransferLength; + uint8_t CBWFlags; + uint8_t CBWLUN; + uint8_t CBWLength; + uint8_t CBWCB[16]; + } field; + uint8_t CBWArray[31]; +} HostCBWPkt_TypeDef; + +typedef struct { + uint8_t MSCState; + uint8_t MSCStateBkp; + uint8_t MSCStateCurrent; + uint8_t CmdStateMachine; + uint8_t BOTState; + uint8_t BOTStateBkp; + uint8_t *pRxTxBuff; + uint16_t DataLength; + uint8_t BOTXferStatus; +} USB_HOST_BOTXFER_TypeDef; + +typedef union { + struct { + uint32_t dCSWSignature; + uint32_t dCSWTag; + uint32_t dCSWDataResidue; + uint8_t dCSWStatus; + } field; + uint8_t CSWArray[13]; +} HOST_CSW_PACKET_TypeDef; + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define HOST_MSC_BOT_INIT_STATE (0U) +#define HOST_MSC_BOT_RESET (1U) +#define HOST_MSC_GET_MAX_LUN (2U) +#define HOST_MSC_TEST_UNIT_READY (3U) +#define HOST_MSC_READ_CAPACITY10 (4U) +#define HOST_MSC_MODE_SENSE6 (5U) +#define HOST_MSC_REQUEST_SENSE (6U) +#define HOST_MSC_BOT_USB_TRANSFERS (7U) +#define HOST_MSC_DEFAULT_APPLI_STATE (8U) +#define HOST_MSC_CTRL_ERROR_STATE (9U) +#define HOST_MSC_UNRECOVERED_STATE (10U) + +#define HOST_MSC_SEND_CBW (1U) +#define HOST_MSC_SENT_CBW (2U) +#define HOST_MSC_BOT_DATAIN_STATE (3U) +#define HOST_MSC_BOT_DATAOUT_STATE (4U) +#define HOST_MSC_RECEIVE_CSW_STATE (5U) +#define HOST_MSC_DECODE_CSW (6U) +#define HOST_MSC_BOT_ERROR_IN (7U) +#define HOST_MSC_BOT_ERROR_OUT (8U) + +#define HOST_MSC_BOT_CBW_SIGNATURE (0x43425355UL) +#define HOST_MSC_BOT_CBW_TAG (0x20304050UL) +#define HOST_MSC_BOT_CSW_SIGNATURE (0x53425355UL) +#define HOST_MSC_CSW_DATA_LENGTH (13U) +#define HOST_MSC_BOT_CBW_PACKET_LENGTH (31U) +#define HOST_MSC_CSW_LENGTH (13U) +#define HOST_MSC_CSW_MAX_LENGTH (63U) +#define HOST_MSC_DIR_IN (0U) +#define HOST_MSC_DIR_OUT (1U) +#define HOST_MSC_BOTH_DIR (2U) +#define HOST_MSC_PAGE_LENGTH (512UL) + +#define CBW_CB_LENGTH (16U) +#define CBW_LENGTH (10U) +#define CBW_LENGTH_TEST_UNIT_READY (6U) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ +extern USB_HOST_BOTXFER_TypeDef USBH_MSC_BOTXferParam; +extern HostCBWPkt_TypeDef USBH_MSC_CBWData; +extern HOST_CSW_PACKET_TypeDef USBH_MSC_CSWData; + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void usb_host_msc_init(usb_core_instance *pdev); +extern void usb_host_msc_botxferprocess(usb_core_instance *pdev, USBH_HOST *phost); +extern uint8_t usb_host_msc_cswdecode(usb_core_instance *pdev, USBH_HOST *phost); +extern HOST_STATUS usb_host_msc_botabort(usb_core_instance *pdev, USBH_HOST *phost, uint8_t direction); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_MSC_BOT_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.c new file mode 100644 index 00000000..601b5834 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.c @@ -0,0 +1,395 @@ +/** + ******************************************************************************* + * @file usb_host_msc_class.c + * @brief The MSC class driver functions + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_msc_class.h" +#include "usb_host_msc_scsi.h" +#include "usb_host_msc_bot.h" +#include "usb_host_core.h" +#include "usb_host_driver.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define USBH_MSC_ERROR_RETRY_LIMIT (10U) + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +HOST_STATUS usb_host_msc_itfinit(usb_core_instance *pdev, void *phost); +void usb_host_msc_itfdeinit(usb_core_instance *pdev); +HOST_STATUS usb_host_msc_process(usb_core_instance *pdev, void *phost); +HOST_STATUS usb_host_msc_classreq(usb_core_instance *pdev, void *phost); + +HOST_STATUS usb_host_msc_bot_reset(usb_core_instance *pdev, USBH_HOST *phost); +HOST_STATUS usb_host_msc_maxlun_get(usb_core_instance *pdev, USBH_HOST *phost); +void usb_host_msc_error_process(USB_HOST_MSC_STATUS status); + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ +#ifdef USB_INTERNAL_DMA_ENABLED +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +#endif /* USB_INTERNAL_DMA_ENABLED */ +__USB_ALIGN_BEGIN MSC_Machine_TypeDef MSC_Machine; + +#ifdef USB_INTERNAL_DMA_ENABLED +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +#endif /* USB_INTERNAL_DMA_ENABLED */ +uint8_t MSCErrorCount = 0U; + +usb_host_class_callback_func USBH_MSC_cb = { + &usb_host_msc_itfinit, + &usb_host_msc_itfdeinit, + &usb_host_msc_classreq, + &usb_host_msc_process, +}; + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @brief This request is used to issue a request to reset the msc device and + * its related interface. This class-specific request shall prepare the + * device for the next CBW from the host. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status define by HOST_STATUS + */ +HOST_STATUS usb_host_msc_bot_reset(usb_core_instance *pdev, USBH_HOST *phost) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS | \ + USB_REQ_RECIPIENT_INTERFACE; + phost->ctrlparam.setup.b.bRequest = USB_REQ_BOT_RESET; + phost->ctrlparam.setup.b.wValue.w = 0U; + phost->ctrlparam.setup.b.wIndex.w = 0U; + phost->ctrlparam.setup.b.wLength.w = 0U; + return usb_host_ctrlreq(pdev, phost, NULL, 0U); +} + +/** + * @brief this request is used to issue a request to get the max logic unit of + * the msc device. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status defined by HOST_STATUS + */ +HOST_STATUS usb_host_msc_maxlun_get(usb_core_instance *pdev, USBH_HOST *phost) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \ + USB_REQ_RECIPIENT_INTERFACE; + + phost->ctrlparam.setup.b.bRequest = USB_REQ_GET_MAX_LUN; + phost->ctrlparam.setup.b.wValue.w = 0U; + phost->ctrlparam.setup.b.wIndex.w = 0U; + phost->ctrlparam.setup.b.wLength.w = 1U; + return usb_host_ctrlreq(pdev, phost, MSC_Machine.buff, 1U); +} + +/** + * @brief The function is used for handling errors during processing the MSC + * state machine + * @param [in] status + * @retval None + */ +void usb_host_msc_error_process(USB_HOST_MSC_STATUS status) +{ + switch (status) { + case USB_HOST_MSC_FAIL: + MSCErrorCount++; + if (MSCErrorCount < USBH_MSC_ERROR_RETRY_LIMIT) { + /* Try MSC level error recovery, Issue the request Sense to get + driver error reason */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_REQUEST_SENSE; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + } else { + /* Error trials exceeded the limit, go to unrecovered state */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_UNRECOVERED_STATE; + } + break; + case USB_HOST_MSC_PHASE_ERROR: + /* Phase error, Go to Unrecoovered state */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_UNRECOVERED_STATE; + break; + default: + break; + } +} + +/** + * @brief Interface initialization for msc class application, the channels for + * the IN and OUT EP will be distributed. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status defined by HOST_STATUS + */ +HOST_STATUS usb_host_msc_itfinit(usb_core_instance *pdev, void *phost) +{ + USBH_HOST *pphost = phost; + + if ((pphost->device_prop.devitfdesc[0].bInterfaceClass == MSC_CLASS) && \ + (pphost->device_prop.devitfdesc[0].bInterfaceProtocol == MSC_PROTOCOL)) { + if ((pphost->device_prop.devepdesc[0][0].bEndpointAddress & 0x80U) == 0x80U) { + MSC_Machine.MSC_BulkInEp = (pphost->device_prop.devepdesc[0][0].bEndpointAddress); + MSC_Machine.MSC_BulkInEpSize = pphost->device_prop.devepdesc[0][0].wMaxPacketSize; + } else { + MSC_Machine.MSC_BulkOutEp = (pphost->device_prop.devepdesc[0][0].bEndpointAddress); + MSC_Machine.MSC_BulkOutEpSize = pphost->device_prop.devepdesc[0] [0].wMaxPacketSize; + } + if ((pphost->device_prop.devepdesc[0][1].bEndpointAddress & 0x80U) == 0x80U) { + MSC_Machine.MSC_BulkInEp = (pphost->device_prop.devepdesc[0][1].bEndpointAddress); + MSC_Machine.MSC_BulkInEpSize = pphost->device_prop.devepdesc[0][1].wMaxPacketSize; + } else { + MSC_Machine.MSC_BulkOutEp = (pphost->device_prop.devepdesc[0][1].bEndpointAddress); + MSC_Machine.MSC_BulkOutEpSize = pphost->device_prop.devepdesc[0][1].wMaxPacketSize; + } + /* distribute the channels for the EPs */ + MSC_Machine.hc_num_out = usb_host_distrch(pdev, MSC_Machine.MSC_BulkOutEp); + MSC_Machine.hc_num_in = usb_host_distrch(pdev, MSC_Machine.MSC_BulkInEp); + /* open the channels that have distributed */ + usb_host_chopen(pdev, + MSC_Machine.hc_num_out, + pphost->device_prop.devaddr, + pphost->device_prop.devspeed, + EP_TYPE_BULK, + MSC_Machine.MSC_BulkOutEpSize); + usb_host_chopen(pdev, + MSC_Machine.hc_num_in, + pphost->device_prop.devaddr, + pphost->device_prop.devspeed, + EP_TYPE_BULK, + MSC_Machine.MSC_BulkInEpSize); + } else { + pphost->user_callbk->huser_devunsupported(); + } + return HSTATUS_OK ; +} + +/** + * @brief deinitialize interface of msc class by freeing host channels + * @param [in] pdev device instance + * @retval None + */ +void usb_host_msc_itfdeinit(usb_core_instance *pdev) +{ + if (MSC_Machine.hc_num_out != 0U) { + usb_hchstop(&pdev->regs, MSC_Machine.hc_num_out); + (void)usb_host_freech(pdev, MSC_Machine.hc_num_out); + MSC_Machine.hc_num_out = 0U; + } + if (MSC_Machine.hc_num_in != 0U) { + usb_hchstop(&pdev->regs, MSC_Machine.hc_num_in); + (void)usb_host_freech(pdev, MSC_Machine.hc_num_in); + MSC_Machine.hc_num_in = 0U; + } +} + +/** + * @brief initialize the msc state machine + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status defined by HOST_STATUS + */ +HOST_STATUS usb_host_msc_classreq(usb_core_instance *pdev, void *phost) +{ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_INIT_STATE; + return HSTATUS_OK; +} + +/** + * @brief process the msc state machine + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status defined by HOST_STATUS + */ +HOST_STATUS usb_host_msc_process(usb_core_instance *pdev, void *phost) +{ + USBH_HOST *pphost = phost; + HOST_STATUS status = HSTATUS_BUSY; + USB_HOST_MSC_STATUS mscStatus; + uint8_t appliStatus; + static uint8_t maxLunExceed = FALSE; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.MSCState) { + case HOST_MSC_BOT_INIT_STATE: + usb_host_msc_init(pdev); + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_RESET; + break; + case HOST_MSC_BOT_RESET: + /* issue a request to reset the bot. */ + status = usb_host_msc_bot_reset(pdev, phost); + if (status == HSTATUS_OK) { + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_GET_MAX_LUN; + } + if (status == HSTATUS_UNSUPPORTED) { + /* if the request fails, it needs to move to next state and should save the next state as backup */ + USBH_MSC_BOTXferParam.MSCStateBkp = HOST_MSC_GET_MAX_LUN; + /* a clear feature should be issued if the request fails. */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_CTRL_ERROR_STATE; + } + break; + case HOST_MSC_GET_MAX_LUN: + /* issue a request to get the max logical unit(MAXLUN). */ + status = usb_host_msc_maxlun_get(pdev, phost); + if (status == HSTATUS_OK) { + MSC_Machine.maxLun = *(MSC_Machine.buff) ; + if ((MSC_Machine.maxLun > 0U) && (maxLunExceed == FALSE)) { + maxLunExceed = TRUE; + pphost->user_callbk->huser_devunsupported(); + break; + } + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_TEST_UNIT_READY; + } + + if (status == HSTATUS_UNSUPPORTED) { + /* if the request fails, it needs to move to next state and should save the next state as backup */ + USBH_MSC_BOTXferParam.MSCStateBkp = HOST_MSC_TEST_UNIT_READY; + /* a clear feature should be issued if the request fails. */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_CTRL_ERROR_STATE; + } + break; + case HOST_MSC_CTRL_ERROR_STATE: + /* issue a request to clear feature */ + status = usb_host_clrfeature(pdev, + phost, + 0x00U, + pphost->ctrlparam.hc_num_out); + if (status == HSTATUS_OK) { + /* If GetMaxLun Request not support, assume Single LUN configuration */ + MSC_Machine.maxLun = 0U; + USBH_MSC_BOTXferParam.MSCState = USBH_MSC_BOTXferParam.MSCStateBkp; + } + break; + case HOST_MSC_TEST_UNIT_READY: + /* issue the request Test Unit Ready[0] of SCSI command */ + mscStatus = usb_host_msc_TestUnitReady(pdev); + + if (mscStatus == USB_HOST_MSC_OK) { + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_READ_CAPACITY10; + MSCErrorCount = 0U; + status = HSTATUS_OK; + } else { + usb_host_msc_error_process(mscStatus); + } + break; + + case HOST_MSC_READ_CAPACITY10: + /* issue the request Read Capacity[0] of SCSI command. */ + mscStatus = usb_host_msc_ReadCapacity10(pdev); + if (mscStatus == USB_HOST_MSC_OK) { + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_MODE_SENSE6; + MSCErrorCount = 0U; + status = HSTATUS_OK; + } else { + usb_host_msc_error_process(mscStatus); + } + break; + case HOST_MSC_MODE_SENSE6: + /* issue the request ModeSense6 of SCSI command for detecting whelth the deviec is write-protected. */ + mscStatus = usb_host_msc_ModeSense6(pdev); + if (mscStatus == USB_HOST_MSC_OK) { + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_DEFAULT_APPLI_STATE; + MSCErrorCount = 0U; + status = HSTATUS_OK; + } else { + usb_host_msc_error_process(mscStatus); + } + break; + case HOST_MSC_REQUEST_SENSE: + /* issue the request RequestSense of SCSI command for retreiving error code. */ + mscStatus = usb_host_msc_RequestSense(pdev); + if (mscStatus == USB_HOST_MSC_OK) { + USBH_MSC_BOTXferParam.MSCState = USBH_MSC_BOTXferParam.MSCStateBkp; + status = HSTATUS_OK; + } else { + usb_host_msc_error_process(mscStatus); + } + break; + case HOST_MSC_BOT_USB_TRANSFERS: + /* handle the BOT state machine. */ + usb_host_msc_botxferprocess(pdev, phost); + break; + case HOST_MSC_DEFAULT_APPLI_STATE: + /* handle the user callback for the msc application. */ + appliStatus = pphost->user_callbk->huser_application(); + if (appliStatus == 0U) { + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_DEFAULT_APPLI_STATE; + } else if (appliStatus == 1U) { + /* deinit requested from the application layer. */ + status = HSTATUS_APP_DEINIT; + } else { + ; + } + break; + case HOST_MSC_UNRECOVERED_STATE: + status = HSTATUS_UNRECOVERED_ERROR; + break; + default: + break; + } + } + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.h new file mode 100644 index 00000000..fc3b7cff --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_class.h @@ -0,0 +1,113 @@ +/** + ******************************************************************************* + * @file usb_host_msc_class.h + * @brief Head file for usb_host_msc_class.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_MSC_CLASS_H__ +#define __USB_HOST_MSC_CLASS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_core.h" +#include "usb_host_stdreq.h" +#include "usb_bsp.h" +#include "usb_host_ctrltrans.h" +#include "usb_host_cfgch.h" +#include "usb_host_msc_class.h" +#include "usb_host_msc_scsi.h" +#include "usb_host_msc_bot.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/* Structure for MSC process */ +typedef struct { + uint8_t hc_num_in; + uint8_t hc_num_out; + uint8_t MSC_BulkOutEp; + uint8_t MSC_BulkInEp; + uint16_t MSC_BulkInEpSize; + uint16_t MSC_BulkOutEpSize; + uint8_t buff[USBH_MSC_MPS_SIZE]; + uint8_t maxLun; +} MSC_Machine_TypeDef; + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define USB_REQ_BOT_RESET (0xFFU) +#define USB_REQ_GET_MAX_LUN (0xFEU) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ +extern usb_host_class_callback_func USBH_MSC_cb; +extern MSC_Machine_TypeDef MSC_Machine; +extern uint8_t MSCErrorCount; + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_MSC_CLASS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + + + + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_fatfs.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_fatfs.c new file mode 100644 index 00000000..0a7e302f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_fatfs.c @@ -0,0 +1,241 @@ +/** + ******************************************************************************* + * @file usb_host_msc_fatfs.c + * @brief The fatfs functions. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_app_conf.h" +#include "usb_host_driver.h" +#ifdef USB_MSC_FAT_VALID +#include "ff.h" +#include "diskio.h" +#include "usb_host_msc_class.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +static volatile DSTATUS Stat = STA_NOINIT; /* Disk status */ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +extern usb_core_instance usb_app_instance; +extern USBH_HOST usb_app_host; + +/** + * @brief Initialize Disk Drive + * @param [in] drv Physical drive number (0) + * @retval DSTATUS + */ +DSTATUS disk_initialize(BYTE drv) +{ + if (host_driver_ifdevconnected(&usb_app_instance) != 0UL) { + Stat &= (DSTATUS)~STA_NOINIT; + } + return Stat; +} + +/** + * @brief Get Disk Status + * @param [in] drv Physical drive number (0) + * @retval DSTATUS + */ +DSTATUS disk_status(BYTE drv) +{ + DSTATUS status = Stat; + if (drv != 0U) { + status = STA_NOINIT; /* Supports only single drive */ + } + return status; +} + +/** + * @brief Read Sector(s) + * @param [in] drv Physical drive number (0) + * @param [in] buff Pointer to the data buffer to store read data + * @param [in] sector Start sector number (LBA) + * @param [in] count Sector count (1..255) + * @retval DSTATUS + */ +DRESULT disk_read(BYTE pdrv, BYTE *buff, LBA_t sector, UINT count) +{ + USB_HOST_MSC_STATUS status = USB_HOST_MSC_OK; + + if ((pdrv != 0U) || (count == 0UL)) { + return RES_PARERR; + } + if ((Stat & STA_NOINIT) == STA_NOINIT) { + return RES_NOTRDY; + } + + if (host_driver_ifdevconnected(&usb_app_instance) != 0UL) { + + do { + status = usb_host_msc_Read10(&usb_app_instance, buff, sector, 512UL * (uint32_t)count); + usb_host_msc_botxferprocess(&usb_app_instance, &usb_app_host); + + if (host_driver_ifdevconnected(&usb_app_instance) == 0UL) { + return RES_ERROR; + } + } while (status == USB_HOST_MSC_BUSY); + } + + if (status == USB_HOST_MSC_OK) { + return RES_OK; + } + return RES_ERROR; + +} + + +#if _READONLY == 0 +/** + * @brief Write Sector(s) + * @param [in] drv Physical drive number (0) + * @param [in] buff Pointer to the data to be written + * @param [in] sector Start sector number (LBA) + * @param [in] count Sector count (1..255) + * @retval DSTATUS + */ +DRESULT disk_write(BYTE pdrv, const BYTE *buff, LBA_t sector, UINT count) +{ + USB_HOST_MSC_STATUS status = USB_HOST_MSC_OK; + + if ((pdrv != 0U) || (count == 0UL)) { + return RES_PARERR; + } + if ((Stat & STA_NOINIT) == STA_NOINIT) { + return RES_NOTRDY; + } + if ((Stat & STA_PROTECT) == STA_PROTECT) { + return RES_WRPRT; + } + if (host_driver_ifdevconnected(&usb_app_instance) != 0UL) { + do { + status = usb_host_msc_Write10(&usb_app_instance, (BYTE *)buff, sector, 512UL * (uint32_t)count); + usb_host_msc_botxferprocess(&usb_app_instance, &usb_app_host); + + if (host_driver_ifdevconnected(&usb_app_instance) == 0UL) { + return RES_ERROR; + } + } while (status == USB_HOST_MSC_BUSY); + } + + if (status == USB_HOST_MSC_OK) { + return RES_OK; + } + return RES_ERROR; +} +#endif /* _READONLY == 0 */ + +//#if _USE_IOCTL != 0 +/** + * @brief Miscellaneous Functions + * @param [in] drv Physical drive number (0) + * @param [in] ctrl Control code + * @param [in] buff Buffer to send/receive control data + ** + * @retval DSTATUS + */ +DRESULT disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) +{ + DRESULT res; + + if (pdrv != 0U) { + return RES_PARERR; + } + + res = RES_ERROR; + + if ((Stat & STA_NOINIT) == STA_NOINIT) { + return RES_NOTRDY; + } + + switch (cmd) { + case CTRL_SYNC : /* Make sure that no pending write process */ + res = RES_OK; + break; + case GET_SECTOR_COUNT : /* Get number of sectors on the disk (DWORD) */ + *(DWORD *)buff = (DWORD) USB_HOST_MSC_Param.MSC_Capacity; + res = RES_OK; + break; + case GET_SECTOR_SIZE : /* Get R/W sector size (WORD) */ + *(WORD *)buff = 512U; + res = RES_OK; + break; + case GET_BLOCK_SIZE : /* Get erase block size in unit of sector (DWORD) */ + *(DWORD *)buff = 512UL; + break; + default: + res = RES_PARERR; + break; + } + return res; +} +//#endif +#endif /* _USE_IOCTL != 0 */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.c new file mode 100644 index 00000000..f5964cc9 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.c @@ -0,0 +1,528 @@ +/** + ******************************************************************************* + * @file usb_host_msc_scsi.c + * @brief The SCSI commands。 + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_msc_class.h" +#include "usb_host_msc_scsi.h" +#include "usb_host_msc_bot.h" +#include "usb_host_ctrltrans.h" +#include "usb_host_def.h" +#include "usb_host_driver.h" +#include + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ +MSC_PARAMETER USB_HOST_MSC_Param; + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +#ifdef USB_INTERNAL_DMA_ENABLED +#if defined ( __ICCARM__ ) +#pragma data_alignment=4 +#endif +#endif +__USB_ALIGN_BEGIN static uint8_t USB_HOST_DataInBuf[512]; + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @brief Issues 'Test Unit Ready' command to the device. Once the response + * received, it updates the status to upper layer, the length of the + * command are 31bytes. + * @param [in] pdev device instance + * @retval status define by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_TestUnitReady(usb_core_instance *pdev) +{ + uint8_t index; + USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + USBH_MSC_CBWData.field.CBWTransferLength = 0UL; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_OUT; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH_TEST_UNIT_READY; + USBH_MSC_BOTXferParam.pRxTxBuff = USBH_MSC_CSWData.CSWArray; + USBH_MSC_BOTXferParam.DataLength = HOST_MSC_CSW_MAX_LENGTH; + USBH_MSC_BOTXferParam.MSCStateCurrent = HOST_MSC_TEST_UNIT_READY; + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_TEST_UNIT_READY; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + /* Start the transfer, then let the state machine magage the other transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + /* Commands successfully sent and Response Received */ + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_FAIL; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + default: + break; + } + } + return status; +} + +/** + * @brief Issue the 'Read capacity10' command to the device. Once the response + * received, it updates the status to upper layer + * @param [in] pdev device instance + * @retval status define by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_ReadCapacity10(usb_core_instance *pdev) +{ + uint8_t index; + USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + /*Prepare the CBW and relevent field*/ + USBH_MSC_CBWData.field.CBWTransferLength = XFER_LEN_READ_CAPACITY10; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_IN; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH; + USBH_MSC_BOTXferParam.pRxTxBuff = USB_HOST_DataInBuf; + USBH_MSC_BOTXferParam.MSCStateCurrent = HOST_MSC_READ_CAPACITY10; + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_READ_CAPACITY10; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + /* Start the transfer, then let the state machine manage the other + transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + /*assign the capacity*/ + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Capacity)[3]) = USB_HOST_DataInBuf[0]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Capacity)[2]) = USB_HOST_DataInBuf[1]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Capacity)[1]) = USB_HOST_DataInBuf[2]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Capacity)[0]) = USB_HOST_DataInBuf[3]; + /*assign the page length*/ + (((uint8_t *)&USB_HOST_MSC_Param.MSC_PageLength)[1]) = USB_HOST_DataInBuf[6]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_PageLength)[0]) = USB_HOST_DataInBuf[7]; + /* Commands successfully sent and Response Received */ + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_FAIL; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + + default: + break; + } + } + return status; +} + +/** + * @brief Issue the 'Mode Sense6' Command to the device. This function is used + * for reading the WriteProtect Status of the MSC device. + * @param [in] pdev device instance + * @retval status by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_ModeSense6(usb_core_instance *pdev) +{ + uint8_t index; + USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + /*Prepare the CBW and relevent field*/ + USBH_MSC_CBWData.field.CBWTransferLength = XFER_LEN_MODE_SENSE6; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_IN; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH; + + USBH_MSC_BOTXferParam.pRxTxBuff = USB_HOST_DataInBuf; + USBH_MSC_BOTXferParam.MSCStateCurrent = HOST_MSC_MODE_SENSE6; + + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_MODE_SENSE6; + USBH_MSC_CBWData.field.CBWCB[2] = MODE_SENSE_PAGE_CONTROL_FIELD | \ + MODE_SENSE_PAGE_CODE; + + USBH_MSC_CBWData.field.CBWCB[4] = XFER_LEN_MODE_SENSE6; + + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + + /* Start the transfer, then let the state machine manage the other + transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + /* Assign the Write Protect status */ + /* If WriteProtect = 0, Writing is allowed + If WriteProtect != 0, Disk is Write Protected */ + if (0U != (USB_HOST_DataInBuf[2] & MASK_MODE_SENSE_WRITE_PROTECT)) { + USB_HOST_MSC_Param.MSC_WriteProtect = DISK_WRITE_PROTECTED; + } else { + USB_HOST_MSC_Param.MSC_WriteProtect = 0U; + } + + /* Commands successfully sent and Response Received */ + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_FAIL; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + + default: + break; + } + } + return status; +} + +/** + * @brief usb_host_msc_RequestSense + * Issues the Request Sense command to the device. Once the response + * received, it updates the status to upper layer + * @param [in] pdev device instance + * @retval status defined by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_RequestSense(usb_core_instance *pdev) +{ + USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + uint8_t index; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + /*Prepare the CBW and relevent field*/ + USBH_MSC_CBWData.field.CBWTransferLength = \ + ALLOCATION_LENGTH_REQUEST_SENSE; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_IN; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH; + + USBH_MSC_BOTXferParam.pRxTxBuff = USB_HOST_DataInBuf; + USBH_MSC_BOTXferParam.MSCStateBkp = USBH_MSC_BOTXferParam.MSCStateCurrent; + USBH_MSC_BOTXferParam.MSCStateCurrent = HOST_MSC_REQUEST_SENSE; + + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_REQUEST_SENSE; + USBH_MSC_CBWData.field.CBWCB[1] = DESC_REQUEST_SENSE; + USBH_MSC_CBWData.field.CBWCB[4] = ALLOCATION_LENGTH_REQUEST_SENSE; + + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + /* Start the transfer, then let the state machine magage + the other transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + /* Get Sense data*/ + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Sense)[3]) = USB_HOST_DataInBuf[0]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Sense)[2]) = USB_HOST_DataInBuf[1]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Sense)[1]) = USB_HOST_DataInBuf[2]; + (((uint8_t *)&USB_HOST_MSC_Param.MSC_Sense)[0]) = USB_HOST_DataInBuf[3]; + + /* Commands successfully sent and Response Received */ + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_FAIL; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + + default: + break; + } + } + return status; +} + +/** + * @brief issue the 'Write10 ' command to the device. Once the response received, + * it updates the status to upper layer + * @param [in] pdev device instance + * @param [in] dataBuffer data buffer contains the data to write + * @param [in] address address to which the data will be written + * @param [in] nbOfbytes NbOfbytes to be written + * @retval status define by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_Write10(usb_core_instance *pdev, + uint8_t *dataBuffer, + uint32_t address, + uint32_t nbOfbytes) +{ + uint8_t index; + USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + uint16_t nbOfPages; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + USBH_MSC_CBWData.field.CBWTransferLength = nbOfbytes; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_OUT; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH; + USBH_MSC_BOTXferParam.pRxTxBuff = dataBuffer; + + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_WRITE10; + /*logical block address*/ + USBH_MSC_CBWData.field.CBWCB[2] = (((uint8_t *)&address)[3]) ; + USBH_MSC_CBWData.field.CBWCB[3] = (((uint8_t *)&address)[2]); + USBH_MSC_CBWData.field.CBWCB[4] = (((uint8_t *)&address)[1]); + USBH_MSC_CBWData.field.CBWCB[5] = (((uint8_t *)&address)[0]); + + /*HOST_MSC_PAGE_LENGTH = 512*/ + nbOfPages = (uint16_t)(nbOfbytes / HOST_MSC_PAGE_LENGTH); + + /*Tranfer length */ + USBH_MSC_CBWData.field.CBWCB[7] = (((uint8_t *)&nbOfPages)[1]) ; + USBH_MSC_CBWData.field.CBWCB[8] = (((uint8_t *)&nbOfPages)[0]) ; + + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + /* Start the transfer, then let the state machine + magage the other transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + + default: + break; + } + } + return status; +} + +/** + * @brief issue the read command to the device. Once the response received, + * it updates the status to upper layer + * @param [in] pdev device instance + * @param [in] dataBuffer data buffer will contain the data to be read + * @param [in] address Address from which the data will be read + * @param [in] nbOfbytes number of bytes to be read + * @retval status defined by USB_HOST_MSC_STATUS + */ +USB_HOST_MSC_STATUS usb_host_msc_Read10(usb_core_instance *pdev, + uint8_t *dataBuffer, + uint32_t address, + uint32_t nbOfbytes) +{ + uint8_t index; + static USB_HOST_MSC_STATUS status = USB_HOST_MSC_BUSY; + uint16_t nbOfPages; + status = USB_HOST_MSC_BUSY; + + if (host_driver_ifdevconnected(pdev) != 0UL) { + switch (USBH_MSC_BOTXferParam.CmdStateMachine) { + case USB_HOST_MSC_CMD_SEND: + /*Prepare the CBW and relevent field*/ + USBH_MSC_CBWData.field.CBWTransferLength = nbOfbytes; + USBH_MSC_CBWData.field.CBWFlags = USB_EP_DIR_IN; + USBH_MSC_CBWData.field.CBWLength = CBW_LENGTH; + + USBH_MSC_BOTXferParam.pRxTxBuff = dataBuffer; + + for (index = 0U; index < CBW_CB_LENGTH; index++) { + USBH_MSC_CBWData.field.CBWCB[index] = 0x00U; + } + + USBH_MSC_CBWData.field.CBWCB[0] = OPCODE_READ10; + + /*logical block address*/ + USBH_MSC_CBWData.field.CBWCB[2] = (((uint8_t *)&address)[3]); + USBH_MSC_CBWData.field.CBWCB[3] = (((uint8_t *)&address)[2]); + USBH_MSC_CBWData.field.CBWCB[4] = (((uint8_t *)&address)[1]); + USBH_MSC_CBWData.field.CBWCB[5] = (((uint8_t *)&address)[0]); + /*HOST_MSC_PAGE_LENGTH = 512*/ + nbOfPages = (uint16_t)(nbOfbytes / HOST_MSC_PAGE_LENGTH); + /*Tranfer length */ + USBH_MSC_CBWData.field.CBWCB[7] = (((uint8_t *)&nbOfPages)[1]) ; + USBH_MSC_CBWData.field.CBWCB[8] = (((uint8_t *)&nbOfPages)[0]) ; + USBH_MSC_BOTXferParam.BOTState = HOST_MSC_SEND_CBW; + /* Start the transfer, then let the state machine + magage the other transactions */ + USBH_MSC_BOTXferParam.MSCState = HOST_MSC_BOT_USB_TRANSFERS; + USBH_MSC_BOTXferParam.BOTXferStatus = (uint8_t)USB_HOST_MSC_BUSY; + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_WAIT; + status = USB_HOST_MSC_BUSY; + break; + + case USB_HOST_MSC_CMD_WAIT: + switch (USBH_MSC_BOTXferParam.BOTXferStatus) { + case USB_HOST_MSC_OK: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_OK; + break; + case USB_HOST_MSC_FAIL: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + break; + case USB_HOST_MSC_PHASE_ERROR: + USBH_MSC_BOTXferParam.CmdStateMachine = USB_HOST_MSC_CMD_SEND; + status = USB_HOST_MSC_PHASE_ERROR; + break; + default: + break; + } + break; + + default: + break; + } + } + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.h new file mode 100644 index 00000000..e3336a8a --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc/usb_host_msc_scsi.h @@ -0,0 +1,136 @@ +/** + ******************************************************************************* + * @file usb_host_msc_scsi.h + * @brief Head file for usb_host_msc_scsi.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_MSC_SCSI_H__ +#define __USB_HOST_MSC_SCSI_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_stdreq.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CLASS + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_MSC + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/* USBH_MSC_SCSI_Exported_Types */ +typedef enum { + USB_HOST_MSC_OK = 0U, + USB_HOST_MSC_FAIL, + USB_HOST_MSC_PHASE_ERROR, + USB_HOST_MSC_BUSY +} USB_HOST_MSC_STATUS; + +typedef struct { + uint32_t MSC_Capacity; + uint32_t MSC_Sense; + uint16_t MSC_PageLength; + uint8_t MSC_BulkOutEP; + uint8_t MSC_BulkInEP; + uint8_t MSC_WriteProtect; +} MSC_PARAMETER; + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define USB_HOST_MSC_CMD_SEND (1) +#define USB_HOST_MSC_CMD_WAIT (2) + +#define OPCODE_TEST_UNIT_READY (0x00U) +#define OPCODE_READ_CAPACITY10 (0x25U) +#define OPCODE_MODE_SENSE6 (0x1AU) +#define OPCODE_READ10 (0x28U) +#define OPCODE_WRITE10 (0x2AU) +#define OPCODE_REQUEST_SENSE (0x03U) + +#define DESC_REQUEST_SENSE (0x00U) +#define ALLOCATION_LENGTH_REQUEST_SENSE (63U) +#define XFER_LEN_READ_CAPACITY10 (8U) +#define XFER_LEN_MODE_SENSE6 (63U) + +#define MASK_MODE_SENSE_WRITE_PROTECT (0x80U) +#define MODE_SENSE_PAGE_CONTROL_FIELD (0x00U) +#define MODE_SENSE_PAGE_CODE (0x3FU) +#define DISK_WRITE_PROTECTED (0x01U) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ +extern MSC_PARAMETER USB_HOST_MSC_Param; + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern USB_HOST_MSC_STATUS usb_host_msc_TestUnitReady(usb_core_instance *pdev); +extern USB_HOST_MSC_STATUS usb_host_msc_ReadCapacity10(usb_core_instance *pdev); +extern USB_HOST_MSC_STATUS usb_host_msc_ModeSense6(usb_core_instance *pdev); +extern USB_HOST_MSC_STATUS usb_host_msc_RequestSense(usb_core_instance *pdev); +extern USB_HOST_MSC_STATUS usb_host_msc_Write10(usb_core_instance *pdev, + uint8_t *dataBuffer, + uint32_t address, + uint32_t nbOfbytes); +extern USB_HOST_MSC_STATUS usb_host_msc_Read10(usb_core_instance *pdev, + uint8_t *dataBuffer, + uint32_t address, + uint32_t nbOfbytes); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_MSC_SCSI_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/Makefile new file mode 100644 index 00000000..f7cdc020 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := usb_host_cfgch.c usb_host_core.c usb_host_ctrltrans.c usb_host_driver.c usb_host_int.c usb_host_stdreq.c + +include $(KERNEL_ROOT)/compiler.mk diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.c new file mode 100644 index 00000000..90a3884f --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.c @@ -0,0 +1,202 @@ +/** + ******************************************************************************* + * @file usb_host_cfgch.c + * @brief Functions for opening and closing host channels + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_cfgch.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE LL USB Host Core + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +uint16_t usb_host_getfreech(usb_core_instance *pdev); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @brief configure and open a pipe + * @param [in] pdev device instance + * @param [in] hc_num host channel index + * @param [in] dev_address USB Device address allocated to attached device + * @param [in] speed core speed + * @param [in] ep_type communication type of the EP + * @param [in] mps max size of the packet + * @retval None + */ +void usb_host_chopen(usb_core_instance *pdev, + uint8_t hc_num, + uint8_t dev_address, + uint8_t speed, + uint8_t ep_type, + uint16_t mps) +{ + pdev->host.hc[hc_num].ep_idx = (uint8_t) pdev->host.channel[hc_num] & 0x7Fu; + pdev->host.hc[hc_num].is_epin = (uint8_t)((pdev->host.channel[hc_num] & 0x80U) == 0x80U); + pdev->host.hc[hc_num].dev_addr = dev_address; + pdev->host.hc[hc_num].ep_type = ep_type; + pdev->host.hc[hc_num].max_packet = mps; + pdev->host.hc[hc_num].ch_speed = speed; + pdev->host.hc[hc_num].in_toggle = 0U; + pdev->host.hc[hc_num].out_toggle = 0U; + + (void)usb_inithch(&pdev->regs, hc_num, &pdev->host.hc[hc_num], pdev->basic_cfgs.dmaen); +} + +/** + * @brief change a pipe on host + * @param [in] pdev device instance + * @param [in] hc_num host channel index + * @param [in] dev_address USB Device address allocated to attached device + * @param [in] speed core speed + * @param [in] ep_type communication type of EP + * @param [in] mps max size of packet + * @retval None + */ +void usb_host_mdfch(usb_core_instance *pdev, + uint8_t hc_num, + uint8_t dev_address, + uint8_t speed, + uint8_t ep_type, + uint16_t mps) +{ + (void)(ep_type); + if (dev_address != 0U) { + pdev->host.hc[hc_num].dev_addr = dev_address; + } + if ((pdev->host.hc[hc_num].max_packet != mps) && (mps != 0U)) { + pdev->host.hc[hc_num].max_packet = mps; + } + if ((pdev->host.hc[hc_num].ch_speed != speed) && (speed != 0U)) { + pdev->host.hc[hc_num].ch_speed = speed; + } + + (void)usb_inithch(&pdev->regs, hc_num, &pdev->host.hc[hc_num], pdev->basic_cfgs.dmaen); +} + +/** + * @brief distribute a new channel for the pipe + * @param [in] pdev device instance + * @param [in] ep_addr EP index the channel distributed for + * @retval hc_num host channel index + */ +uint8_t usb_host_distrch(usb_core_instance *pdev, uint8_t ep_addr) +{ + __IO uint16_t hc_num; + + hc_num = usb_host_getfreech(pdev); + if (hc_num != HC_ERROR) { + pdev->host.channel[hc_num & (USB_MAX_TX_FIFOS - 1U)] = HC_USED | ep_addr; + } + return (uint8_t)hc_num; +} + +/** + * @brief free the USB host channel assigned by idx + * @param [in] pdev device instance + * @param [in] idx Channel number to be freed + * @retval Status + */ +uint8_t usb_host_freech(usb_core_instance *pdev, uint8_t idx) +{ + if (idx < MAX_CHNUM) { + pdev->host.channel[idx & (USB_MAX_TX_FIFOS - 1U)] &= HC_USED_MASK; + } + return (uint8_t)HSTATUS_OK; +} + +/** + * @brief free all the USB host channels + * @param [in] pdev device instance + * @retval None + */ +void usb_host_dedistrallch(usb_core_instance *pdev) +{ + uint8_t idx; + + for (idx = 2U; idx < MAX_CHNUM ; idx ++) { + pdev->host.channel[idx & (USB_MAX_TX_FIFOS - 1U)] = 0U; + } +} + +/** + * @brief Get a free channel number so that can be distributed to a device endpoint + * @param [in] pdev device instance + * @retval idx the free channel index + */ +uint16_t usb_host_getfreech(usb_core_instance *pdev) +{ + uint8_t tmp_idx; + uint16_t u16Ret = HC_ERROR; + + for (tmp_idx = 0U ; tmp_idx < MAX_CHNUM ; tmp_idx++) { + if ((pdev->host.channel[tmp_idx & (USB_MAX_TX_FIFOS - 1U)] & HC_USED) == 0U) { + u16Ret = HC_OK; + break; + } + } + + if (u16Ret == HC_OK) { + u16Ret = tmp_idx; + } else { + u16Ret = HC_ERROR; + } + + return u16Ret; +} + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.h new file mode 100644 index 00000000..bea377cd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_cfgch.h @@ -0,0 +1,103 @@ +/** + ******************************************************************************* + * @file usb_host_cfgch.h + * @brief header file for the usb_host_cfgch.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_CFGCH_H__ +#define __USB_HOST_CFGCH_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/* USBH_HCS_Exported_Defines */ +#define MAX_CHNUM (12U) + +#define HC_OK (0x0000U) +#define HC_USED (0x8000U) +#define HC_ERROR (0xFFFFU) +#define HC_USED_MASK (0x7FFFU) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern uint8_t usb_host_distrch(usb_core_instance *pdev, uint8_t ep_addr); + +extern uint8_t usb_host_freech(usb_core_instance *pdev, uint8_t idx); + +extern void usb_host_dedistrallch(usb_core_instance *pdev); + +extern void usb_host_chopen(usb_core_instance *pdev, + uint8_t hc_num, + uint8_t dev_address, + uint8_t speed, + uint8_t ep_type, + uint16_t mps); + +extern void usb_host_mdfch(usb_core_instance *pdev, + uint8_t hc_num, + uint8_t dev_address, + uint8_t speed, + uint8_t ep_type, + uint16_t mps); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_CFGCH_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.c new file mode 100644 index 00000000..3026c0bd --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.c @@ -0,0 +1,537 @@ +/** + ******************************************************************************* + * @file usb_host_core.c + * @brief The core state machine process the enumeration and the control transfer process + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include "usb_host_core.h" +#include "usb_host_cfgch.h" +#include "usb_host_ctrltrans.h" +#include "usb_host_driver.h" +#include "usb_host_stdreq.h" +#include "usb_host_int.h" +#include "usb_bsp.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +HOST_STATUS usb_host_ctrlprocess(usb_core_instance *pdev, USBH_HOST *phost); +HOST_STATUS usb_host_enumprocess(usb_core_instance *pdev, USBH_HOST *phost); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +static uint8_t Local_Buffer[ENUM_LOCAL_BUF]; + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @brief initialization for the host application + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] class_cbk the call back function for the class application + * @param [in] user_cbk the call back function for user + * @retval None + */ +void usb_host_init(usb_core_instance *pdev, + USBH_HOST *phost, + usb_host_class_callback_func *class_cbk, + usb_host_user_callback_func *user_cbk) +{ + usb_bsp_init(pdev); + usb_host_deinit(pdev, phost); + phost->class_callbk = class_cbk; + phost->user_callbk = user_cbk; + host_driver_init(pdev); + phost->user_callbk->huser_init(); + usb_bsp_nvicconfig(); +} + +/** + * @brief deinitialize the host application + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval None + */ +void usb_host_deinit(usb_core_instance *pdev, USBH_HOST *phost) +{ + phost->host_state = HOST_IDLE; + phost->host_state_backup = HOST_IDLE; + phost->enum_state = ENUM_IDLE; + phost->req_state = REQ_CMD_TX; + + phost->ctrlparam.ctrl_state = CTRL_SETUP; + phost->ctrlparam.ctrlmaxsize = USB_MAX_EP0_SIZE; + + phost->device_prop.devaddr = DEV_DEFAULT_ADDRESS; + phost->device_prop.devspeed = PRTSPD_FULL_SPEED; + + (void)usb_host_freech(pdev, phost->ctrlparam.hc_num_in); + (void)usb_host_freech(pdev, phost->ctrlparam.hc_num_out); +} + +/** + * @brief This is the main process function for the host core, it will process + * the main machine, such as connect,disconnect, emunation etc. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval None + */ +void usb_host_mainprocess(usb_core_instance *pdev, USBH_HOST *phost) +{ + __IO HOST_STATUS tmp_status; + tmp_status = HSTATUS_FAIL; + HOST_HANDLE_STATE tmp_host_state; + + if ((host_driver_ifdevconnected(pdev) == 0UL) && (phost->host_state != HOST_IDLE)) { + if (phost->host_state != HOST_DEV_DISCONNECTED) { + phost->host_state = HOST_DEV_DISCONNECTED; + } + } + + if ((host_driver_ifdevconnected(pdev) == 0UL) && (phost->host_state == HOST_IDLE) + && (host_driver_getvbusdrivestate(pdev) == 0UL)) { + phost->host_state = HOST_DEV_DISCONNECTED; + } + + tmp_host_state = phost->host_state; + if (tmp_host_state == HOST_IDLE) { + if (0U != host_driver_ifdevconnected(pdev)) { + phost->host_state = HOST_DEV_CONNECTED; + usb_mdelay(50UL); + } + } else if (tmp_host_state == HOST_DEV_CONNECTED) { +#ifdef MSC_HID_COMPOSITE + if (host_driver_getcurrentspd(pdev) == 2) { + host_driver_init(pdev); + } +#endif /* MSC_HID_COMPOSITE */ + phost->user_callbk->huser_devattached(); + phost->ctrlparam.hc_num_out = usb_host_distrch(pdev, 0x00U); + phost->ctrlparam.hc_num_in = usb_host_distrch(pdev, 0x80U); + host_driver_portrst(pdev); + phost->user_callbk->huser_devreset(); + phost->device_prop.devspeed = (uint8_t)host_driver_getcurrentspd(pdev); + phost->host_state = HOST_ENUM; + phost->user_callbk->huser_devspddetected(phost->device_prop.devspeed); + usb_host_chopen(pdev, + phost->ctrlparam.hc_num_in, + phost->device_prop.devaddr, + phost->device_prop.devspeed, + EP_TYPE_CTRL, + (uint16_t)phost->ctrlparam.ctrlmaxsize); + usb_host_chopen(pdev, + phost->ctrlparam.hc_num_out, + phost->device_prop.devaddr, + phost->device_prop.devspeed, + EP_TYPE_CTRL, + (uint16_t)phost->ctrlparam.ctrlmaxsize); + } else if (tmp_host_state == HOST_ENUM) { + if (usb_host_enumprocess(pdev, phost) == HSTATUS_OK) { + phost->user_callbk->huser_enumcompl(); + phost->host_state = HOST_USER_INPUT; + } + } else if (tmp_host_state == HOST_USER_INPUT) { + if ((phost->class_callbk->host_class_init(pdev, phost)) == HSTATUS_OK) { + phost->host_state = HOST_CLASS_REQ; + } + } else if (tmp_host_state == HOST_CLASS_REQ) { + tmp_status = phost->class_callbk->host_class_request(pdev, phost); + if (tmp_status == HSTATUS_OK) { + phost->host_state = HOST_CLASS_PROCESS; + } else { + usb_host_errorprocess(phost, tmp_status); + } + } else if (tmp_host_state == HOST_CLASS_PROCESS) { + tmp_status = phost->class_callbk->host_class_process(pdev, phost); + usb_host_errorprocess(phost, tmp_status); + } else if (tmp_host_state == HOST_CTRL_TRANSMIT) { + (void)usb_host_ctrlprocess(pdev, phost); + } else if (tmp_host_state == HOST_ERROR_STATE) { + usb_host_deinit(pdev, phost); + phost->user_callbk->huser_deinit(); + phost->class_callbk->host_class_deinit(pdev); + } else if (tmp_host_state == HOST_DEV_DISCONNECTED) { + phost->user_callbk->huser_devdisconn(); + usb_host_deinit(pdev, phost); + phost->user_callbk->huser_deinit(); + phost->class_callbk->host_class_deinit(pdev); + usb_host_dedistrallch(pdev); + phost->host_state = HOST_IDLE; + + host_driver_init(pdev); + } else { + ; + } +} + +/** + * @brief process the status when related error status happens. + * @param [in] phost host state set + * @param [in] errType host status + * @retval None + */ +void usb_host_errorprocess(USBH_HOST *phost, HOST_STATUS errType) +{ + switch (errType) { + case HSTATUS_APP_DEINIT: + phost->host_state = HOST_ERROR_STATE; + phost->user_callbk->huser_init(); + break; + case HSTATUS_SPEED_UNKNOWN: + case HSTATUS_UNRECOVERED_ERROR: + phost->user_callbk->huser_unrecoverederror(); + phost->host_state = HOST_ERROR_STATE; + break; + default: + break; + } +} + +/** + * @brief this function process all the emunation steps. + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status + */ +HOST_STATUS usb_host_enumprocess(usb_core_instance *pdev, USBH_HOST *phost) +{ + HOST_STATUS tmp_status; + + ENUM_HANDLE_STATE tmp_enum_state; + tmp_status = HSTATUS_BUSY; + tmp_enum_state = phost->enum_state; + if (tmp_enum_state == ENUM_IDLE) { + if (usb_host_getdevdesc(pdev, phost, 8U) == HSTATUS_OK) { + phost->ctrlparam.ctrlmaxsize = phost->device_prop.devdesc.bMaxPacketSize0; + host_driver_portrst(pdev); + phost->enum_state = ENUM_GET_FULL_DEVDESC; + usb_host_mdfch(pdev, + phost->ctrlparam.hc_num_out, + 0U, + 0U, + 0U, + (uint16_t)phost->ctrlparam.ctrlmaxsize); + usb_host_mdfch(pdev, + phost->ctrlparam.hc_num_in, + 0U, + 0U, + 0U, + (uint16_t)phost->ctrlparam.ctrlmaxsize); + } + } + if (tmp_enum_state == ENUM_GET_FULL_DEVDESC) { + if (usb_host_getdevdesc(pdev, phost, USB_DEVICE_DESC_SIZE) == HSTATUS_OK) { + phost->user_callbk->huser_devdescavailable(&phost->device_prop.devdesc); + phost->enum_state = ENUM_SET_DEVADDR; + } + } + if (tmp_enum_state == ENUM_SET_DEVADDR) { + if (usb_host_setdevaddr(pdev, phost, DEV_ASSIGNED_ADDRESS) == HSTATUS_OK) { + usb_mdelay(2UL); + phost->device_prop.devaddr = DEV_ASSIGNED_ADDRESS; + phost->user_callbk->huser_devaddrdistributed(); + phost->enum_state = ENUM_GET_CFGDESC; + usb_host_mdfch(pdev, + phost->ctrlparam.hc_num_in, + phost->device_prop.devaddr, + 0U, + 0U, + 0U); + + usb_host_mdfch(pdev, + phost->ctrlparam.hc_num_out, + phost->device_prop.devaddr, + 0U, + 0U, + 0U); + } + } + if (tmp_enum_state == ENUM_GET_CFGDESC) { + if (usb_host_getcfgdesc(pdev, phost, USB_CONFIGURATION_DESC_SIZE) == HSTATUS_OK) { + phost->enum_state = ENUM_GET_FULL_CFGDESC; + } + } + if (tmp_enum_state == ENUM_GET_FULL_CFGDESC) { + if (usb_host_getcfgdesc(pdev, phost, phost->device_prop.devcfgdesc.wTotalLength) == HSTATUS_OK) { + phost->user_callbk->huser_cfgdescavailable(&phost->device_prop.devcfgdesc, + phost->device_prop.devitfdesc, + phost->device_prop.devepdesc[0]); + phost->enum_state = ENUM_GET_MFCSTRINGDESC; + } + } + if (tmp_enum_state == ENUM_GET_MFCSTRINGDESC) { + if (phost->device_prop.devdesc.iManufacturer != (uint8_t)0) { + if (usb_host_getstringdesc(pdev, + phost, + phost->device_prop.devdesc.iManufacturer, + Local_Buffer, + 0xffu) == HSTATUS_OK) { + phost->user_callbk->huser_mfcstring(Local_Buffer); + phost->enum_state = ENUM_GET_PRODUCT_STRINGDESC; + } + } else { + phost->user_callbk->huser_mfcstring("N/A"); + phost->enum_state = ENUM_GET_PRODUCT_STRINGDESC; + } + } + if (tmp_enum_state == ENUM_GET_PRODUCT_STRINGDESC) { + if (phost->device_prop.devdesc.iProduct != (uint8_t)0) { + if (usb_host_getstringdesc(pdev, + phost, + phost->device_prop.devdesc.iProduct, + Local_Buffer, + 0xffu) == HSTATUS_OK) { + phost->user_callbk->huser_productstring(Local_Buffer); + phost->enum_state = ENUM_GET_SERIALNUM_STRINGDESC; + } + } else { + phost->user_callbk->huser_productstring("N/A"); + phost->enum_state = ENUM_GET_SERIALNUM_STRINGDESC; + } + } + if (tmp_enum_state == ENUM_GET_SERIALNUM_STRINGDESC) { + if (phost->device_prop.devdesc.iSerialNumber != (uint8_t)0) { + if (usb_host_getstringdesc(pdev, + phost, + phost->device_prop.devdesc.iSerialNumber, + Local_Buffer, + 0xffu) == HSTATUS_OK) { + phost->user_callbk->huser_serialnum(Local_Buffer); + phost->enum_state = ENUM_SET_CFG; + } + } else { + phost->user_callbk->huser_serialnum("N/A"); + phost->enum_state = ENUM_SET_CFG; + } + } + if (tmp_enum_state == ENUM_SET_CFG) { + if (usb_host_setconfig(pdev, phost, + (uint16_t)phost->device_prop.devcfgdesc.bConfigurationValue) == HSTATUS_OK) { + phost->enum_state = ENUM_DEV_CFG_OVER; + } + } + if (tmp_enum_state == ENUM_DEV_CFG_OVER) { + tmp_status = HSTATUS_OK; + } else { + ; + } + return tmp_status; +} + + +/** + * @brief process the state machine of control transfer + * @param [in] pdev device instance + * @param [in] phost host state set + * @retval status + */ +HOST_STATUS usb_host_ctrlprocess(usb_core_instance *pdev, USBH_HOST *phost) +{ + uint8_t direction; + CTRL_HANDLE_STATE tmp_ctrl_state; + static uint16_t timeout = 0; + HOST_STATUS status = HSTATUS_OK; + HOST_CH_XFER_STATE URB_Status; + + phost->ctrlparam.ctrl_status = CTRL_START; + tmp_ctrl_state = phost->ctrlparam.ctrl_state; + + if (tmp_ctrl_state == CTRL_SETUP) { + /* transmit a setup packet to the device */ + usb_host_sendctrlsetup(pdev, phost->ctrlparam.setup.d8, phost->ctrlparam.hc_num_out); + phost->ctrlparam.ctrl_state = CTRL_SETUP_WAIT; + timeout = DATA_STAGE_TIMEOUT * 6U; + phost->ctrlparam.sof_num = (uint16_t)host_driver_getcurrentfrm(pdev); + } else if (tmp_ctrl_state == CTRL_SETUP_WAIT) { + URB_Status = host_driver_getxferstate(pdev, phost->ctrlparam.hc_num_out); + /* case SETUP packet sent successfully */ + if (URB_Status == HOST_CH_XFER_DONE) { + /* parse the direction of the request from the setup just sent */ + direction = (phost->ctrlparam.setup.b.bmRequestType & USB_REQ_DIR_MASK); + /* judge if there is a data stage, if wLength is not zero, there may be a in or out + data stage */ + if (phost->ctrlparam.setup.b.wLength.w != 0U) { + timeout = DATA_STAGE_TIMEOUT; + if (direction == USB_D2H) { + /* Data Direction is IN, device should send data in */ + phost->ctrlparam.ctrl_state = CTRL_DATA_IN; + } else { + /* Data Direction is OUT, host will send data out for device */ + phost->ctrlparam.ctrl_state = CTRL_DATA_OUT; + } + } + /* No DATA stage */ + else { + timeout = NODATA_STAGE_TIMEOUT; + /* If there is No Data Transfer Stage */ + if (direction == USB_D2H) { + /* Data Direction is IN */ + phost->ctrlparam.ctrl_state = CTRL_STATUS_OUT; + } else { + /* Data Direction is OUT */ + phost->ctrlparam.ctrl_state = CTRL_STATUS_IN; + } + } + /* Set the delay timer to enable timeout for data stage completion */ + phost->ctrlparam.sof_num = (uint16_t)host_driver_getcurrentfrm(pdev); + } else if (URB_Status == HOST_CH_XFER_ERROR) { + phost->ctrlparam.ctrl_state = CTRL_ERROR; + phost->ctrlparam.ctrl_status = CTRL_XACTERR; + } else if ((host_driver_getcurrentfrm(pdev) - phost->ctrlparam.sof_num) > timeout) { +#if (LL_PRINT_ENABLE == DDL_ON) + DDL_Printf("Device not responding\r\n"); +#endif + } else { + ; + } + } else if (tmp_ctrl_state == CTRL_DATA_IN) { + /* Issue an IN token */ + usb_host_recvctrldata(pdev, phost->ctrlparam.buff, phost->ctrlparam.length, phost->ctrlparam.hc_num_in); + phost->ctrlparam.ctrl_state = CTRL_DATA_IN_WAIT; + } else if (tmp_ctrl_state == CTRL_DATA_IN_WAIT) { + URB_Status = host_driver_getxferstate(pdev, phost->ctrlparam.hc_num_in); + /* check is DATA packet transfered successfully */ + if (URB_Status == HOST_CH_XFER_DONE) { + phost->ctrlparam.ctrl_state = CTRL_STATUS_OUT; + } + /* manage error cases*/ + if (URB_Status == HOST_CH_XFER_STALL) { + /* In stall case, return to previous machine state*/ + phost->host_state = phost->host_state_backup; + } else if (URB_Status == HOST_CH_XFER_ERROR) { + /* Device error */ + phost->ctrlparam.ctrl_state = CTRL_ERROR; + } else if ((host_driver_getcurrentfrm(pdev) - phost->ctrlparam.sof_num) > timeout) { + /* timeout for IN transfer */ + phost->ctrlparam.ctrl_state = CTRL_ERROR; + } else { + ; + } + } else if (tmp_ctrl_state == CTRL_DATA_OUT) { + /* Start DATA out transfer (only one DATA packet)*/ + pdev->host.hc[phost->ctrlparam.hc_num_out].out_toggle = 1; + + usb_host_sendctrldata(pdev, + phost->ctrlparam.buff, + phost->ctrlparam.length, + phost->ctrlparam.hc_num_out); + phost->ctrlparam.ctrl_state = CTRL_DATA_OUT_WAIT; + } else if (tmp_ctrl_state == CTRL_DATA_OUT_WAIT) { + URB_Status = host_driver_getxferstate(pdev, phost->ctrlparam.hc_num_out); + switch (URB_Status) { + case HOST_CH_XFER_DONE: + phost->ctrlparam.ctrl_state = CTRL_STATUS_IN; + break; + case HOST_CH_XFER_STALL: + phost->host_state = phost->host_state_backup; + phost->ctrlparam.ctrl_state = CTRL_STALLED; + break; + case HOST_CH_XFER_UNREADY: + phost->ctrlparam.ctrl_state = CTRL_DATA_OUT; + break; + case HOST_CH_XFER_ERROR: + phost->ctrlparam.ctrl_state = CTRL_ERROR; + break; + default: + break; + } + } else if (tmp_ctrl_state == CTRL_STATUS_IN) { + /* receive a packet with 0 byte */ + usb_host_recvctrldata(pdev, NULL, 0U, phost->ctrlparam.hc_num_in); + phost->ctrlparam.ctrl_state = CTRL_STATUS_IN_WAIT; + } else if (tmp_ctrl_state == CTRL_STATUS_IN_WAIT) { + URB_Status = host_driver_getxferstate(pdev, phost->ctrlparam.hc_num_in); + if (URB_Status == HOST_CH_XFER_DONE) { + /* Control transfers completed, Exit the State Machine */ + phost->host_state = phost->host_state_backup; + phost->ctrlparam.ctrl_state = CTRL_COMPLETE; + } else if (URB_Status == HOST_CH_XFER_ERROR) { + phost->ctrlparam.ctrl_state = CTRL_ERROR; + } else if ((host_driver_getcurrentfrm(pdev) - phost->ctrlparam.sof_num) > timeout) { + phost->ctrlparam.ctrl_state = CTRL_ERROR; + } else if (URB_Status == HOST_CH_XFER_STALL) { + /* Control transfers completed, Exit the State Machine */ + phost->host_state = phost->host_state_backup; + phost->ctrlparam.ctrl_status = CTRL_STALL; + status = HSTATUS_UNSUPPORTED; + } else { + ; + } + } else if (tmp_ctrl_state == CTRL_STATUS_OUT) { + pdev->host.hc[phost->ctrlparam.hc_num_out].out_toggle ^= 1U; + usb_host_sendctrldata(pdev, NULL, 0U, phost->ctrlparam.hc_num_out); + phost->ctrlparam.ctrl_state = CTRL_STATUS_OUT_WAIT; + } else if (tmp_ctrl_state == CTRL_STATUS_OUT_WAIT) { + URB_Status = host_driver_getxferstate(pdev, phost->ctrlparam.hc_num_out); + switch (URB_Status) { + case HOST_CH_XFER_DONE: + phost->host_state = phost->host_state_backup; + phost->ctrlparam.ctrl_state = CTRL_COMPLETE; + break; + case HOST_CH_XFER_UNREADY: + phost->ctrlparam.ctrl_state = CTRL_STATUS_OUT; + break; + case HOST_CH_XFER_ERROR: + phost->ctrlparam.ctrl_state = CTRL_ERROR; + break; + default: + break; + } + } else if (tmp_ctrl_state == CTRL_ERROR) { + if (++ phost->ctrlparam.err_cnt <= HOST_MAX_ERROR_CNT) { + /* re-start the transmission, starting from SETUP packet */ + phost->ctrlparam.ctrl_state = CTRL_SETUP; + } else { + phost->ctrlparam.ctrl_status = CTRL_FAIL; + phost->host_state = phost->host_state_backup; + + status = HSTATUS_FAIL; + } + } else { + ; + } + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.h new file mode 100644 index 00000000..66c045fb --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_core.h @@ -0,0 +1,95 @@ +/** + ******************************************************************************* + * @file usb_host_core.h + * @brief header file for the usb_host_core.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_CORE_H__ +#define __USB_HOST_CORE_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/* USBH_CORE_Exported_Defines */ +#define MSC_CLASS (0x08U) +#define HID_CLASS (0x03U) +#define MSC_PROTOCOL (0x50U) +#define CBI_PROTOCOL (0x01U) + +#define DEV_DEFAULT_ADDRESS (0U) +#define DEV_ASSIGNED_ADDRESS (1U) + +#define HOST_MAX_ERROR_CNT (2U) + +#define ENUM_LOCAL_BUF (256U) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void usb_host_init(usb_core_instance *pdev, + USBH_HOST *phost, + usb_host_class_callback_func *class_cbk, + usb_host_user_callback_func *user_cbk); +extern void usb_host_deinit(usb_core_instance *pdev, USBH_HOST *phost); +extern void usb_host_mainprocess(usb_core_instance *pdev, USBH_HOST *phost); +extern void usb_host_errorprocess(USBH_HOST *phost, HOST_STATUS errType); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_CORE_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.c new file mode 100644 index 00000000..db337977 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.c @@ -0,0 +1,320 @@ +/** + ******************************************************************************* + * @file usb_host_ctrltrans.c + * @brief This file handles the issuing of the USB transactions + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_ctrltrans.h" +#include "usb_host_driver.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +void usb_host_submitsetupreq(USBH_HOST *phost, uint8_t *buff, uint16_t length); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @brief Start a setup transfer by changing the state-machine and + * initializing the required variables needed for the Control Transfer + * @param [in] phost host state set + * @param [in] buff data buffer used for setup request + * @param [in] length data length in byte + * @retval status + */ +void usb_host_submitsetupreq(USBH_HOST *phost, uint8_t *buff, uint16_t length) +{ + /* Save Global State */ + phost->host_state_backup = phost->host_state; + /* Prepare the Transactions */ + phost->host_state = HOST_CTRL_TRANSMIT; + phost->ctrlparam.buff = buff; + phost->ctrlparam.length = length; + phost->ctrlparam.ctrl_state = CTRL_SETUP; +} + +/** + * @brief send a control request and update the status after the request sent. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] buff data buffer whose data will be sent in the control pipe. + * @param [in] length length of the data sent. + * @retval status + */ +HOST_STATUS usb_host_ctrlreq(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t *buff, + uint16_t length) +{ + HOST_STATUS status; + REQ_HANDLE_STATE tmp_req_state; + (void)(pdev); + status = HSTATUS_BUSY; + tmp_req_state = phost->req_state; + if (tmp_req_state == REQ_CMD_TX) { + /* prepare a setup packet for transferring */ + usb_host_submitsetupreq(phost, buff, length); + /* update the request state */ + phost->req_state = REQ_CMD_WAIT; + /* The status would be returned in this function */ + status = HSTATUS_BUSY; + } else if (tmp_req_state == REQ_CMD_WAIT) { + switch (phost->ctrlparam.ctrl_state) { + case CTRL_COMPLETE: + /* Commands have been successfully sent and Responses have been Received */ + phost->req_state = REQ_CMD_TX; + /* update the control state */ + phost->ctrlparam.ctrl_state = CTRL_IDLE; + status = HSTATUS_OK; + break; + case CTRL_ERROR: + /* fail transfer */ + phost->req_state = REQ_CMD_TX; + status = HSTATUS_FAIL; + break; + case CTRL_STALLED: + /* Commands have been successfully sent and Responses have been Received */ + phost->req_state = REQ_CMD_TX; + status = HSTATUS_UNSUPPORTED; + break; + default: + break; + } + } else { + ; + } + return status; +} + +/** + * @brief sends a setup packet to the control EP of the USB device + * @param [in] pdev device instance + * @param [in] buff data buffer whose data will be sent in the control pipe to the control EP of the device. + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_sendctrlsetup(usb_core_instance *pdev, uint8_t *buff, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = 0U; + pdev->host.hc[hc_num].pid_type = PID_SETUP; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = 8; + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief sends a data packet to the USB device + * @param [in] pdev device instance + * @param [in] buff data buffer whose data will be sent to the USB device + * @param [in] length the data length in byte that would be sent + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_sendctrldata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = 0; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + if (length == 0U) { + /* For Status OUT stage, Length==0, Status Out PID = 1 always */ + pdev->host.hc[hc_num].out_toggle = 1; + } + /* Set the Data Toggle bit */ + if (pdev->host.hc[hc_num].out_toggle == 0U) { + pdev->host.hc[hc_num].pid_type = PID_DATA0; + } else { + pdev->host.hc[hc_num].pid_type = PID_DATA1 ; + } + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief Receives the response data to the setup packet + * @param [in] pdev device instance + * @param [in] buff data buffer when received data. + * @param [in] length the length data in byte have received. + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_recvctrldata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)1; + pdev->host.hc[hc_num].pid_type = PID_DATA1; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief sent the bulk packet to the device + * @param [in] pdev device instance + * @param [in] buff data buffer whose data will be sent + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_sendbulkdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = 0; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + /* Set the Data Toggle bit */ + if (pdev->host.hc[hc_num].out_toggle == 0U) { + pdev->host.hc[hc_num].pid_type = PID_DATA0; + } else { + pdev->host.hc[hc_num].pid_type = PID_DATA1 ; + } + + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief receives bulk packet from device + * @param [in] pdev device instance + * @param [in] buff buffer to save the data received from the device + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval status + */ +void usb_host_recvbulkdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)1; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + + + if (pdev->host.hc[hc_num].in_toggle == (uint8_t)0) { + pdev->host.hc[hc_num].pid_type = PID_DATA0; + } else { + pdev->host.hc[hc_num].pid_type = PID_DATA1; + } + + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief receives the device response to the Interrupt IN token + * @param [in] pdev device instance + * @param [in] buff buffer to save the data received from the device + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_recvintdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)1; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + if (pdev->host.hc[hc_num].in_toggle == (uint8_t)0) { + pdev->host.hc[hc_num].pid_type = PID_DATA0; + } else { + pdev->host.hc[hc_num].pid_type = PID_DATA1; + } + /* toggle the DATA PID */ + pdev->host.hc[hc_num].in_toggle ^= (uint8_t)1; + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief send the data on Interrupt OUT Endpoint + * @param [in] pdev device instance + * @param [in] buff data buffer whose data will be sent + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_sentintdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)0; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + + if (pdev->host.hc[hc_num].in_toggle == (uint8_t)0) { + pdev->host.hc[hc_num].pid_type = PID_DATA0; + } else { + pdev->host.hc[hc_num].pid_type = PID_DATA1; + } + + pdev->host.hc[hc_num].in_toggle ^= (uint8_t)1; + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief receives the Device Response to the Isochronous IN token + * @param [in] pdev device instance + * @param [in] buff buffer to save the data received from the device + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_recvisocdata(usb_core_instance *pdev, uint8_t *buff, uint32_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)1; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + pdev->host.hc[hc_num].pid_type = PID_DATA0; + + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @brief Sends the data through Isochronous OUT Endpoint + * @param [in] pdev device instance + * @param [in] buff data buffer whose data will be sent + * @param [in] length data length in byte + * @param [in] hc_num host channel index + * @retval None + */ +void usb_host_sendisocdata(usb_core_instance *pdev, uint8_t *buff, uint32_t length, uint8_t hc_num) +{ + pdev->host.hc[hc_num].is_epin = (uint8_t)0; + pdev->host.hc[hc_num].xfer_buff = buff; + pdev->host.hc[hc_num].xfer_len = length; + pdev->host.hc[hc_num].pid_type = PID_DATA0; + (void)host_driver_submitrequest(pdev, hc_num); +} + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.h new file mode 100644 index 00000000..98e461ca --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_ctrltrans.h @@ -0,0 +1,86 @@ +/** + ******************************************************************************* + * @file usb_host_ctrltrans.h + * @brief header file for the usb_host_ctrltrans.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_CTRLTRANS_H__ +#define __USB_HOST_CTRLTRANS_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void usb_host_sendctrlsetup(usb_core_instance *pdev, uint8_t *buff, uint8_t hc_num); +extern void usb_host_sendctrldata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern void usb_host_recvctrldata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern void usb_host_recvbulkdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern void usb_host_sendbulkdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern void usb_host_recvintdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern void usb_host_sentintdata(usb_core_instance *pdev, uint8_t *buff, uint16_t length, uint8_t hc_num); +extern HOST_STATUS usb_host_ctrlreq(usb_core_instance *pdev, USBH_HOST *phost, uint8_t *buff, uint16_t length); +extern void usb_host_recvisocdata(usb_core_instance *pdev, uint8_t *buff, uint32_t length, uint8_t hc_num); +extern void usb_host_sendisocdata(usb_core_instance *pdev, uint8_t *buff, uint32_t length, uint8_t hc_num); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_CTRLTRANS_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_def.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_def.h new file mode 100644 index 00000000..df754907 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_def.h @@ -0,0 +1,430 @@ +/** + ******************************************************************************* + * @file usb_host_def.h + * @brief Definitions used in the USB host library + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_DEF_H__ +#define __USB_HOST_DEF_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include "usb_app_conf.h" +#include "usb_lib.h" +#include "hc32_ll.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ +/* This Union is copied from usb_core.h */ +typedef union { + uint16_t w; + struct BW { + uint8_t msb; + uint8_t lsb; + } + bw; +} uint16_t_uint8_t; +/* standard setup packet defination */ +typedef union { + uint8_t d8[8]; + struct _SetupPkt_Struc { + uint8_t bmRequestType; + uint8_t bRequest; + uint16_t_uint8_t wValue; + uint16_t_uint8_t wIndex; + uint16_t_uint8_t wLength; + } b; +} usb_setup_typedef; + +typedef struct { + uint8_t bLength; + uint8_t bDescriptorType; +} USB_HOST_DescHeader_TypeDef; + +/* Standard Device Descriptor */ +typedef struct { + uint8_t bLength; /* Size of this descriptor in bytes */ + uint8_t bDescriptorType; /* Device descriptor type */ + uint16_t bcdUSB; /* USB Specification Release Numbrer in Binary-Coded Decimal(i.e.,2.10 is 210H) */ + uint8_t bDeviceClass; /* Class code(assigned by the USB-IF) */ + uint8_t bDeviceSubClass; /* Subclass code(assigned by the USB-IF) this code is qualified by the value of the \ + bDeviceClass field. */ + uint8_t bDeviceProtocol; /* Protocol code(assigned by the USB-IF), this code is qualified by the value of the \ + bDeviceClass and the bDeviceSubClass fields. */ + uint8_t bMaxPacketSize0; /* Maximum packet size for EP0 */ + uint16_t idVendor; /* Vendor ID (assigned by the USB-IF) */ + uint16_t idProduct; /* Product ID (assigned by manufacturer) */ + uint16_t bcdDevice; /* Device Release Number in binary-coded decimal */ + uint8_t iManufacturer; /* Index of string descriptor describing manufacturer */ + uint8_t iProduct; /* Index of string descriptor describing product */ + uint8_t iSerialNumber; /* Index of string descriptor describing the device's serial number */ + uint8_t bNumConfigurations; /* Number of possible configurations */ +} usb_host_devdesc_typedef; + +/* Standard Configuration Descriptor */ +typedef struct { + uint8_t bLength; /* Size of this descriptor in bytes */ + uint8_t bDescriptorType; /* CONFIGURATION descriptor type */ + uint16_t wTotalLength; /* Total length of data returned for this configuration */ + uint8_t bNumInterfaces; /* Number of interfaces supported by this configuration */ + uint8_t bConfigurationValue; /* Value to use as an argument to the SetConfiguration() request to select this configuration */ + uint8_t iConfiguration; /* Index of string descriptor describing this configuration */ + uint8_t bmAttributes; /* Configuration characteristics: D7:Reserved(set to one) D6:Self-powered D5:Remote Wakeup D4..0 Reserved(set to zero) */ + uint8_t bMaxPower; /* Maximum power consumption of the device from the bus in this specific configuration when the device is fully operational */ +} usb_host_cfgdesc_typedef; + +typedef struct { + uint8_t bLength; + uint8_t bDescriptorType; + uint16_t bcdHID; /* indicates what endpoint this descriptor is describing */ + uint8_t bCountryCode; /* specifies the transfer type. */ + uint8_t bNumDescriptors; /* specifies the transfer type. */ + uint8_t bReportDescriptorType; /* Maximum Packet Size this endpoint is capable of sending or receiving */ + uint16_t wItemLength; /* is used to specify the polling interval of certain transfers. */ +} USB_HOST_HIDDesc_TypeDef; + +/* Standard Interface Descriptor */ +typedef struct { + uint8_t bLength; /* Size of this descriptor in bytes */ + uint8_t bDescriptorType; /* INTERFACE Descriptor Type */ + uint8_t bInterfaceNumber; /* Number of this interface */ + uint8_t bAlternateSetting; /* Value used to select this alternate setting for the interface identifiled in the \ + prior field */ + uint8_t bNumEndpoints; /* Number of Endpoints used by this interface */ + uint8_t bInterfaceClass; /* Class code (assigned by the USB-IF) */ + uint8_t bInterfaceSubClass; /* Subclass code (assigned by the USB-IF) */ + uint8_t bInterfaceProtocol; /* Protocol code (assigned by the USB) */ + uint8_t iInterface; /* Index of string descriptor describing this interface */ +} usb_host_itfdesc_typedef; + +/* Standard Endpoint Descriptor */ +typedef struct { + uint8_t bLength; /* Size of this descriptor in bytes */ + uint8_t bDescriptorType; /* ENDPOINT descriptor type */ + uint8_t bEndpointAddress; /* The address of the endpoint on the device described by this descriptor */ + uint8_t bmAttributes; /* refer to the related standard of USB 2.0 */ + uint16_t wMaxPacketSize; /* Maximum Packet Size this endpoint is capable of sending or receiving when this \ + configuration is selected */ + uint8_t bInterval; /* Interval for servicing the endpoint for data transfers */ +} USB_HOST_EPDesc_TypeDef; + +/* USBH_CORE_Exported_Types */ +/* Host status */ +typedef enum { + HSTATUS_OK = 0, + HSTATUS_BUSY, + HSTATUS_FAIL, + HSTATUS_UNSUPPORTED, + HSTATUS_UNRECOVERED_ERROR, + HSTATUS_SPEED_UNKNOWN, + HSTATUS_APP_DEINIT +} HOST_STATUS; + +/* states about the handle stages on the host side */ +typedef enum { + HOST_IDLE = 0, + HOST_DEV_CONNECTED, + HOST_DEV_DISCONNECTED, + HOST_GET_DEVSPEED, + HOST_ENUM, + HOST_CLASS_REQ, + HOST_CLASS_PROCESS, + HOST_CTRL_TRANSMIT, + HOST_USER_INPUT, + HOST_SUSPENDED, + HOST_ERROR_STATE +} HOST_HANDLE_STATE; + + +/* states of the enumeration stage on the host side */ +typedef enum { + ENUM_IDLE = 0, + ENUM_GET_FULL_DEVDESC, + ENUM_SET_DEVADDR, + ENUM_GET_CFGDESC, + ENUM_GET_FULL_CFGDESC, + ENUM_GET_MFCSTRINGDESC, + ENUM_GET_PRODUCT_STRINGDESC, + ENUM_GET_SERIALNUM_STRINGDESC, + ENUM_SET_CFG, + ENUM_DEV_CFG_OVER +} ENUM_HANDLE_STATE; + +/* states of the control stages on the host side */ +typedef enum { + CTRL_IDLE = 0, + CTRL_SETUP, + CTRL_SETUP_WAIT, + CTRL_DATA_IN, + CTRL_DATA_IN_WAIT, + CTRL_DATA_OUT, + CTRL_DATA_OUT_WAIT, + CTRL_STATUS_IN, + CTRL_STATUS_IN_WAIT, + CTRL_STATUS_OUT, + CTRL_STATUS_OUT_WAIT, + CTRL_ERROR, + CTRL_STALLED, + CTRL_COMPLETE +} CTRL_HANDLE_STATE; + +/* Following states are state machine for the request transferring */ +typedef enum { + REQ_CMD_IDLE = 0, + REQ_CMD_TX, + REQ_CMD_WAIT +} REQ_HANDLE_STATE; + +typedef enum { + USER_HAVE_RESP = 0, + USER_NONE_RESP +} HOST_USER_STATUS; + +typedef struct { + uint8_t hc_num_in; /* channel number for the IN EP */ + uint8_t hc_num_out; /* channel number for the OUT EP */ + uint8_t ctrlmaxsize; /* the max size of EP0 parsed from the device descriptor */ + uint8_t err_cnt; /* the error counter */ + uint16_t sof_num; /* the frame number for sof packet */ + uint16_t length; /* length of data in byte */ + uint8_t *buff; /* data buffer */ + CTRL_HANDLE_STATUS ctrl_status; /* status of control pipe */ + CTRL_HANDLE_STATE ctrl_state; /* running state of the control transfer */ + usb_setup_typedef setup; /* setup packet */ +} usb_host_ctrl_param; + +/* Device information parsed from the related descriptors requested from the connected device + the following data are all parsed from the data sent by the connnected device */ +typedef struct { + uint8_t devaddr; /* the address of the connected device */ + uint8_t devspeed; /* the core speed of the connected device */ + usb_host_devdesc_typedef devdesc; /* the device descriptor parsed from the data sent by device */ + usb_host_cfgdesc_typedef devcfgdesc; /* the device configuration descriptor parsed from the data sent by device */ + usb_host_itfdesc_typedef devitfdesc[USBH_MAX_NUM_INTERFACES]; /* the interface descritpor */ + USB_HOST_EPDesc_TypeDef devepdesc[USBH_MAX_NUM_INTERFACES][USBH_MAX_NUM_ENDPOINTS]; /* the endpoint descriptor */ + USB_HOST_HIDDesc_TypeDef hiddesc; /* the hid descriptor */ +} usb_host_devinformation; + +typedef struct { + HOST_STATUS(*host_class_init)(usb_core_instance *pdev, void *phost); + void (*host_class_deinit)(usb_core_instance *pdev); + HOST_STATUS(*host_class_request)(usb_core_instance *pdev, void *phost); + HOST_STATUS(*host_class_process)(usb_core_instance *pdev, void *phost); +} usb_host_class_callback_func; + +typedef struct { + void (*huser_init)(void); + void (*huser_deinit)(void); + void (*huser_devattached)(void); + void (*huser_devreset)(void); + void (*huser_devdisconn)(void); + void (*huser_overcurrent)(void); + void (*huser_devspddetected)(uint8_t DeviceSpeed); + void (*huser_devdescavailable)(void *); + void (*huser_devaddrdistributed)(void); + void (*huser_cfgdescavailable)(usb_host_cfgdesc_typedef *, + usb_host_itfdesc_typedef *, + USB_HOST_EPDesc_TypeDef *); + /* Configuration Descriptor available */ + void (*huser_mfcstring)(void *); + void (*huser_productstring)(void *); + void (*huser_serialnum)(void *); + void (*huser_enumcompl)(void); + HOST_USER_STATUS(*huser_userinput)(void); + int (*huser_application)(void); + void (*huser_devunsupported)(void); + void (*huser_unrecoverederror)(void); +} usb_host_user_callback_func; + +typedef struct { + /* states for the host, enumeration, request */ + REQ_HANDLE_STATE req_state; /* value of state machine about the request */ + ENUM_HANDLE_STATE enum_state; /* state machine while enumerating */ + HOST_HANDLE_STATE host_state_backup; /* backup value of state machine about the host */ + HOST_HANDLE_STATE host_state; /* value of state machine about the host */ + /* control informations */ + usb_host_ctrl_param ctrlparam; /* values about the control parameters */ + /* device information parsed from the descriptors from the device */ + usb_host_devinformation device_prop; + /* functions: call back functions for the class and user */ + usb_host_class_callback_func *class_callbk; + usb_host_user_callback_func *user_callbk; +} USBH_HOST; + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +#ifndef FALSE +#define FALSE 0U +#endif + +#ifndef TRUE +#define TRUE 1U +#endif + +/* Get a 16bits data from buffer in little end mode. */ +#define SMALL_END(addr) (((uint16_t)(*((uint8_t *)(addr)))) + (((uint16_t)(*(((uint8_t *)(addr)) + 1U))) << 8U)) + +#define USB_LEN_CFG_DESC (0x09U) + +/* bmRequestType +D7: Data transfer direction + 0 = Host-to-device + 1 = Device-to-host +*/ +#define USB_REQ_DIR_MASK (0x80U) +#define USB_H2D (0x00U) +#define USB_D2H (0x80U) + +/* bmRequestType +D6...5: Type + 0 = Standard + 1 = Class + 2 = Vendor + 3 = Reserved +*/ +#define USB_REQ_TYPE_STANDARD (0x00U) +#define USB_REQ_TYPE_CLASS (0x20U) +#define USB_REQ_TYPE_VENDOR (0x40U) +#define USB_REQ_TYPE_RESERVED (0x60U) + +/* bmRequestType +D4...0: Recipient + 0 = Device + 1 = Interface + 2 = Endpoint + 3 = Other + 4...31 = Reserved +*/ +#define USB_REQ_RECIPIENT_DEVICE (0x00U) +#define USB_REQ_RECIPIENT_INTERFACE (0x01U) +#define USB_REQ_RECIPIENT_ENDPOINT (0x02U) +#define USB_REQ_RECIPIENT_OTHER (0x03U) + +/* Table 9-4. Standard Request Codes [USB Specification] */ +/* bRequest Value */ +#define USB_REQ_GET_STATUS (0x00U) +#define USB_REQ_CLEAR_FEATURE (0x01U) +#define USB_REQ_SET_FEATURE (0x03U) +#define USB_REQ_SET_ADDRESS (0x05U) +#define USB_REQ_GET_DESCRIPTOR (0x06U) +#define USB_REQ_SET_DESCRIPTOR (0x07U) +#define USB_REQ_GET_CONFIGURATION (0x08U) +#define USB_REQ_SET_CONFIGURATION (0x09U) +#define USB_REQ_GET_INTERFACE (0x0AU) +#define USB_REQ_SET_INTERFACE (0x0BU) +#define USB_REQ_SYNCH_FRAME (0x0Cu) + +/* Table 9-5. Descriptor Types [USB Specification] */ +/* Descriptor Types Value */ +#define USB_DESC_TYPE_DEVICE (1U) +#define USB_DESC_TYPE_CONFIGURATION (2U) +#define USB_DESC_TYPE_STRING (3U) +#define USB_DESC_TYPE_INTERFACE (4U) +#define USB_DESC_TYPE_ENDPOINT (5U) +#define USB_DESC_TYPE_DEVICE_QUALIFIER (6U) +#define USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION (7U) +#define USB_DESC_TYPE_INTERFACE_POWER (8U) +#define USB_DESC_TYPE_HID (0x21U) +#define USB_DESC_TYPE_HID_REPORT (0x22U) + +#define USB_DEVICE_DESC_SIZE (18U) +#define USB_CONFIGURATION_DESC_SIZE (9U) +#define USB_HID_DESC_SIZE (9U) +#define USB_INTERFACE_DESC_SIZE (9U) +#define USB_ENDPOINT_DESC_SIZE (7U) + +/* Descriptor Type and Descriptor Index */ +/* Use the following values when calling the function usb_host_getdesc */ +#define USB_DESC_DEVICE (((uint16_t)USB_DESC_TYPE_DEVICE << 8U) & 0xFF00U) +#define USB_DESC_CONFIGURATION (((uint16_t)USB_DESC_TYPE_CONFIGURATION << 8U) & 0xFF00U) +#define USB_DESC_STRING (((uint16_t)USB_DESC_TYPE_STRING << 8U) & 0xFF00U) +#define USB_DESC_INTERFACE (((uint16_t)USB_DESC_TYPE_INTERFACE << 8U) & 0xFF00U) +#define USB_DESC_ENDPOINT (((uint16_t)USB_DESC_TYPE_INTERFACE << 8U) & 0xFF00U) +#define USB_DESC_DEVICE_QUALIFIER (((uint16_t)USB_DESC_TYPE_DEVICE_QUALIFIER << 8U) & 0xFF00U) +#define USB_DESC_OTHER_SPEED_CONFIGURATION (((uint16_t)USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION << 8U) & 0xFF00U) +#define USB_DESC_INTERFACE_POWER (((uint16_t)USB_DESC_TYPE_INTERFACE_POWER << 8U) & 0xFF00U) +#define USB_DESC_HID_REPORT (((uint16_t)USB_DESC_TYPE_HID_REPORT << 8U) & 0xFF00U) +#define USB_DESC_HID (((uint16_t)USB_DESC_TYPE_HID << 8U) & 0xFF00U) + +#define USB_EP_DIR_OUT (0x00U) +#define USB_EP_DIR_IN (0x80U) +#define USB_EP_DIR_MSK (0x80U) + +/* supported classes */ +#define USB_MSC_CLASS (0x08U) +#define USB_HID_CLASS (0x03U) + +/* Interface Descriptor field values for HID Boot Protocol */ +#define HID_BOOT_CODE (0x01U) +#define HID_KEYBRD_BOOT_CODE (0x01U) +#define HID_MOUSE_BOOT_CODE (0x02U) + +/* As per USB specs 9.2.6.4 :Standard request with data request timeout: 5sec + Standard request with no data stage timeout : 50ms */ +#define DATA_STAGE_TIMEOUT (5000U) +#define NODATA_STAGE_TIMEOUT (50U) + +/* Macro definations for host mode */ +#define PID_DATA0 (0U) +#define PID_DATA2 (1U) +#define PID_DATA1 (2U) +#define PID_SETUP (3U) +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_DEF_H__ */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.c new file mode 100644 index 00000000..60670989 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.c @@ -0,0 +1,231 @@ +/** + ******************************************************************************* + * @file usb_host_driver.c + * @brief Host Interface Layer. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_driver.h" +#include "usb_bsp.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @brief Initialize the driver for the host mode + * @param [in] pdev device instance + * @retval None + */ +void host_driver_init(usb_core_instance *pdev) +{ + uint8_t i; + + pdev->host.is_dev_connect = 0U; + for (i = 0U; i < USB_MAX_TX_FIFOS; i++) { + pdev->host.ErrCnt[i] = 0U; + pdev->host.XferCnt[i] = 0U; + pdev->host.HC_Status[i] = HOST_CH_IDLE; + } + pdev->host.hc[0].max_packet = 8U; + + usb_setregaddr(&pdev->regs, &pdev->basic_cfgs);; + + usb_gintdis(&pdev->regs); + usb_initusbcore(&pdev->regs, &pdev->basic_cfgs); + /* force to work in host mode*/ + usb_modeset(&pdev->regs, HOST_MODE); + /* configure charge pump IO */ + usb_bsp_cfgvbus(&pdev->regs); + usb_vbusctrl(&pdev->regs, 1U); + usb_mdelay(50UL); + + usb_hostmodeinit(&pdev->regs, &pdev->basic_cfgs); + usb_ginten(&pdev->regs); +} + +/** + * @brief get current speed when in host mode + * @param [in] pdev device instance + * @retval current speed + */ +uint32_t host_driver_getcurrentspd(usb_core_instance *pdev) +{ + uint32_t u32hppt; + u32hppt = READ_REG32(*pdev->regs.HPRT); + return ((u32hppt & USBFS_HPRT_PSPD) >> USBFS_HPRT_PSPD_POS); +} + +/** + * @brief get current DM DP state + * @param [in] pdev device instance + * @retval DM DP state + * 0x00 DM L, DP L + * 0x01 DM L, DP H + * 0x02 DM H, DP L + * 0x03 DM H, DP H + */ +uint32_t host_driver_getdmdpstate(usb_core_instance *pdev) +{ + uint32_t u32hppt; + u32hppt = READ_REG32(*pdev->regs.HPRT); + return ((u32hppt & USBFS_HPRT_PLSTS) >> USBFS_HPRT_PLSTS_POS); +} + +/** + * @brief get vbus drive state + * @param [in] pdev device instance + * @retval vbus driver state + * 0x00 vbus driver disable + * 0x01 vbus driver enable + */ +uint32_t host_driver_getvbusdrivestate(usb_core_instance *pdev) +{ + uint32_t u32hppt; + u32hppt = READ_REG32(*pdev->regs.HPRT); + return ((u32hppt & USBFS_HPRT_PWPR) >> USBFS_HPRT_PWPR_POS); +} + +/** + * @brief reset the port + * @param [in] pdev device instance + * @retval None + */ +void host_driver_portrst(usb_core_instance *pdev) +{ + usb_hprtrst(&pdev->regs); +} + +/** + * @brief get the connected status of the device + * @param [in] pdev device instance + * @retval 1 connected or 0 disconnected + */ +uint32_t host_driver_ifdevconnected(usb_core_instance *pdev) +{ + return (pdev->host.is_dev_connect); +} + +/** + * @brief gets the frame number for of sof packet + * @param [in] pdev device instance + * @retval number of frame + */ +uint32_t host_driver_getcurrentfrm(usb_core_instance *pdev) +{ + return (READ_REG32(pdev->regs.HREGS->HFNUM) & 0xFFFFUL) ; +} + +/** + * @brief gets the last xfer state + * @param [in] pdev device instance + * @param [in] ch_num channel number + * @retval HOST_CH_XFER_STATE + */ +HOST_CH_XFER_STATE host_driver_getxferstate(usb_core_instance *pdev, uint8_t ch_num) +{ + return pdev->host.URB_State[ch_num] ; +} + +/** + * @brief gets the xfer count + * @param [in] pdev device instance + * @param [in] ch_num channel number + * @retval number of data trandmitted in bytes + */ +uint32_t host_driver_getxfercnt(usb_core_instance *pdev, uint8_t ch_num) +{ + return pdev->host.XferCnt[ch_num] ; +} + +/** + * @brief gets the host channel status + * @param [in] pdev device instance + * @param [in] ch_num channel number + * @retval HOST_CH_STATUS + */ +HOST_CH_STATUS host_driver_gethostchstate(usb_core_instance *pdev, uint8_t ch_num) +{ + return pdev->host.HC_Status[ch_num] ; +} + +/** + * @brief prepare a host channel and start a transfer + * @param [in] pdev device instance + * @param [in] hc_num channel number + * @retval status + */ +uint32_t host_driver_hostch_init(usb_core_instance *pdev, uint8_t hc_num) +{ + return usb_inithch(&pdev->regs, hc_num, &pdev->host.hc[hc_num], pdev->basic_cfgs.dmaen); +} + +/** + * @brief prepare a host channel and start a transfer + * @param [in] pdev device instance + * @param [in] hc_num channel number + * @retval status + */ +uint32_t host_driver_submitrequest(usb_core_instance *pdev, uint8_t hc_num) +{ + pdev->host.URB_State[hc_num] = HOST_CH_XFER_IDLE; + pdev->host.hc[hc_num].xfer_count = 0U ; + return usb_hchtransbegin(&pdev->regs, hc_num, &pdev->host.hc[hc_num], pdev->basic_cfgs.dmaen); +} + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.h new file mode 100644 index 00000000..b7a902d2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_driver.h @@ -0,0 +1,90 @@ +/** + ******************************************************************************* + * @file usb_host_driver.h + * @brief Head file for usb_host_driver.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_DRIVER_H__ +#define __USB_HOST_DRIVER_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void host_driver_init(usb_core_instance *pdev); +extern uint32_t host_driver_hostch_init(usb_core_instance *pdev, uint8_t hc_num); +extern uint32_t host_driver_submitrequest(usb_core_instance *pdev, uint8_t hc_num); +extern uint32_t host_driver_getcurrentspd(usb_core_instance *pdev); +extern uint32_t host_driver_getdmdpstate(usb_core_instance *pdev); +extern uint32_t host_driver_getvbusdrivestate(usb_core_instance *pdev); +extern void host_driver_portrst(usb_core_instance *pdev); +extern uint32_t host_driver_ifdevconnected(usb_core_instance *pdev); +extern uint32_t host_driver_getcurrentfrm(usb_core_instance *pdev); +extern HOST_CH_XFER_STATE host_driver_getxferstate(usb_core_instance *pdev, uint8_t ch_num); +extern uint32_t host_driver_getxfercnt(usb_core_instance *pdev, uint8_t ch_num); +extern HOST_CH_STATUS host_driver_gethostchstate(usb_core_instance *pdev, uint8_t ch_num); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_DRIVER_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.c new file mode 100644 index 00000000..cb8fe289 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.c @@ -0,0 +1,575 @@ +/** + ******************************************************************************* + * @file usb_host_int.c + * @brief Host driver interrupt subroutines. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_int.h" +#include "usb_host_driver.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +void usb_host_hc_isr(usb_core_instance *pdev); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ + +/** + * @brief processes interrupt for a specific host channel which is used for OUT EP + * @param [in] pdev device instance + * @param [in] chnum channel index + * @retval None + */ +static void usb_host_chx_out_isr(usb_core_instance *pdev, uint8_t chnum) +{ + uint32_t u32hcchar; + uint32_t u32hcint; + uint32_t u32hcintmsk; + + u32hcchar = READ_REG32(pdev->regs.HC_REGS[chnum]->HCCHAR); + u32hcint = READ_REG32(pdev->regs.HC_REGS[chnum]->HCINT); + u32hcintmsk = READ_REG32(pdev->regs.HC_REGS[chnum]->HCINTMSK); + u32hcint = u32hcint & u32hcintmsk; + + if (0UL != (u32hcint & USBFS_HCINT_ACK)) { + usb_host_clrint(pdev, chnum, USBFS_HCINT_ACK); + } +#if defined (HC32F4A0) + else if (0UL != (u32hcint & USBFS_HCINT_AHBERR)) { + usb_host_clrint(pdev, chnum, USBFS_HCINT_AHBERR); + usb_host_int_unmskchhltd(pdev, chnum); + } +#endif + else if (0UL != (u32hcint & USBFS_HCINT_FRMOR)) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_FRMOR); + } else if (0UL != (u32hcint & USBFS_HCINT_XFRC)) { + pdev->host.ErrCnt[chnum] = 0U; + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_XFRC); + pdev->host.HC_Status[chnum] = HOST_CH_XFERCOMPL; + } else if (0UL != (u32hcint & USBFS_HCINT_STALL)) { + usb_host_clrint(pdev, chnum, USBFS_HCINT_STALL); + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + pdev->host.HC_Status[chnum] = HOST_CH_STALL; + } else if (0UL != (u32hcint & USBFS_HCINT_NAK)) { + pdev->host.ErrCnt[chnum] = 0U; + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + pdev->host.HC_Status[chnum] = HOST_CH_NAK; + } else if (0UL != (u32hcint & USBFS_HCINT_TXERR)) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + pdev->host.ErrCnt[chnum] ++; + pdev->host.HC_Status[chnum] = HOST_CH_XACTERR; + usb_host_clrint(pdev, chnum, USBFS_HCINT_TXERR); + } else if (0UL != (u32hcint & HCINT_NYET)) { + pdev->host.ErrCnt[chnum] = 0U; + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, HCINT_NYET); + pdev->host.HC_Status[chnum] = HOST_CH_NYET; + } else if (0UL != (u32hcint & USBFS_HCINT_DTERR)) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + pdev->host.HC_Status[chnum] = HOST_CH_DATATGLERR; + usb_host_clrint(pdev, chnum, USBFS_HCINT_DTERR); + } else if (0UL != (u32hcint & USBFS_HCINT_CHH)) { + usb_host_int_mskchhltd(pdev, chnum); + if (pdev->host.HC_Status[chnum] == HOST_CH_XFERCOMPL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_DONE; + + if (((u32hcchar & USBFS_HCCHAR_EPTYP) >> USBFS_HCCHAR_EPTYP_POS) == EP_TYPE_BULK) { + pdev->host.hc[chnum].out_toggle ^= 1U; + } + } else if (pdev->host.HC_Status[chnum] == HOST_CH_NAK) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_UNREADY; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_NYET) { + if (pdev->host.hc[chnum].do_ping == 1U) { + usb_pingtokenissue(&pdev->regs, chnum); + } + pdev->host.URB_State[chnum] = HOST_CH_XFER_UNREADY; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_STALL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_STALL; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_XACTERR) { + if (pdev->host.ErrCnt[chnum] == 3UL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_ERROR; + pdev->host.ErrCnt[chnum] = 0UL; + } + } else { + ; + } + usb_host_clrint(pdev, chnum, USBFS_HCINT_CHH); + } else { + ; + } +} + +/** + * @brief processes interrupt for a specific host Channel which is used for IN EP + * @param [in] pdev device instance + * @param [in] chnum channel index + * @retval None + */ +static void usb_host_chx_in_isr(usb_core_instance *pdev, uint8_t chnum) +{ + uint32_t u32hcchar; + uint32_t u32hctsiz; + uint32_t u32eptypetmp; + uint32_t u32hcint; + uint32_t u32hcintmsk; + + u32hcchar = READ_REG32(pdev->regs.HC_REGS[chnum]->HCCHAR); + u32hcint = READ_REG32(pdev->regs.HC_REGS[chnum]->HCINT); + u32hcintmsk = READ_REG32(pdev->regs.HC_REGS[chnum]->HCINTMSK); + u32hcint = u32hcint & u32hcintmsk; + + u32eptypetmp = (u32hcchar & USBFS_HCCHAR_EPTYP) >> USBFS_HCCHAR_EPTYP_POS; + if (0UL != (u32hcint & USBFS_HCINT_ACK)) { + usb_host_clrint(pdev, chnum, USBFS_HCINT_ACK); + } +#if defined (HC32F4A0) + else if (0UL != (u32hcint & USBFS_HCINT_AHBERR)) { + usb_host_clrint(pdev, chnum, USBFS_HCINT_AHBERR); + usb_host_int_unmskchhltd(pdev, chnum); + } +#endif + else if (0UL != (u32hcint & USBFS_HCINT_STALL)) { + usb_host_int_unmskchhltd(pdev, chnum); + pdev->host.HC_Status[chnum] = HOST_CH_STALL; + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + usb_host_clrint(pdev, chnum, USBFS_HCINT_STALL); + usb_hchstop(&pdev->regs, chnum); + } else if (0UL != (u32hcint & USBFS_HCINT_DTERR)) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + pdev->host.HC_Status[chnum] = HOST_CH_DATATGLERR; + usb_host_clrint(pdev, chnum, USBFS_HCINT_DTERR); + } else if (0UL != (u32hcint & USBFS_HCINT_FRMOR)) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_FRMOR); + } else if (0UL != (u32hcint & USBFS_HCINT_XFRC)) { + if (pdev->basic_cfgs.dmaen == 1U) { + u32hctsiz = READ_REG32(pdev->regs.HC_REGS[chnum]->HCTSIZ); + pdev->host.XferCnt[chnum] = pdev->host.hc[chnum].xfer_len - (u32hctsiz & USBFS_HCTSIZ_XFRSIZ); + } + pdev->host.HC_Status[chnum] = HOST_CH_XFERCOMPL; + pdev->host.ErrCnt [chnum] = 0U; + usb_host_clrint(pdev, chnum, USBFS_HCINT_XFRC); + switch (u32eptypetmp) { + case EP_TYPE_CTRL: + case EP_TYPE_BULK: + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + pdev->host.hc[chnum].in_toggle ^= (uint8_t)1; + break; + case EP_TYPE_INTR: + u32hcchar |= USBFS_HCCHAR_ODDFRM; + WRITE_REG32(pdev->regs.HC_REGS[chnum]->HCCHAR, u32hcchar); + pdev->host.URB_State[chnum] = HOST_CH_XFER_DONE; + break; + case EP_TYPE_ISOC: + if (pdev->host.HC_Status[chnum] == HOST_CH_XFERCOMPL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_DONE; + } + break; + default: + break; + } + } else if (0UL != (u32hcint & USBFS_HCINT_CHH)) { + usb_host_int_mskchhltd(pdev, chnum); + if (pdev->host.HC_Status[chnum] == HOST_CH_XFERCOMPL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_DONE; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_STALL) { + pdev->host.URB_State[chnum] = HOST_CH_XFER_STALL; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_XACTERR) { + pdev->host.ErrCnt[chnum] = 0U; + pdev->host.URB_State[chnum] = HOST_CH_XFER_ERROR; + } else if (pdev->host.HC_Status[chnum] == HOST_CH_DATATGLERR) { + pdev->host.ErrCnt[chnum] = 0U; + pdev->host.URB_State[chnum] = HOST_CH_XFER_ERROR; + } else if (u32eptypetmp == EP_TYPE_INTR) { + pdev->host.hc[chnum].in_toggle ^= (uint8_t)1; + } else { + ; + } + usb_host_clrint(pdev, chnum, USBFS_HCINT_CHH); + } else if (0UL != (u32hcint & USBFS_HCINT_TXERR)) { + usb_host_int_unmskchhltd(pdev, chnum); + pdev->host.ErrCnt[chnum] ++; + pdev->host.HC_Status[chnum] = HOST_CH_XACTERR; + usb_hchstop(&pdev->regs, chnum); + usb_host_clrint(pdev, chnum, USBFS_HCINT_TXERR); + } else if (0UL != (u32hcint & USBFS_HCINT_NAK)) { + if (u32eptypetmp == EP_TYPE_INTR) { + usb_host_int_unmskchhltd(pdev, chnum); + usb_hchstop(&pdev->regs, chnum); + } else if ((u32eptypetmp == EP_TYPE_CTRL) || (u32eptypetmp == EP_TYPE_BULK)) { + u32hcchar |= USBFS_HCCHAR_CHENA; + u32hcchar &= ~USBFS_HCCHAR_CHDIS; + WRITE_REG32(pdev->regs.HC_REGS[chnum]->HCCHAR, u32hcchar); + } else { + ; + } + pdev->host.HC_Status[chnum] = HOST_CH_NAK; + usb_host_clrint(pdev, chnum, USBFS_HCINT_NAK); + } else { + ; + } +} + +/** + * @brief this function processes the channel interrupt + * @param [in] pdev device instance + * @retval None + */ +void usb_host_hc_isr(usb_core_instance *pdev) +{ + uint32_t u32hcchar; + uint8_t u8Cnt; + uint32_t u32haint; + + u32haint = READ_REG32(pdev->regs.HREGS->HAINT); + for (u8Cnt = 0U; u8Cnt < pdev->basic_cfgs.host_chnum; u8Cnt++) { + if (0UL != (u32haint & (1UL << u8Cnt))) { + u32hcchar = READ_REG32(pdev->regs.HC_REGS[u8Cnt]->HCCHAR); + if (0UL != ((u32hcchar & USBFS_HCCHAR_EPDIR) >> USBFS_HCCHAR_EPDIR_POS)) { + usb_host_chx_in_isr(pdev, u8Cnt); + } else { + usb_host_chx_out_isr(pdev, u8Cnt); + } + } + } +} + +/** + * @brief process the start-of-frame interrupt in host mode. + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_sof_isr(usb_core_instance *pdev) +{ + WRITE_REG32(pdev->regs.GREGS->GINTSTS, USBFS_GINTSTS_SOF); +} + +/** + * @brief processes disconnect interrupt + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_disconn_isr(usb_core_instance *pdev) +{ + usb_gintdis(&pdev->regs); + usb_vbusctrl(&pdev->regs, 0U); + WRITE_REG32(pdev->regs.GREGS->GINTSTS, USBFS_GINTSTS_DISCINT); + + pdev->host.is_dev_connect = 0U; +} + +#define USBFS_HNPTXSTS_NPTXQTOP_CHEPNUM_POS (27U) +#define USBFS_HNPTXSTS_NPTXQTOP_CHEPNUM (0x78000000UL) +/** + * @brief processes non-periodic txFIFO empty interrupt. + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_nptxfifoempty_isr(usb_core_instance *pdev) +{ + uint32_t u32hnptxsts; + uint16_t u16LenWord; + uint16_t u16Len; + uint8_t u8ChNum; + + u32hnptxsts = READ_REG32(pdev->regs.GREGS->HNPTXSTS); + u8ChNum = (uint8_t)((u32hnptxsts & USBFS_HNPTXSTS_NPTXQTOP_CHEPNUM) >> USBFS_HNPTXSTS_NPTXQTOP_CHEPNUM_POS); + + u16LenWord = (uint16_t)((pdev->host.hc[u8ChNum].xfer_len + 3UL) / 4UL); + while (((u32hnptxsts & USBFS_HNPTXSTS_NPTXFSAV) > u16LenWord) && (pdev->host.hc[u8ChNum].xfer_len != 0U)) { + u16Len = (uint16_t)((u32hnptxsts & USBFS_HNPTXSTS_NPTXFSAV) * 4UL); + if (u16Len > pdev->host.hc[u8ChNum].xfer_len) { + u16Len = (uint16_t)pdev->host.hc[u8ChNum].xfer_len; + CLR_REG32_BIT(pdev->regs.GREGS->GINTMSK, USBFS_GINTSTS_NPTXFE); + } + u16LenWord = (uint16_t)((pdev->host.hc[u8ChNum].xfer_len + 3UL) / 4UL); + usb_wrpkt(&pdev->regs, pdev->host.hc[u8ChNum].xfer_buff, u8ChNum, u16Len, pdev->basic_cfgs.dmaen); + pdev->host.hc[u8ChNum].xfer_buff += u16Len; + pdev->host.hc[u8ChNum].xfer_len -= u16Len; + pdev->host.hc[u8ChNum].xfer_count += u16Len; + u32hnptxsts = READ_REG32(pdev->regs.GREGS->HNPTXSTS); + } +} +#define USBFS_HPTXSTS_PTXQTOP_CHNUM_POS (27U) +#define USBFS_HPTXSTS_PTXQTOP_CHNUM (0x78000000UL) +/** + * @brief processes periodic txFIFO empty interrupt + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_ptxfifoempty_isr(usb_core_instance *pdev) +{ + uint32_t u32hptxsts; + uint16_t u16LenWord; + uint16_t u16Len; + uint8_t u8ChNum; + + u32hptxsts = READ_REG32(pdev->regs.HREGS->HPTXSTS); + u8ChNum = (uint8_t)((u32hptxsts & USBFS_HPTXSTS_PTXQTOP_CHNUM) >> USBFS_HPTXSTS_PTXQTOP_CHNUM_POS); + u16LenWord = (uint16_t)((pdev->host.hc[u8ChNum].xfer_len + 3UL) / 4UL); + while ((((u32hptxsts & USBFS_HPTXSTS_PTXFSAVL)) > u16LenWord) && (pdev->host.hc[u8ChNum].xfer_len != 0U)) { + u16Len = (uint16_t)((u32hptxsts & USBFS_HPTXSTS_PTXFSAVL) * 4UL); + if (u16Len > pdev->host.hc[u8ChNum].xfer_len) { + u16Len = (uint16_t)pdev->host.hc[u8ChNum].xfer_len; + CLR_REG32_BIT(pdev->regs.GREGS->GINTMSK, USBFS_GINTMSK_PTXFEM); + } + u16LenWord = (uint16_t)((pdev->host.hc[u8ChNum].xfer_len + 3UL) / 4UL); + usb_wrpkt(&pdev->regs, pdev->host.hc[u8ChNum].xfer_buff, u8ChNum, u16Len, pdev->basic_cfgs.dmaen); + pdev->host.hc[u8ChNum].xfer_buff += u16Len; + pdev->host.hc[u8ChNum].xfer_len -= u16Len; + pdev->host.hc[u8ChNum].xfer_count += u16Len; + u32hptxsts = READ_REG32(pdev->regs.HREGS->HPTXSTS); + } +} + +/** + * @brief This function determines which interrupt conditions have occurred + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_port_isr(usb_core_instance *pdev) +{ + uint32_t u32hprt; + uint32_t u32hprt_bk; + uint8_t u8fslspclksel; + uint32_t do_reset = 0UL; + uint8_t u8PortSpeed; + + u32hprt = READ_REG32(*pdev->regs.HPRT); + u32hprt_bk = u32hprt; + /* Clear the interrupt bits in GINTSTS */ + //tmp_hprt_bk.b.prtovrcurrchng = 0U; //todo don't have this bit + u32hprt_bk &= ~(USBFS_HPRT_PENA | USBFS_HPRT_PCDET | USBFS_HPRT_PENCHNG); + + /* check if a port connect have been detected */ + if ((u32hprt & USBFS_HPRT_PCDET) != 0UL) { + u32hprt_bk |= USBFS_HPRT_PCDET; + if (host_driver_getvbusdrivestate(pdev) != 0UL) { + pdev->host.is_dev_connect = 1U; + } + } + /* check if port enable or disable change */ + if ((u32hprt & USBFS_HPRT_PENCHNG) != 0UL) { + u32hprt_bk |= USBFS_HPRT_PENCHNG; + + if ((u32hprt & USBFS_HPRT_PENA) != 0UL) { + u8PortSpeed = (uint8_t)((u32hprt & USBFS_HPRT_PSPD) >> USBFS_HPRT_PSPD_POS); + if ((u8PortSpeed == PRTSPD_LOW_SPEED) || (u8PortSpeed == PRTSPD_FULL_SPEED)) { + u8fslspclksel = (uint8_t)(READ_REG32(pdev->regs.HREGS->HCFG) & USBFS_HCFG_FSLSPCS); + if (u8PortSpeed == PRTSPD_LOW_SPEED) { + if (u8fslspclksel != HCFG_6_MHZ) { + do_reset = 1U; + } + } else { + /* 1ms*(PHY clock frequency for FS/LS)-1 */ + WRITE_REG32(pdev->regs.HREGS->HFIR, 48000UL); + if (u8fslspclksel != HCFG_48_MHZ) { + usb_fslspclkselset(&pdev->regs, HCFG_48_MHZ); + do_reset = 1U; + } + } + } else { + do_reset = 1U; + } + } + } + + //todo don't have this bit + //if ((u32hprt & USBFS_HPRT_PRTOVRCURRCHNG) != 0UL) { + // u32hprt_bk |= USBFS_HPRT_PRTOVRCURRCHNG; + //} + + if (0UL != do_reset) { + usb_hprtrst(&pdev->regs); + } + WRITE_REG32(*pdev->regs.HPRT, u32hprt_bk); +} + +/** + * @brief processes the rxFIFO non-empty interrupt + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_rxflvl_isr(usb_core_instance *pdev) +{ + uint32_t u32grxsts; + uint32_t u32hctsiz; + uint32_t u32hcchar; + uint8_t u8chnum; + uint8_t *pu8Tmp; + uint16_t u16bcnt; + + CLR_REG32_BIT(pdev->regs.GREGS->GINTMSK, USBFS_GINTSTS_RXFNE); + + u32grxsts = READ_REG32(pdev->regs.GREGS->GRXSTSP); + u8chnum = (uint8_t)(u32grxsts & USBFS_GRXSTSP_CHNUM_EPNUM); + u16bcnt = (uint16_t)((u32grxsts & USBFS_GRXSTSP_BCNT) >> USBFS_GRXSTSP_BCNT_POS); + u32hcchar = READ_REG32(pdev->regs.HC_REGS[u8chnum]->HCCHAR); + + switch ((u32grxsts & USBFS_GRXSTSP_PKTSTS) >> USBFS_GRXSTSP_PKTSTS_POS) { + case 2: /* IN dat packet received */ + pu8Tmp = pdev->host.hc[u8chnum].xfer_buff; + if ((u16bcnt > 0U) && (pu8Tmp != (void *)0U)) { + usb_rdpkt(&pdev->regs, pdev->host.hc[u8chnum].xfer_buff, u16bcnt); + pdev->host.hc[u8chnum].xfer_buff += u16bcnt; + pdev->host.hc[u8chnum].xfer_count += u16bcnt; + pdev->host.XferCnt[u8chnum] = pdev->host.hc[u8chnum].xfer_count; + + u32hctsiz = READ_REG32(pdev->regs.HC_REGS[u8chnum]->HCTSIZ); + if (((u32hctsiz & USBFS_HCTSIZ_PKTCNT) >> USBFS_HCTSIZ_PKTCNT_POS) > 0U) { + u32hcchar |= USBFS_HCCHAR_CHENA; + u32hcchar &= ~USBFS_HCCHAR_CHDIS; + WRITE_REG32(pdev->regs.HC_REGS[u8chnum]->HCCHAR, u32hcchar); + } + } + break; + + case 3: /* IN transfer completed(trigger an interrupt) */ + break; + case 5: /* Daat toggle error(trigger an interrupt) */ + break; + case 7: /* Channel halted(trigger an interrupt) */ + break; + default: + break; + } + + SET_REG32_BIT(pdev->regs.GREGS->GINTMSK, USBFS_GINTSTS_RXFNE); +} + +/** + * @brief process the incomplete periodic transfer interrupt(incompIP) + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_incomplisoout_isr(usb_core_instance *pdev) +{ + SET_REG32_BIT(pdev->regs.HC_REGS[0]->HCCHAR, USBFS_HCCHAR_CHENA | USBFS_HCCHAR_CHDIS); + WRITE_REG32(pdev->regs.GREGS->GINTSTS, USBFS_GINTSTS_IPXFR_INCOMPISOOUT); +} + +/** + * @brief process the resume/remote wakeup detected interrupt(WkUpInt) + * @param [in] pdev device instance + * @retval None + */ +static void usb_host_wkupint_isr(usb_core_instance *pdev) +{ + uint32_t u32hprt; + u32hprt = usb_rdhprt(&pdev->regs); + u32hprt &= ~USBFS_HPRT_PRES; + WRITE_REG32(*pdev->regs.HPRT, u32hprt); +} + +/** + * @brief This function process all interrupt of USB in host mode + * @param [in] pdev device instance + * @retval None + */ +void usb_host_isr(usb_core_instance *pdev) +{ + uint32_t gintstsval; + if (0U != usb_getcurmod(&pdev->regs)) { + gintstsval = usb_getcoreintr(&pdev->regs); + if (0UL != (gintstsval & USBFS_GINTSTS_SOF)) { + usb_host_sof_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_RXFNE)) { + usb_host_rxflvl_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_NPTXFE)) { + usb_host_nptxfifoempty_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_PTXFE)) { + usb_host_ptxfifoempty_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_HCINT)) { + usb_host_hc_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_HPRTINT)) { + usb_host_port_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_DISCINT)) { + usb_host_disconn_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_IPXFR_INCOMPISOOUT)) { + usb_host_incomplisoout_isr(pdev); + } + if (0UL != (gintstsval & USBFS_GINTSTS_WKUINT)) { + usb_host_wkupint_isr(pdev); + } + } +} + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.h new file mode 100644 index 00000000..6942068b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_int.h @@ -0,0 +1,128 @@ +/** + ******************************************************************************* + * @file usb_host_int.h + * @brief Head file for usb_host_int.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_INT_H__ +#define __USB_HOST_INT_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define HCINT_NYET (1UL << 6) + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +/** + * @brief clear the interrupt flag bit + * @param [in] pdev device instance + * @param [in] ch_num the channel index + * @param [in] intbit the interrupt bit of the register HCINTn + * @retval None + */ +__STATIC_INLINE void usb_host_clrint(usb_core_instance *pdev, uint32_t ch_num, uint32_t intbit) +{ + WRITE_REG32(pdev->regs.HC_REGS[ch_num]->HCINT, intbit); +} + +/** + * @brief mask the interrupt of ChHltd + * @param [in] pdev device instance + * @param [in] ch_num channel index of the host application + * @retval None + */ +__STATIC_INLINE void usb_host_int_mskchhltd(usb_core_instance *pdev, uint32_t ch_num) +{ + CLR_REG32_BIT(pdev->regs.HC_REGS[ch_num]->HCINTMSK, USBFS_HCINTMSK_CHHM); +} + +/** + * @brief unmask the interrupt of ChHltd + * @param [in] pdev device instance + * @param [in] ch_num channel index of the host application + * @retval None + */ +__STATIC_INLINE void usb_host_int_unmskchhltd(usb_core_instance *pdev, uint32_t ch_num) +{ + SET_REG32_BIT(pdev->regs.HC_REGS[ch_num]->HCINTMSK, USBFS_HCINTMSK_CHHM); +} + +/** + * @brief mask the interrupt of ACK + * @param [in] pdev device instance + * @param [in] ch_num channel index of the host application + * @retval None + */ +__STATIC_INLINE void usb_host_int_mskack(usb_core_instance *pdev, uint32_t ch_num) +{ + CLR_REG32_BIT(pdev->regs.HC_REGS[ch_num]->HCINTMSK, USBFS_HCINTMSK_ACKM); +} + +/** + * @brief unmask the interrupt of ACK + * @param [in] pdev device instance + * @param [in] ch_num channel index of the host application + * @retval None + */ +__STATIC_INLINE void usb_host_int_unmskack(usb_core_instance *pdev, uint32_t ch_num) +{ + SET_REG32_BIT(pdev->regs.HC_REGS[ch_num]->HCINTMSK, USBFS_HCINTMSK_ACKM); +} + +void usb_host_isr(usb_core_instance *pdev); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_INT_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + + diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.c new file mode 100644 index 00000000..02f316bc --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.c @@ -0,0 +1,482 @@ +/** + ******************************************************************************* + * @file usb_host_stdreq.c + * @brief Standard requests for device enumeration + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_stdreq.h" +#include "usb_host_ctrltrans.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ + +/******************************************************************************* + * Local function prototypes declared in the last part. + ******************************************************************************/ +void usb_host_parsedevdesc(usb_host_devdesc_typedef *, uint8_t *buf, uint16_t length); + +void usb_host_parsecfgdesc(usb_host_cfgdesc_typedef *cfg_desc, + usb_host_itfdesc_typedef *itf_desc, + USB_HOST_EPDesc_TypeDef ep_desc[][USBH_MAX_NUM_ENDPOINTS], + uint8_t *buf, + uint16_t length); +void usb_host_parseitfdesc(usb_host_itfdesc_typedef *if_descriptor, uint8_t *buf); +void usb_host_parseepdesc(USB_HOST_EPDesc_TypeDef *ep_descriptor, uint8_t *buf); +void usb_host_parsestringdesc(uint8_t *psrc, uint8_t *pdest, uint16_t length); + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +/** + * @brief issue a command descriptor from the connected device. parses the + * descriptor and updates the status once the response has been received. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] req_type type of the descriptor + * @param [in] value_idx wValue of setup for the request to get Descriptr + * @param [in] buff: buffer to save the the descriptor + * @param [in] length the length of the description. + * @retval status + */ +HOST_STATUS usb_host_getdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t req_type, + uint16_t value_idx, + uint8_t *buff, + uint16_t length) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_D2H | req_type; + phost->ctrlparam.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR; + phost->ctrlparam.setup.b.wValue.w = value_idx; + + if ((value_idx & 0xff00U) == USB_DESC_STRING) { + phost->ctrlparam.setup.b.wIndex.w = 0x0409U; + } else { + phost->ctrlparam.setup.b.wIndex.w = 0U; + } + phost->ctrlparam.setup.b.wLength.w = length; + return usb_host_ctrlreq(pdev, phost, buff, length); +} + +/** + * @brief Issue command to the device to get the device discription. it parses + * the device descriptor and updates the status once getting the device + * description. + * @param [in] pdev device instance + * @param [in] phost host state set. + * @param [in] length the length of the description. + * @retval status + */ +HOST_STATUS usb_host_getdevdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t length) +{ + HOST_STATUS status; + status = usb_host_getdesc(pdev, + phost, + (uint8_t)(USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD), + USB_DESC_DEVICE, + pdev->host.Rx_Buffer, + (uint16_t)length); + if (status == HSTATUS_OK) { + /* Commands successfully sent and Response Received */ + usb_host_parsedevdesc(&phost->device_prop.devdesc, pdev->host.Rx_Buffer, (uint16_t)length); + } + return status; +} + +/** + * @brief Issue a command to get the configuration description from the device + * connected, parse the configuration descriptor and update the + * status once the response has been received. + * @param [in] pdev device instance + * @param [in] phost host state set. + * @param [in] length the length of the description. + * @retval status + */ +HOST_STATUS usb_host_getcfgdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint16_t length) +{ + HOST_STATUS status; + + status = usb_host_getdesc(pdev, + phost, + USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD, + USB_DESC_CONFIGURATION, + pdev->host.Rx_Buffer, + length); + if (status == HSTATUS_OK) { + usb_host_parsecfgdesc(&phost->device_prop.devcfgdesc, + phost->device_prop.devitfdesc, + phost->device_prop.devepdesc, + pdev->host.Rx_Buffer, + length); + } + return status; +} + +/** + * @brief Issues string Descriptor command to the device. Once the response + * received, it parses the string descriptor and updates the status. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] string_index the index for the string + * @param [in] buff buffer to save the the string descriptor + * @param [in] length the length of the description. + * @retval status + */ +HOST_STATUS usb_host_getstringdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t string_index, + uint8_t *buff, + uint16_t length) +{ + HOST_STATUS status; + status = usb_host_getdesc(pdev, + phost, + USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD, + USB_DESC_STRING | string_index, + pdev->host.Rx_Buffer, + length); + if (status == HSTATUS_OK) { + usb_host_parsestringdesc(pdev->host.Rx_Buffer, buff, length); + } + return status; +} + +/** + * @brief issue a command to set the address for the device that have connected. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] DeviceAddress Device address which would be set to the conected device + * @retval status + */ +HOST_STATUS usb_host_setdevaddr(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t DeviceAddress) +{ + /* + Refer to table9-3 of 9.4 + */ + phost->ctrlparam.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD; + phost->ctrlparam.setup.b.bRequest = USB_REQ_SET_ADDRESS; + phost->ctrlparam.setup.b.wValue.w = (uint16_t)DeviceAddress; + phost->ctrlparam.setup.b.wIndex.w = 0U; + phost->ctrlparam.setup.b.wLength.w = 0U; + + return usb_host_ctrlreq(pdev, phost, NULL, 0U); +} + +/** + * @brief issue a command to set the configuration to the connected device. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] cfg_idx value for the configuration setup + * @retval status + */ +HOST_STATUS usb_host_setconfig(usb_core_instance *pdev, + USBH_HOST *phost, + uint16_t cfg_idx) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD; + phost->ctrlparam.setup.b.bRequest = USB_REQ_SET_CONFIGURATION; + phost->ctrlparam.setup.b.wValue.w = cfg_idx; + phost->ctrlparam.setup.b.wIndex.w = 0U; + phost->ctrlparam.setup.b.wLength.w = 0U; + + return usb_host_ctrlreq(pdev, phost, NULL, 0U); +} + +/** + * @brief issue a command to set the Interface value to the connected device + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] ep_num the index of the endpoint + * @param [in] altSetting the value for the setup of set interface + * @retval status + */ +HOST_STATUS usb_host_setintf(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t ep_num, + uint8_t altSetting) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | USB_REQ_TYPE_STANDARD; + + phost->ctrlparam.setup.b.bRequest = USB_REQ_SET_INTERFACE; + phost->ctrlparam.setup.b.wValue.w = altSetting; + phost->ctrlparam.setup.b.wIndex.w = ep_num; + phost->ctrlparam.setup.b.wLength.w = 0U; + + return usb_host_ctrlreq(pdev, phost, NULL, 0U); +} + +/** + * @brief issue a comman to clear or disable a specific feature in the device. + * @param [in] pdev device instance + * @param [in] phost host state set + * @param [in] ep_num index of the endpoint + * @param [in] hc_num host channel index + * @retval status + */ +HOST_STATUS usb_host_clrfeature(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t ep_num, + uint8_t hc_num) +{ + phost->ctrlparam.setup.b.bmRequestType = USB_H2D | + USB_REQ_RECIPIENT_ENDPOINT | + USB_REQ_TYPE_STANDARD; + + phost->ctrlparam.setup.b.bRequest = USB_REQ_CLEAR_FEATURE; + phost->ctrlparam.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT; + phost->ctrlparam.setup.b.wIndex.w = ep_num; + phost->ctrlparam.setup.b.wLength.w = 0U; + + if ((ep_num & USB_REQ_DIR_MASK) == USB_D2H) { + pdev->host.hc[hc_num].in_toggle = 0U; + } else { + pdev->host.hc[hc_num].out_toggle = 0U; + } + + return usb_host_ctrlreq(pdev, phost, NULL, 0U); +} + +/** + * @brief parse the data frame of device descriptor + * @param [in] dev_desc the structure of the device descriptor + * @param [in] buf buffer where the source descriptor is save + * @param [in] length Length of the descriptor in byte + * @retval None + */ +void usb_host_parsedevdesc(usb_host_devdesc_typedef *dev_desc, + uint8_t *buf, + uint16_t length) +{ + dev_desc->bLength = *(uint8_t *)(buf + 0U); + dev_desc->bDescriptorType = *(uint8_t *)(buf + 1U); + dev_desc->bcdUSB = SMALL_END(buf + 2U); + dev_desc->bDeviceClass = *(uint8_t *)(buf + 4U); + dev_desc->bDeviceSubClass = *(uint8_t *)(buf + 5U); + dev_desc->bDeviceProtocol = *(uint8_t *)(buf + 6U); + dev_desc->bMaxPacketSize0 = *(uint8_t *)(buf + 7U); + + if (length > (uint16_t)8) { + dev_desc->idVendor = SMALL_END(buf + 8U); + dev_desc->idProduct = SMALL_END(buf + 10U); + dev_desc->bcdDevice = SMALL_END(buf + 12U); + dev_desc->iManufacturer = *(uint8_t *)(buf + 14U); + dev_desc->iProduct = *(uint8_t *)(buf + 15U); + dev_desc->iSerialNumber = *(uint8_t *)(buf + 16U); + dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U); + } +} + +/** + * @brief This function Parses the configuration descriptor from the received buffer + * @param [in] cfg_desc the structure of configuration descriptor + * @param [in] itf_desc the structure of interface descriptor + * @param [in] ep_desc the structure of endpoint descriptor + * @param [in] buf buffer where the source descriptor is save + * @param [in] length Length of the descriptor in byte + * @retval None + */ +void usb_host_parsecfgdesc(usb_host_cfgdesc_typedef *cfg_desc, + usb_host_itfdesc_typedef *itf_desc, + USB_HOST_EPDesc_TypeDef ep_desc[][USBH_MAX_NUM_ENDPOINTS], + uint8_t *buf, + uint16_t length) +{ + usb_host_itfdesc_typedef *pif ; + usb_host_itfdesc_typedef temp_pif ; + USB_HOST_EPDesc_TypeDef *pep; + USB_HOST_DescHeader_TypeDef *pdesc = (USB_HOST_DescHeader_TypeDef *)buf; + uint16_t ptr; + int8_t if_ix; + int8_t ep_ix; + static uint16_t prev_ep_size = 0U; + static uint8_t prev_itf = 0U; + + /* Parse the configuration descriptor */ + cfg_desc->bLength = *(uint8_t *)(buf + 0U); + cfg_desc->bDescriptorType = *(uint8_t *)(buf + 1U); + cfg_desc->wTotalLength = SMALL_END(buf + 2U); + cfg_desc->bNumInterfaces = *(uint8_t *)(buf + 4U); + cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U); + cfg_desc->iConfiguration = *(uint8_t *)(buf + 6U); + cfg_desc->bmAttributes = *(uint8_t *)(buf + 7U); + cfg_desc->bMaxPower = *(uint8_t *)(buf + 8U); + + if (length > USB_CONFIGURATION_DESC_SIZE) { + ptr = USB_LEN_CFG_DESC; + + if (cfg_desc->bNumInterfaces <= USBH_MAX_NUM_INTERFACES) { + + while (ptr < cfg_desc->wTotalLength) { + pdesc = usb_host_getnextdesc((uint8_t *)pdesc, &ptr); + if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE) { + if_ix = (int8_t) * (((uint8_t *)pdesc) + 2U); + pif = &itf_desc[if_ix]; + + if ((*((uint8_t *)pdesc + 3U)) < 3U) { + usb_host_parseitfdesc(&temp_pif, (uint8_t *)pdesc); + ep_ix = (int8_t)0; + + /* Parse Ep descriptors relative to the current interface */ + if (temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS) { + while (ep_ix < (int8_t)temp_pif.bNumEndpoints) { + pdesc = usb_host_getnextdesc((void *)pdesc, &ptr); + if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT) { + pep = &ep_desc[if_ix][ep_ix]; + + if (prev_itf != (uint8_t)if_ix) { + prev_itf = (uint8_t)if_ix; + usb_host_parseitfdesc(pif, (uint8_t *)&temp_pif); + } else { + if (prev_ep_size > SMALL_END((uint8_t *)pdesc + 4U)) { + break; + } else { + usb_host_parseitfdesc(pif, (uint8_t *)&temp_pif); + } + } + usb_host_parseepdesc(pep, (uint8_t *)pdesc); + prev_ep_size = SMALL_END((uint8_t *)pdesc + 4U); + ep_ix++; + } + } + } + } + } + } + } + prev_ep_size = 0U; + prev_itf = 0U; + } +} + +/** + * @brief This function parses the interface descriptor from the received buffer. + * @param [in] if_descriptor structure of interface descriptor + * @param [in] buf buffer where the source descriptor is save + * @retval None + */ +void usb_host_parseitfdesc(usb_host_itfdesc_typedef *if_descriptor, uint8_t *buf) +{ + if_descriptor->bLength = *(uint8_t *)(buf + 0U); + if_descriptor->bDescriptorType = *(uint8_t *)(buf + 1U); + if_descriptor->bInterfaceNumber = *(uint8_t *)(buf + 2U); + if_descriptor->bAlternateSetting = *(uint8_t *)(buf + 3U); + if_descriptor->bNumEndpoints = *(uint8_t *)(buf + 4U); + if_descriptor->bInterfaceClass = *(uint8_t *)(buf + 5U); + if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U); + if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U); + if_descriptor->iInterface = *(uint8_t *)(buf + 8U); +} + +/** + * @brief This function parses the endpoint descriptor from the received buffer. + * @param [in] ep_descriptor the structure of endpoint descriptor. + * @param [in] buf buffer where the source descriptor is save + * @retval None + */ +void usb_host_parseepdesc(USB_HOST_EPDesc_TypeDef *ep_descriptor, uint8_t *buf) +{ + ep_descriptor->bLength = *(uint8_t *)(buf + 0U); + ep_descriptor->bDescriptorType = *(uint8_t *)(buf + 1U); + ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U); + ep_descriptor->bmAttributes = *(uint8_t *)(buf + 3U); + ep_descriptor->wMaxPacketSize = SMALL_END(buf + 4U); + ep_descriptor->bInterval = *(uint8_t *)(buf + 6U); +} + +/** + * @brief This function parses the string descriptor from the received buffer. + * @param [in] psrc source data + * @param [in] pdest destination data + * @param [in] length Length of the descriptor in byte + * @retval None + */ +void usb_host_parsestringdesc(uint8_t *psrc, uint8_t *pdest, uint16_t length) +{ + uint16_t strlength; + uint16_t tmp_idx; + /* + The describ of String Desctipor refers to 9.6.8 + psrc[0] = bLength bLength = N+2 + psrc[1] = bDescriptorType STRING Descriptor Type + ... + */ + if (psrc[1] == USB_DESC_TYPE_STRING) { + strlength = ((((uint16_t)psrc[0]) - 2U) <= length) ? (((uint16_t)psrc[0]) - 2U) : length; + psrc += 2U; + for (tmp_idx = 0U; tmp_idx < strlength; tmp_idx += 2U) { + *pdest = psrc[tmp_idx]; + pdest++; + } + *pdest = 0U; + } +} + +/** + * @brief This function gets the header of next descriptor. + * @param [in] pbuf buffer where the configuration descriptor is contained. + * @param [in] ptr data popinter inside the cfg descriptor + * @retval header of next descriptor + */ +USB_HOST_DescHeader_TypeDef *usb_host_getnextdesc(uint8_t *pbuf, uint16_t *ptr) +{ + USB_HOST_DescHeader_TypeDef *pnext; + + *ptr += ((USB_HOST_DescHeader_TypeDef *)pbuf)->bLength; + pnext = (USB_HOST_DescHeader_TypeDef *)((uint8_t *)pbuf + ((USB_HOST_DescHeader_TypeDef *)pbuf)->bLength); + + return (pnext); +} + +/** + * @} + */ + +/** + * @} + */ + +/****************************************************************************** + * EOF (not truncated) + *****************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.h new file mode 100644 index 00000000..762a8959 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core/usb_host_stdreq.h @@ -0,0 +1,107 @@ +/** + ******************************************************************************* + * @file usb_host_stdreq.h + * @brief Header file for usb_host_stdreq.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_STDREQ_H__ +#define __USB_HOST_STDREQ_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include "usb_host_def.h" + +/** + * @addtogroup LL_USB_LIB + * @{ + */ + +/** + * @addtogroup LL_USB_HOST_CORE + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/* USBH_STDREQ_Exported_Defines */ +/* Standard Feature Selector for clear feature command */ +#define FEATURE_SELECTOR_ENDPOINT (0x00U) +#define FEATURE_SELECTOR_DEVICE (0x01U) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern HOST_STATUS usb_host_getdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t req_type, + uint16_t value_idx, + uint8_t *buff, + uint16_t length); + +extern HOST_STATUS usb_host_getdevdesc(usb_core_instance *pdev, USBH_HOST *phost, uint8_t length); + +HOST_STATUS usb_host_getstringdesc(usb_core_instance *pdev, + USBH_HOST *phost, + uint8_t string_index, + uint8_t *buff, + uint16_t length); + +extern HOST_STATUS usb_host_setconfig(usb_core_instance *pdev, USBH_HOST *phost, uint16_t cfg_idx); + +extern HOST_STATUS usb_host_getcfgdesc(usb_core_instance *pdev, USBH_HOST *phost, uint16_t length); + +extern HOST_STATUS usb_host_setdevaddr(usb_core_instance *pdev, USBH_HOST *phost, uint8_t DeviceAddress); + +extern HOST_STATUS usb_host_clrfeature(usb_core_instance *pdev, USBH_HOST *phost, uint8_t ep_num, uint8_t hc_num); + +extern HOST_STATUS usb_host_setintf(usb_core_instance *pdev, USBH_HOST *phost, uint8_t ep_num, uint8_t altSetting); + +extern USB_HOST_DescHeader_TypeDef *usb_host_getnextdesc(uint8_t *pbuf, uint16_t *ptr); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_HOST_STDREQ_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/usb_lib.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/usb_lib.h new file mode 100644 index 00000000..9b1132c2 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_lib/usb_lib.h @@ -0,0 +1,199 @@ +/** + ******************************************************************************* + * @file usb_lib.h + * @brief Header of the Core Layer Driver + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_LIB_H__ +#define __USB_LIB_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include + +/** + * @addtogroup LL_USB_LIB LL USB Lib + * @{ + */ + +/** + * @addtogroup LL_USB_LIB_DEF LL USB Lib Define + * @{ + */ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +#define MAX_DATA_LENGTH (0x200U) + + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/* status of the host channel */ +typedef enum { + HOST_CH_IDLE = 0U, + HOST_CH_XFERCOMPL, + HOST_CH_CHHLTD, + HOST_CH_NAK, + HOST_CH_NYET, + HOST_CH_STALL, + HOST_CH_XACTERR, + HOST_CH_BBLERR, + HOST_CH_DATATGLERR, + HOST_CH_AHBERR, + HOST_CH_FRMOVRUN, + HOST_CH_BNAINTR, + HOST_CH_XCS_XACT_ERR, + HOST_CH_DESC_LST_ROLLINTR +} HOST_CH_STATUS; + +typedef enum { + HOST_CH_XFER_IDLE = 0U, + HOST_CH_XFER_DONE, + HOST_CH_XFER_UNREADY, + HOST_CH_XFER_ERROR, + HOST_CH_XFER_STALL +} HOST_CH_XFER_STATE; + +typedef enum { + CTRL_START = 0U, + CTRL_XFRC, + CTRL_HALTED, + CTRL_NAK, + CTRL_STALL, + CTRL_XACTERR, + CTRL_BBLERR, + CTRL_DATATGLERR, + CTRL_FAIL +} CTRL_HANDLE_STATUS; + +typedef struct { + uint8_t bmRequest; + uint8_t bRequest; + uint16_t wValue; + uint16_t wIndex; + uint16_t wLength; +} USB_SETUP_REQ; + +typedef struct { + uint8_t *(*get_dev_desc)(uint16_t *length); + uint8_t *(*get_dev_langiddesc)(uint16_t *length); + uint8_t *(*get_dev_manufacturerstr)(uint16_t *length); + uint8_t *(*get_dev_productstr)(uint16_t *length); + uint8_t *(*get_dev_serialstr)(uint16_t *length); + uint8_t *(*get_dev_configstr)(uint16_t *length); + uint8_t *(*get_dev_interfacestr)(uint16_t *length); +} usb_dev_desc_func; + +typedef struct { + void (*class_init)(void *pdev); + void (*class_deinit)(void *pdev); + uint8_t (*ep0_setup)(void *pdev, USB_SETUP_REQ *req); + void (*ep0_datain)(void *pdev); + void (*ep0_dataout)(void *pdev); + uint8_t *(*class_getconfigdesc)(uint16_t *length); + uint8_t (*class_sof)(void *pdev); + void (*class_datain)(void *pdev, uint8_t epnum); + void (*class_dataout)(void *pdev, uint8_t epnum); + void (*class_syn_in_incomplt)(void *pdev); + void (*class_syn_out_incomplt)(void *pdev); +} usb_dev_class_func; + +typedef struct { + void (*user_init)(void); + void (*user_devrst)(void); + void (*user_devconfig)(void); + void (*user_devsusp)(void); + void (*user_devresume)(void); + void (*user_devconn)(void); + void (*user_devdisconn)(void); +} usb_dev_user_func; + +typedef struct { + __IO uint8_t device_config; + __IO uint8_t device_address; + __IO uint8_t device_state; + __IO uint8_t device_old_status; + __IO uint8_t device_cur_status; + __IO uint8_t connection_status; + __IO uint8_t device_remote_wakeup; + __IO uint8_t test_mode; + USB_DEV_EP in_ep[USB_MAX_TX_FIFOS]; + USB_DEV_EP out_ep[USB_MAX_TX_FIFOS]; + uint8_t setup_pkt_buf[24]; + usb_dev_class_func *class_callback; + usb_dev_user_func *user_callback; + usb_dev_desc_func *desc_callback; +} USB_DEV_PARAM; + +typedef struct { + uint16_t channel[USB_MAX_TX_FIFOS]; + USB_HOST_CH hc[USB_MAX_TX_FIFOS]; + __IO uint32_t is_dev_connect; + uint8_t Rx_Buffer[MAX_DATA_LENGTH]; + __IO uint32_t ErrCnt[USB_MAX_TX_FIFOS]; + __IO uint32_t XferCnt[USB_MAX_TX_FIFOS]; + __IO HOST_CH_STATUS HC_Status[USB_MAX_TX_FIFOS]; + __IO HOST_CH_XFER_STATE URB_State[USB_MAX_TX_FIFOS]; +} USB_HOST_PARAM; + +typedef struct { + USB_CORE_BASIC_CFGS basic_cfgs; + LL_USB_TypeDef regs; +#ifdef USE_DEVICE_MODE + USB_DEV_PARAM dev; +#endif +#ifdef USE_HOST_MODE + USB_HOST_PARAM host; +#endif +} usb_core_instance; + + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_LIB_H__ */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.c new file mode 100644 index 00000000..244559d5 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.c @@ -0,0 +1,340 @@ +/** + ******************************************************************************* + * @file usb/usb_host_msc/source/usb_host_user.c + * @brief user application layer. + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ + +/** +* @file usb_host_user.c +* @brief support edu-arm32-board usb function +* @version 2.0 +* @author AIIT XUOS Lab +* @date 2022-11-07 +*/ + +/************************************************* +File name: usb_host_user.c +Description: support edu-arm32-board usb function +Others: +History: +1. Date: 2022-11-07 +Author: AIIT XUOS Lab +Modification: +1. delete useless usb host configure and define +2. add KPrintf function +3. add UsbMountFileSystem() and UsbUnmountFileSystem() +*************************************************/ + +/******************************************************************************* + * Include files + ******************************************************************************/ +#include +#include +#include +#include "usb_host_user.h" +#include "usb_host_msc_class.h" +#include "usb_host_msc_scsi.h" +#include "usb_host_msc_bot.h" +#include "usb_host_driver.h" + +/** + * @addtogroup HC32F4A0_DDL_Applications + * @{ + */ + +/** + * @addtogroup USB_Host_Msc + * @{ + */ + +/******************************************************************************* + * Local type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Local pre-processor symbols/macros ('#define') + ******************************************************************************/ + +/******************************************************************************* + * Global variable definitions (declared in header file with 'extern') + ******************************************************************************/ +extern void UsbMountFileSystem(); +extern void UsbUnmountFileSystem(); + +/* USBH_USR_Private_Macros */ +extern usb_core_instance usb_app_instance; + +/* Points to the DEVICE_PROP structure of current device */ +/* The purpose of this register is to speed up the execution */ +usb_host_user_callback_func USR_cb = { + &host_user_init, + &host_user_denint, + &host_user_devattached, + &host_user_devreset, + &host_user_devdisconn, + &host_user_overcurrent, + &host_user_devspddetected, + &host_user_devdescavailable, + &host_user_devaddrdistributed, + &host_user_cfgdescavailable, + &host_user_mfcstring, + &host_user_productstring, + &host_user_serialnum, + &host_user_enumcompl, + &host_user_userinput, + &host_user_msc_app, + &host_user_devunsupported, + &host_user_unrecoverederror + +}; + +/******************************************************************************* + * Local function prototypes ('static') + ******************************************************************************/ +static int usb_connect_status = 0; + +/******************************************************************************* + * Local variable definitions ('static') + ******************************************************************************/ +uint8_t USB_HOST_USER_AppState = USH_USR_FS_INIT; + +/******************************************************************************* + * Function implementation - global ('extern') and local ('static') + ******************************************************************************/ +/** + * @brief Displays the message on terminal for host lib initialization + * @param None + * @retval None + */ +void host_user_init(void) +{ + static uint8_t startup = 0U; + + if (startup == 0U) { + startup = 1U; + //KPrintf("USB Host library v2.1.0 started\r\n"); + } +} + +/** + * @brief Displays the message on terminal via DDL_Printf + * @param None + * @retval None + */ +void host_user_devattached(void) +{ + KPrintf("USB device attached\r\n"); +} + +/** + * @brief host_user_unrecoverederror + * @param None + * @retval None + */ +void host_user_unrecoverederror(void) +{ + KPrintf("USB device unrecovered error\r\n"); +} + +/** + * @brief Device disconnect event + * @param None + * @retval None + */ +void host_user_devdisconn(void) +{ + KPrintf("USB device disconnect\r\n"); + usb_connect_status = 0; + UsbUnmountFileSystem(); +} + +/** + * @brief USBH_USR_ResetUSBDevice + * @param None + * @retval None + */ +void host_user_devreset(void) +{ + /* callback for USB-Reset */ + KPrintf("USB device reset\r\n"); +} + +/** + * @brief host_user_devspddetected + * @param [in] DeviceSpeed USB speed + * @retval None + */ +void host_user_devspddetected(uint8_t DeviceSpeed) +{ + if (DeviceSpeed == PRTSPD_FULL_SPEED) { + KPrintf("USB device speed PRTSPD_FULL_SPEED\r\n"); + } else if (DeviceSpeed == PRTSPD_LOW_SPEED) { + KPrintf("USB device speed PRTSPD_LOW_SPEED\r\n"); + } else { + KPrintf("USB device speed error\r\n"); + } +} + +/** + * @brief host_user_devdescavailable + * @param [in] DeviceDesc device descriptor + * @retval None + */ +void host_user_devdescavailable(void *DeviceDesc) +{ + usb_host_devdesc_typedef *hs; + hs = DeviceDesc; + KPrintf("USB device VID : %04lXh PID : %04lXh\r\n", (uint32_t)(*hs).idVendor, (uint32_t)(*hs).idProduct); +} + +/** + * @brief host_user_devaddrdistributed + * @param None + * @retval None + */ +void host_user_devaddrdistributed(void) +{ +} + +/** + * @brief host_user_cfgdescavailable + * @param [in] cfgDesc Configuration desctriptor + * @param [in] itfDesc Interface desctriptor + * @param [in] epDesc Endpoint desctriptor + * @retval None + */ +void host_user_cfgdescavailable(usb_host_cfgdesc_typedef *cfgDesc, + usb_host_itfdesc_typedef *itfDesc, + USB_HOST_EPDesc_TypeDef *epDesc) +{ + usb_host_itfdesc_typedef *id; + + id = itfDesc; + if ((*id).bInterfaceClass == 0x08U) { + KPrintf("USB Mass storage device connected\r\n"); + } else if ((*id).bInterfaceClass == 0x03U) { + KPrintf("USB HID device connected\r\n"); + } else { + ; + } +} + +/** + * @brief Displays the message on terminal for Manufacturer String + * @param [in] ManufacturerString + * @retval None + */ +void host_user_mfcstring(void *ManufacturerString) +{ + KPrintf("Manufacturer : %s\r\n", (char *)ManufacturerString); +} + +/** + * @brief Displays the message on terminal for product String + * @param [in] ProductString + * @retval None + */ +void host_user_productstring(void *ProductString) +{ + KPrintf("Product : %s\r\n", (char *)ProductString); +} + +/** + * @brief Displays the message on terminal for SerialNum_String + * @param [in] SerialNumString + * @retval None + */ +void host_user_serialnum(void *SerialNumString) +{ + KPrintf("Serial Number : %s\r\n", (char *)SerialNumString); +} + +/** + * @brief User response request is displayed to ask application jump to class + * @param None + * @retval None + */ +void host_user_enumcompl(void) +{ +} + +/** + * @brief Device is not supported + * @param None + * @retval None + */ +void host_user_devunsupported(void) +{ + KPrintf("USB Device not supported.\r\n"); +} + +/** + * @brief User Action for application state entry + * @param None + * @retval HOST_USER_STATUS User response for key button + */ +HOST_USER_STATUS host_user_userinput(void) +{ +} + +/** + * @brief Over Current Detected on VBUS + * @param None + * @retval None + */ +void host_user_overcurrent(void) +{ + KPrintf("USB HOST Overcurrent detected.\r\n"); +} + +/** + * @brief Demo application for mass storage + * @param None + * @retval None + */ +int host_user_msc_app(void) +{ + if (0 == usb_connect_status) { + KPrintf("ready to mount file system\n"); + UsbMountFileSystem(); + usb_connect_status = 1; + } + + return ((int)0); +} + +/** + * @brief Deint User state and associated variables + * @param None + * @retval None + */ +void host_user_denint(void) +{ + USB_HOST_USER_AppState = USH_USR_FS_INIT; +} + +/** + * @} + */ + +/** + * @} + */ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.h b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.h new file mode 100644 index 00000000..b12cb152 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usb/hc32_usb_driver/usb_host_user.h @@ -0,0 +1,109 @@ +/** + ******************************************************************************* + * @file usb/usb_host_msc/source/usb_host_user.h + * @brief Header file for usb_host_user.c + @verbatim + Change Logs: + Date Author Notes + 2022-03-31 CDT First version + @endverbatim + ******************************************************************************* + * Copyright (C) 2022, Xiaohua Semiconductor Co., Ltd. All rights reserved. + * + * This software component is licensed by XHSC under BSD 3-Clause license + * (the "License"); You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ******************************************************************************* + */ +#ifndef __USB_HOST_USER_H__ +#define __USB_HOST_USER_H__ + +/* C binding of definitions if building with C++ compiler */ +#ifdef __cplusplus +extern "C" +{ +#endif + +/******************************************************************************* + * Include files + ******************************************************************************/ +//#include "ff.h" +#include "usb_host_core.h" +#include "usb_app_conf.h" +#include +#include "usb_host_msc_class.h" + +/** + * @addtogroup HC32F4A0_DDL_Applications + * @{ + */ + +/** + * @addtogroup USB_Host_Msc + * @{ + */ + +/******************************************************************************* + * Global type definitions ('typedef') + ******************************************************************************/ + +/******************************************************************************* + * Global pre-processor symbols/macros ('#define') + ******************************************************************************/ +/* State Machine for the USBH_USR_ApplicationState */ +#define USH_USR_FS_INIT (0U) +#define USH_USR_FS_READLIST (1U) +#define USH_USR_FS_WRITEFILE (2U) +#define USH_USR_FS_IDLE (3U) + +/******************************************************************************* + * Global variable definitions ('extern') + ******************************************************************************/ +extern usb_host_user_callback_func USR_cb; +extern uint8_t USB_HOST_USER_AppState; + +/******************************************************************************* + Global function prototypes (definition in C source) + ******************************************************************************/ +extern void host_user_init(void); +extern void host_user_denint(void); +extern void host_user_devattached(void); +extern void host_user_devreset(void); +extern void host_user_devdisconn(void); +extern void host_user_overcurrent(void); +extern void host_user_devspddetected(uint8_t DeviceSpeed); +extern void host_user_devdescavailable(void *DeviceDesc); +extern void host_user_devaddrdistributed(void); +extern void host_user_cfgdescavailable(usb_host_cfgdesc_typedef *cfgDesc, + usb_host_itfdesc_typedef *itfDesc, + USB_HOST_EPDesc_TypeDef *epDesc); +extern void host_user_mfcstring(void *ManufacturerString); +extern void host_user_productstring(void *ProductString); +extern void host_user_serialnum(void *SerialNumString); +extern void host_user_enumcompl(void); +extern HOST_USER_STATUS host_user_userinput(void); +extern void host_user_devunsupported(void); +extern void host_user_unrecoverederror(void); +extern int host_user_msc_app(void); + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /*__USB_HOST_USER_H__*/ + +/******************************************************************************* + * EOF (not truncated) + ******************************************************************************/ + + diff --git a/Ubiquitous/XiZi_IIoT/link.mk b/Ubiquitous/XiZi_IIoT/link.mk index 55f5c40c..a2bdd07d 100644 --- a/Ubiquitous/XiZi_IIoT/link.mk +++ b/Ubiquitous/XiZi_IIoT/link.mk @@ -6,5 +6,6 @@ $(TARGET): $(OBJS) @$(CROSS_COMPILE)g++ -o $@ $($(LINK_FLAGS)) $(OBJS) $(LINK_LWIP) $(LINK_MUSLLIB) $(LIBCC) @echo ------------------------------------------------ @$(CROSS_COMPILE)objcopy -O binary $@ XiZi-$(BOARD)$(COMPILE_TYPE).bin + @$(CROSS_COMPILE)objdump -S $@ > XiZi-$(BOARD)$(COMPILE_TYPE).asm @$(CROSS_COMPILE)objcopy -O ihex $@ XiZi-$(BOARD)$(COMPILE_TYPE).hex @$(CROSS_COMPILE)size $@ \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/path_app.mk b/Ubiquitous/XiZi_IIoT/path_app.mk index a027e759..c9b85b52 100644 --- a/Ubiquitous/XiZi_IIoT/path_app.mk +++ b/Ubiquitous/XiZi_IIoT/path_app.mk @@ -39,6 +39,9 @@ ifeq ($(CONFIG_CRYPTO), y) APPPATHS += -I$(KERNEL_ROOT)/../../APP_Framework/Framework/security/crypto/include # endif +ifeq ($(CONFIG_USE_MONGOOSE),y) +APPPATHS += -I$(KERNEL_ROOT)/../../APP_Framework/Applications/mongoose # +endif # COMPILE_APP: # @$(eval CPPPATHS=$(APPPATHS)) diff --git a/Ubiquitous/XiZi_IIoT/path_kernel.mk b/Ubiquitous/XiZi_IIoT/path_kernel.mk index cce4332a..3ea4b42f 100755 --- a/Ubiquitous/XiZi_IIoT/path_kernel.mk +++ b/Ubiquitous/XiZi_IIoT/path_kernel.mk @@ -461,6 +461,39 @@ KERNELPATHS += -I$(KERNEL_ROOT)/resources/include/netdev endif endif +ifeq ($(BSP_ROOT),$(KERNEL_ROOT)/board/xishutong-arm32) +KERNELPATHS += \ + -I$(KERNEL_ROOT)/arch/arm/cortex-m4/hc32f4a0 \ + -I$(KERNEL_ROOT)/arch/arm/cortex-m4 \ + -I$(BSP_ROOT)/third_party_driver \ + -I$(BSP_ROOT)/third_party_driver/common/hc32_ll_driver/inc \ + -I$(BSP_ROOT)/include \ + -I$(BSP_ROOT)/third_party_driver/include \ + -I$(BSP_ROOT)/third_party_driver/CMSIS/include \ + -I$(BSP_ROOT)/third_party_driver/spi/third_party_spi_lora/sx12xx/inc \ + -I$(BSP_ROOT)/third_party_driver/spi/third_party_spi_lora/sx12xx/src/radio \ + -I$(BSP_ROOT)/third_party_driver/usb/hc32_usb_driver \ + -I$(BSP_ROOT)/third_party_driver/usb/hc32_usb_driver/usb_host_lib \ + -I$(BSP_ROOT)/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_class/msc \ + -I$(BSP_ROOT)/third_party_driver/usb/hc32_usb_driver/usb_host_lib/host_core \ + -I$(KERNEL_ROOT)/include # + +ifeq ($(CONFIG_RESOURCES_LWIP),y) +KERNELPATHS += \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/compat \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/lwip \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/netif \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/lwip/apps \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/lwip/priv \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/include/lwip/prot \ + -I$(KERNEL_ROOT)/resources/ethernet/LwIP/arch + +KERNELPATHS += -I$(KERNEL_ROOT)/resources/include/netdev +endif +endif + KERNELPATHS += -I$(KERNEL_ROOT)/arch \ -I$(KERNEL_ROOT)/arch/risc-v/shared/kernel_service # From 88e8cc4193a7b01843761acdfb5c1f5f754129f7 Mon Sep 17 00:00:00 2001 From: Liu_Weichao Date: Mon, 20 Nov 2023 10:31:04 +0800 Subject: [PATCH 2/4] modify ota function dir --- APP_Framework/Applications/ota/Kconfig | 7 - APP_Framework/Applications/ota/Makefile | 2 +- APP_Framework/Applications/ota/README.md | 19 - APP_Framework/Applications/ota/ota.c | 1245 +++++++++++++---- .../Applications}/ota/ota.h | 0 APP_Framework/Applications/ota/ota_server.c | 385 ----- .../Applications}/ota/server_tcp.c | 0 .../third_party_driver/ota}/Kconfig | 0 .../third_party_driver/ota/Makefile} | 0 .../third_party_driver/ota/boot_for_ota.c} | 0 .../third_party_driver/ota/flash_for_ota.c | 0 .../third_party_driver/ota/Kconfig | 0 .../third_party_driver/ota/Makefile | 0 .../third_party_driver/ota/boot_for_ota.c | 0 .../third_party_driver/ota/flash_for_ota.c | 0 Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig | 75 - Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile | 4 - .../{flash/flash_ops.h => bootloader_ops.h} | 6 +- .../XiZi_IIoT/tool/bootloader/flash/Makefile | 3 - .../XiZi_IIoT/tool/bootloader/ota/Makefile | 3 - .../XiZi_IIoT/tool/bootloader/ota/ota.c | 1058 -------------- 21 files changed, 950 insertions(+), 1857 deletions(-) mode change 100755 => 100644 APP_Framework/Applications/ota/Kconfig delete mode 100644 APP_Framework/Applications/ota/README.md rename {Ubiquitous/XiZi_IIoT/tool/bootloader => APP_Framework/Applications}/ota/ota.h (100%) delete mode 100644 APP_Framework/Applications/ota/ota_server.c rename {Ubiquitous/XiZi_IIoT/tool/bootloader => APP_Framework/Applications}/ota/server_tcp.c (100%) rename Ubiquitous/XiZi_IIoT/{tool/bootloader/flash => board/xidatong-arm32/third_party_driver/ota}/Kconfig (100%) rename Ubiquitous/XiZi_IIoT/{tool/bootloader/flash/flash_ops.c => board/xidatong-arm32/third_party_driver/ota/Makefile} (100%) rename Ubiquitous/XiZi_IIoT/{tool/bootloader/ota/Kconfig => board/xidatong-arm32/third_party_driver/ota/boot_for_ota.c} (100%) create mode 100644 Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/flash_for_ota.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/boot_for_ota.c create mode 100644 Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/flash_for_ota.c delete mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig delete mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile rename Ubiquitous/XiZi_IIoT/tool/bootloader/{flash/flash_ops.h => bootloader_ops.h} (92%) delete mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile delete mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile delete mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c diff --git a/APP_Framework/Applications/ota/Kconfig b/APP_Framework/Applications/ota/Kconfig old mode 100755 new mode 100644 index 097519d9..e69de29b --- a/APP_Framework/Applications/ota/Kconfig +++ b/APP_Framework/Applications/ota/Kconfig @@ -1,7 +0,0 @@ -menu "ota app " - menuconfig APPLICATION_OTA - bool "Using app bin ota" - default n - - -endmenu diff --git a/APP_Framework/Applications/ota/Makefile b/APP_Framework/Applications/ota/Makefile index 2f5316c0..47afc2d3 100644 --- a/APP_Framework/Applications/ota/Makefile +++ b/APP_Framework/Applications/ota/Makefile @@ -1,3 +1,3 @@ SRC_FILES := ota.c -include $(KERNEL_ROOT)/compiler.mk +include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/APP_Framework/Applications/ota/README.md b/APP_Framework/Applications/ota/README.md deleted file mode 100644 index a8243454..00000000 --- a/APP_Framework/Applications/ota/README.md +++ /dev/null @@ -1,19 +0,0 @@ -# OTA README - -xiuos当前的ota功能允许应用bin文件可以通过4G实现远程的bin文件更新（限制：1、bin文件存放在设备SD卡并且应用从SD卡启动；2、暂且支持4G实现；3、暂时只支持aiit终端;4、只支持xiuos内核）。 - -## 文件说明 - -| 名称 | 说明 | -| -- | -- | -| ota.c| xiuos设备OTA代码 | -| ota_server.c | pc服务端的实例代码供参考 | - - -## 使用说明 -xiuos的应用bin文件更新依赖上层的adapter框架，因此需要在menuconfig同时配置以下选项： -1、ota开关APPLICATION_OTA打开； -2、adapter的4G功能开关； -3、拆分的应用启动SEPARATE_COMPILE开关从SD卡启动的配置开关APP_STARTUP_FROM_SDCARD。 - - diff --git a/APP_Framework/Applications/ota/ota.c b/APP_Framework/Applications/ota/ota.c index d361a0f7..e132346e 100644 --- a/APP_Framework/Applications/ota/ota.c +++ b/APP_Framework/Applications/ota/ota.c @@ -1,4 +1,3 @@ - /* * Copyright (c) 2020 AIIT XUOS Lab * XiUOS is licensed under Mulan PSL v2. @@ -13,399 +12,1047 @@ /** * @file: ota.c -* @brief: a application ota task of system +* @brief: file ota.c * @version: 1.0 * @author: AIIT XUOS Lab -* @date: 2021/11/3 +* @date: 2023/4/23 * */ +#include #include +#include "shell.h" +#include "xsconfig.h" +#include "mcuboot.h" +#include "ymodem.h" +#include "ota.h" + +#ifdef CONNECTION_ADAPTER_4G #include +#endif -extern int main(void); +#ifdef OTA_BY_PLATFORM +#include "platform_mqtt.h" +#endif -struct ota_header_t +/**************************************************************************** + * Private Function Prototypes + ****************************************************************************/ +static uint32_t calculate_crc32(uint32_t addr, uint32_t len); +static int create_version(uint8_t* cur_version, uint8_t* new_version); +static status_t UpdateOTAFlag(ota_info_t *ptr); +static void InitialVersion(void); +static void BackupVersion(void); +static void UpdateNewApplication(void); +static void Update(void); +static void BootLoaderJumpApp(void); + +/**************************************************************************** + * Private Data + ****************************************************************************/ +static const mcuboot_t mcuboot = { - int16 frame_flag; ///< frame start flag 2 Bytes - uint8 dev_type; ///< device type - uint8 burn_mode; ///< data burn way - uint32 total_len; ///< send data total length caculated from each frame_len - uint32 dev_hid; ///< device hardware version - uint32 dev_sid; ///< device software version - char resv[8]; ///< reserve + mcuboot_bord_init, + UartConfig, + Serial_PutString, + FLASH_Init, + FLASH_DeInit, + Flash_Erase, + Flash_Write, + Flash_Read, + Flash_Copy, + SerialDownload, + mcuboot_reset, + mcuboot_jump, + mcuboot_delay +}; +static const uint32_t crc32tab[] = { + 0x00000000, 0x77073096, 0xee0e612c, 0x990951ba, 0x076dc419, 0x706af48f, 0xe963a535, 0x9e6495a3, + 0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988, 0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91, + 0x1db71064, 0x6ab020f2, 0xf3b97148, 0x84be41de, 0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7, + 0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec, 0x14015c4f, 0x63066cd9, 0xfa0f3d63, 0x8d080df5, + 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172, 0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b, + 0x35b5a8fa, 0x42b2986c, 0xdbbbc9d6, 0xacbcf940, 0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59, + 0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116, 0x21b4f4b5, 0x56b3c423, 0xcfba9599, 0xb8bda50f, + 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924, 0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d, + 0x76dc4190, 0x01db7106, 0x98d220bc, 0xefd5102a, 0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433, + 0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818, 0x7f6a0dbb, 0x086d3d2d, 0x91646c97, 0xe6635c01, + 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e, 0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457, + 0x65b0d9c6, 0x12b7e950, 0x8bbeb8ea, 0xfcb9887c, 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65, + 0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2, 0x4adfa541, 0x3dd895d7, 0xa4d1c46d, 0xd3d6f4fb, + 0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0, 0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9, + 0x5005713c, 0x270241aa, 0xbe0b1010, 0xc90c2086, 0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f, + 0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4, 0x59b33d17, 0x2eb40d81, 0xb7bd5c3b, 0xc0ba6cad, + 0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a, 0xead54739, 0x9dd277af, 0x04db2615, 0x73dc1683, + 0xe3630b12, 0x94643b84, 0x0d6d6a3e, 0x7a6a5aa8, 0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1, + 0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe, 0xf762575d, 0x806567cb, 0x196c3671, 0x6e6b06e7, + 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc, 0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5, + 0xd6d6a3e8, 0xa1d1937e, 0x38d8c2c4, 0x4fdff252, 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b, + 0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60, 0xdf60efc3, 0xa867df55, 0x316e8eef, 0x4669be79, + 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236, 0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f, + 0xc5ba3bbe, 0xb2bd0b28, 0x2bb45a92, 0x5cb36a04, 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d, + 0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a, 0x9c0906a9, 0xeb0e363f, 0x72076785, 0x05005713, + 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38, 0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21, + 0x86d3d2d4, 0xf1d4e242, 0x68ddb3f8, 0x1fda836e, 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777, + 0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c, 0x8f659eff, 0xf862ae69, 0x616bffd3, 0x166ccf45, + 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2, 0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db, + 0xaed16a4a, 0xd9d65adc, 0x40df0b66, 0x37d83bf0, 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9, + 0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6, 0xbad03605, 0xcdd70693, 0x54de5729, 0x23d967bf, + 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94, 0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d }; -struct ota_frame_t + +/******************************************************************************* +* 函 数 名: calculate_crc32 +* 功能描述: 计算给定Flash内存地址范围中数据的CRC32校验和 +* 形 参: addr:表示Flash地址的起始位置 + len:表示需要计算CRC32的数据长度 +* 返 回 值: 计算得到的CRC32值 +*******************************************************************************/ +static uint32_t calculate_crc32(uint32_t addr, uint32_t len) { - uint32 frame_id; ///< Current frame id - uint32 frame_len; ///< Current frame data length - char frame_data[64]; ///< Current frame data,max length 64 - uint32 crc; ///< Current frame data crc -}; + uint32_t crc = 0xFFFFFFFF; + uint8_t byte = 0xFF; -struct ota_data + for(uint32_t i = 0; i < len; i++) + { + byte = *((volatile uint8_t *)(addr + i)); + crc = crc32tab[(crc ^ byte) & 0xff] ^ (crc >> 8); + } + return crc^0xFFFFFFFF; +} + + +/******************************************************************************* +* 函 数 名: create_version +* 功能描述: 根据当前版本号生成新的三段式版本号,适用于iap方式和TCPSERVER +* 形 参: cur_version:当前版本号,new_version:生成的新版本号 +* 返 回 值: 0:生成成功,-1:生成失败 +* 说 明: 为保持一致,平台通过OTA传输而来的版本号也要保持这样三段式的形式 + 版本形式为major.minor.patch,如01.02.03 +*******************************************************************************/ +static int create_version(uint8_t* cur_version, uint8_t* new_version) { - struct ota_header_t header; - struct ota_frame_t frame; - char end[4]; -}; + int major, minor, patch; //三段式版本号的各个部分 -pthread_t ota_task; -pthread_t restart_main; + //解析当前版本号,版本号格式不对直接返回 + if (sscanf(cur_version, "%03d.%03d.%03d", &major, &minor, &patch) != 3) { + return -1; + } -/** - * @description: CRC16 check - * @param data data buffer - * @param length data length - * @return check code - */ -uint32_t OtaCrc16(uint8_t * data, uint32_t length) + //将当前版本号加1 + patch++; + if(patch > 999) + { + minor++; + patch = 0; + if(minor > 999) + { + major++; + minor = 0; + patch = 0; + if(major > 999) + { + return -1; + } + } + } + + //更新版本号 + sprintf(new_version, "%03d.%03d.%03d", major, minor, patch); + return 0; +} + + +/******************************************************************************* +* 函 数 名: UpdateOTAFlag +* 功能描述: 更新OTA Flag区域的信息，版本完成下载后在app里进行调用 +* 形 参: ptr:ota_info_t结构体指针,描述OTA升级相关信息 +* 返 回 值: 如果函数执行成功，状态值为 kStatus_Success，否则状态值为其他错误码 +*******************************************************************************/ +static status_t UpdateOTAFlag(ota_info_t *ptr) { - int j; - unsigned int reg_crc=0xFFFF; - printf("crc data length[%d] Bytes,",length); + status_t status; - while (length--) { + status = mcuboot.op_flash_erase(FLAG_FLAH_ADDRESS,sizeof(ota_info_t)); + if(status != kStatus_Success) + { + return status; + } + status = mcuboot.op_flash_write(FLAG_FLAH_ADDRESS,(void *)ptr,sizeof(ota_info_t)); + + return status; +} + + +/******************************************************************************* +* 函 数 名: InitialVersion +* 功能描述: 该函数可以烧写APP分区的初始化版本,初始化版本的版本号为0x1 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void InitialVersion(void) +{ + int32_t size; + ota_info_t ota_info; + + memset(&ota_info, 0, sizeof(ota_info_t)); + size = mcuboot.download_by_serial(XIUOS_FLAH_ADDRESS); + if(size > 0) + { + ota_info.os.size = size; + ota_info.os.crc32 = calculate_crc32(XIUOS_FLAH_ADDRESS, size); + + strncpy(ota_info.os.version,"001.000.000",sizeof(ota_info.os.version)); + strncpy(ota_info.os.description, "The initial firmware.", sizeof(ota_info.os.description)); + + UpdateOTAFlag(&ota_info); + } +} + + +/******************************************************************************* +* 函 数 名: BackupVersion +* 功能描述: 版本回退函数,如果升级的APP存在bug导致无法跳转需调用此函数进行版本回退 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void BackupVersion(void) +{ + status_t status; + + ota_info_t ota_info; + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + + ota_info.status = OTA_STATUS_BACKUP; + UpdateOTAFlag(&ota_info); + status = mcuboot.op_flash_copy(BAKUP_FLAH_ADDRESS, XIUOS_FLAH_ADDRESS, ota_info.bak.size); + if((status == kStatus_Success) &&(calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.bak.size) == ota_info.bak.crc32)) + { + mcuboot.print_string("\r\n------Backup app version success!------\r\n"); + ota_info.os.size = ota_info.bak.size; + ota_info.os.crc32 = ota_info.bak.crc32; + + memset(ota_info.os.version,0,sizeof(ota_info.os.version)); + strncpy(ota_info.os.version, ota_info.bak.version, sizeof(ota_info.bak.version)); + + memset(ota_info.os.description,0,sizeof(ota_info.os.description)); + strncpy(ota_info.os.description, ota_info.bak.description, sizeof(ota_info.bak.description)); + + UpdateOTAFlag(&ota_info); + } + else + { + mcuboot.print_string("\r\n------Backup app version failed!------\r\n"); + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Backup app version failed!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info); + } +} + + +/******************************************************************************* +* 函 数 名: UpdateNewApplication +* 功能描述: 在bootloader里进行调用,根据Flash中Flag分区中的信息决定是否进行版本更新 +* 形 参: 无 +* 返 回 值: 无 +* 注 释: 该函数调用后如果不需要升级APP分区保持不变,否则APP分区的版本为新版本 +*******************************************************************************/ +static void UpdateNewApplication(void) +{ + status_t status; + ota_info_t ota_info; // 定义OTA信息结构体 + + memset(&ota_info, 0, sizeof(ota_info_t)); + // 从Flash中读取OTA信息 + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + + // 如果OTA升级状态为准备状态，且APP分区与download分区版本不同,才可以进行升级 + if((ota_info.status == OTA_STATUS_READY) && (ota_info.os.crc32 != ota_info.down.crc32)) + { + mcuboot.print_string("\r\n------Start to update the app!------\r\n"); + // 校验downlad分区固件CRC + if(calculate_crc32(DOWN_FLAH_ADDRESS, ota_info.down.size) == ota_info.down.crc32) + { + ota_info.status = OTA_STATUS_UPDATING; + UpdateOTAFlag(&ota_info); + + // 1.如果CRC校验通过,开始升级,逐字节拷贝Flash,先备份当前XiUOS System分区内容 + status = mcuboot.op_flash_copy(XIUOS_FLAH_ADDRESS, BAKUP_FLAH_ADDRESS, ota_info.os.size); + if((status == kStatus_Success) &&(calculate_crc32(BAKUP_FLAH_ADDRESS, ota_info.os.size) == ota_info.os.crc32)) + { + mcuboot.print_string("\r\n------Backup app success!------\r\n"); + ota_info.bak.size = ota_info.os.size; + ota_info.bak.crc32 = ota_info.os.crc32; + + memset(ota_info.bak.version,0,sizeof(ota_info.bak.version)); + strncpy(ota_info.bak.version, ota_info.os.version, sizeof(ota_info.os.version)); + + memset(ota_info.bak.description,0,sizeof(ota_info.bak.description)); + strncpy(ota_info.bak.description, ota_info.os.description, sizeof(ota_info.os.description)); + + UpdateOTAFlag(&ota_info);; + } + else + { + mcuboot.print_string("\r\n------Backup app failed!------\r\n"); + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Backup app failed!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info);; + goto finish; + } + + // 2.拷贝download分区到XiUOS System分区 + status = mcuboot.op_flash_copy(DOWN_FLAH_ADDRESS, XIUOS_FLAH_ADDRESS, ota_info.down.size); + if((status == kStatus_Success) &&(calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.down.size) == ota_info.down.crc32)) + { + mcuboot.print_string("\r\n------The download partition is copied successfully!------\r\n"); + + ota_info.os.size = ota_info.down.size; + ota_info.os.crc32 = ota_info.down.crc32; + + memset(ota_info.os.version,0,sizeof(ota_info.os.version)); + strncpy(ota_info.os.version, ota_info.down.version, sizeof(ota_info.down.version)); + + memset(ota_info.os.description,0,sizeof(ota_info.os.description)); + strncpy(ota_info.os.description, ota_info.down.description, sizeof(ota_info.down.description)); + + ota_info.status == OTA_STATUS_IDLE; // 拷贝download分区到XiUOS System分区成功,将OTA升级状态设置为IDLE + UpdateOTAFlag(&ota_info);; + } + else + { + mcuboot.print_string("\r\n------The download partition copy failed!------\r\n"); + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "The download partition copy failed!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info);; + goto finish; + } + + mcuboot.print_string("\r\n------Update completed!------\r\n"); + goto finish; + } + else + { + // 如果download分区CRC校验失败，升级失败 + mcuboot.print_string("\r\n------Download Firmware CRC check failed!------\r\n"); + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Download Firmware CRC check failed!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info);; + goto finish; + } + } + else + { + mcuboot.print_string("\r\n------No need to update the app!------\r\n"); + goto finish; + } +finish: + return; +} + + +/******************************************************************************* +* 函 数 名: Update +* 功能描述: 根据实际情况进行初始化版本的烧录或者新版本的升级 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void Update(void) +{ + ota_info_t ota_info; + mcuboot.flash_init(); + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + /* 此时APP分区还没有有效的固件,需要在bootloader下通过iap烧写出厂固件 */ + if((ota_info.os.size > APP_FLASH_SIZE) || (calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.os.size) != ota_info.os.crc32)) + { + mcuboot.print_string("\r\nNeed to flash initial firmware!\r\n"); + InitialVersion(); + } + else + { + UpdateNewApplication(); + } + mcuboot.flash_deinit(); +} + + +/******************************************************************************* +* 函 数 名: BootLoaderJumpApp +* 功能描述: 上次跳转若是失败的,先从BAKUP分区进行恢复，然后再进行跳转 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void BootLoaderJumpApp(void) +{ + ota_info_t ota_info; + + mcuboot.flash_init(); + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + + if(ota_info.lastjumpflag == JUMP_FAILED_FLAG) + { + mcuboot.print_string("\r\n------Bootloader false, begin backup!------\r\n"); + BackupVersion(); + } + else + { + ota_info.lastjumpflag = JUMP_FAILED_FLAG; + UpdateOTAFlag(&ota_info); + } + mcuboot.flash_deinit(); + mcuboot.op_jump(); +} + + +/********************************************************************************* +* 函 数 名: app_ota_by_iap +* 功能描述: 通过命令来进行ota升级,该函数与升级的命令关联,通过串口iap方式传输bin文件 +* 形 参: 无 +* 返 回 值: 无 +*********************************************************************************/ +static void app_ota_by_iap(void) +{ + int32_t size; + ota_info_t ota_info; + + mcuboot.flash_init(); + mcuboot.serial_init(); + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + ota_info.status = OTA_STATUS_DOWNLOADING; + UpdateOTAFlag(&ota_info); + size = mcuboot.download_by_serial(DOWN_FLAH_ADDRESS); + ota_info.status = OTA_STATUS_DOWNLOADED; + UpdateOTAFlag(&ota_info); + if(size > 0) + { + ota_info.down.size = size; + ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, size); + + memset(ota_info.down.version,0,sizeof(ota_info.down.version)); + create_version(ota_info.os.version, ota_info.down.version); + + memset(ota_info.down.description,0,sizeof(ota_info.down.description)); + strncpy(ota_info.down.description, "OTA Test bin.",sizeof(ota_info.down.description)); + + ota_info.status = OTA_STATUS_READY; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); + UpdateOTAFlag(&ota_info); + } + else + { + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info); + } + mcuboot.flash_deinit(); + mcuboot.op_reset(); +} +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0)|SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC)|SHELL_CMD_PARAM_NUM(0),iap, app_ota_by_iap, ota by iap function); + + +#ifdef OTA_BY_TCPSERVER +static uint16_t calculate_crc16(uint8_t * data, uint32_t len); +static void get_start_signal(struct Adapter* adapter); +static int ota_data_recv(struct Adapter* adapter); +static ota_data start_msg; +static ota_data recv_msg; + +/******************************************************************************* +* 函 数 名: calculate_crc16 +* 功能描述: 计算给定长度的数据的crc16的值,用于OTA传输过程中数据帧的校验 +* 形 参: data:数据buffer + len:表示需要计算CRC16的数据长度 +* 返 回 值: 计算得到的CRC16值 +*******************************************************************************/ +static uint16_t calculate_crc16(uint8_t * data, uint32_t len) +{ + uint16_t reg_crc=0xFFFF; + while(len--) + { reg_crc ^= *data++; - for (j=0;j<8;j++) { + for(int j=0;j<8;j++) + { if(reg_crc & 0x01) reg_crc=reg_crc >>1 ^ 0xA001; else reg_crc=reg_crc >>1; } } - printf(" crc = [0x%x]\n",reg_crc); + KPrintf("crc = [0x%x]\n",reg_crc); return reg_crc; } -uint32_t FileCrc16(uint8_t * data, uint32_t length, unsigned int last_crc) + +/******************************************************************************* +* 函 数 名: get_start_signal +* 功能描述: 通过4G方式从服务端接收开始信号 +* 形 参: adapter:Adapter指针,指向注册的4G设备 +* 返 回 值: 0:传输成功,-1:传输失败 +*******************************************************************************/ +static void get_start_signal(struct Adapter* adapter) { - int j; - //printf("crc data length[%d] Bytes,",length); - - while (length--) { - last_crc ^= *data++; - for (j=0;j<8;j++) { - if(last_crc & 0x01) - last_crc = last_crc >>1 ^ 0xA001; - else - last_crc = last_crc >>1; - } - } + ota_info_t ota_info; + uint8_t reply[16] = {0}; + uint32_t flashdestination = DOWN_FLAH_ADDRESS; - //printf(" crc = [0x%x]\n",last_crc); - - return last_crc; -} - - -static int SaveAppBin(int fd, char* buf, int len) -{ - int ret = 0; - int fd_t = 0; - fd_t = open( BOARD_APP_NAME, O_RDWR | O_APPEND); - ret = write(fd, buf, len); - if(ret < 0){ - printf("fd = %d write buf len[%d] failed.ret = %d\n",fd_t,len,ret); - } - else + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + ota_info.status = OTA_STATUS_DOWNLOADING; + UpdateOTAFlag(&ota_info); + while(1) { - printf("fd[%d] write buf length[%d] done.\n",fd_t,ret); - } - - close(fd_t); -} - -static int CrcFileCheck(uint32 crc_check, unsigned long total_len) -{ - int ret = 0; - int fd = 0; - int len = 0; - char *buf = NULL; - unsigned int last_crc = 0xffff; - unsigned long already_crc_length = 0; - - fd = open( BOARD_APP_NAME, O_RDONLY ); - if(fd < 0){ - printf("open %s bin failed.\n",BOARD_APP_NAME); - return -1; - } - - buf = PrivMalloc(128); - if(NULL == buf) - { - printf("malloc failed.\n"); - close(fd); - return 0; - } - - /* crc check every 1024 Bytes until crc all the total file */ - while(already_crc_length != total_len) - { - memset(buf , 0 , 128); - len = read(fd, buf, 128); - if(len < 0) + memset(&start_msg, 0, sizeof(ota_data)); + /* step1:Confirm the start signal of transmission. */ + KPrintf("waiting for start msg...\n"); + if(AdapterDeviceRecv(adapter, &start_msg, sizeof(start_msg)) >= 0 && start_msg.header.frame_flag == STARTFLAG) { - printf("file read failed.ret = %d\n",len); - ret = -1; - break; - } - - last_crc = FileCrc16(buf, len, last_crc); - already_crc_length += len; - printf("read len[%d] Bytes,already_crc_length[%d]\n",len,already_crc_length); - } - - - if (last_crc != crc_check) - { - printf("file crc error!!! last crc[%x] != check[%x]\n",last_crc,crc_check); - ret =-1; - } - - PrivFree(buf); - close(fd); - - return ret; -} - -static void RestartApplication(void) -{ - pthread_attr_t attr; - attr.schedparam.sched_priority = 10; - attr.stacksize = 2048; - - while(1) - { - unsigned long pid = PrivUserTaskSearch(); - if ((pid > 0) && (pid != pthread_self())) - { - printf("kill usertask pid[%d]\n",pid); - PrivTaskDelete(pid, 0); - PrivTaskDelay(1000); /* NOTE:this delay will make a schedule and recycle all user task */ - } - else - { - break; - } - } - printf("restart main.\n"); - PrivTaskCreate(&restart_main, &attr, (void *)main, NULL); -} -static int OtaDataRecv(struct Adapter* adapter) -{ - struct ota_data recv_msg; - char reply[16] = {0}; - int ret = 0; - int try_times = 10; - int fd = 0; - int frame_cnt = 0; - - fd = open( BOARD_APP_NAME, O_RDWR | O_CREAT | O_TRUNC, S_IRUSR | S_IWUSR); - if(fd < 0) - { - printf("open %s failed\n",BOARD_APP_NAME); - return -1; - } - close(fd); - - while(1) { - memset(&recv_msg, 0, sizeof(struct ota_data)); - printf("recv msg...\n"); - ret = AdapterDeviceRecv(adapter, &recv_msg, sizeof(struct ota_data)); - if(ret >= 0 && recv_msg.header.frame_flag == 0x5A5A) - { - if(0 == strncmp("aiit_ota_end",recv_msg.frame.frame_data, strlen("aiit_ota_end"))) + if(mcuboot.op_flash_erase(DOWN_FLAH_ADDRESS,start_msg.header.total_len) != kStatus_Success) { - printf("total [%d]frames [%d]Bytes crc[%x],receive successful,\n",frame_cnt,recv_msg.header.total_len,recv_msg.frame.crc); - if(0 != CrcFileCheck(recv_msg.frame.crc, recv_msg.header.total_len)) - { - printf("crc check %s bin failed.please try again.\n", BOARD_APP_NAME); - ret = -1; - break; - } - PrivTaskDelay(500); - printf("tolal file crc done.send ok\n"); - memset(reply, 0, 16); - memcpy(reply, "ok", strlen("ok")); + KPrintf("Failed to erase target fash!\n"); + break; + } + else + { + KPrintf("Erase flash successful,erase length is %d bytes.\n",start_msg.header.total_len); + } + memset(reply, 0, sizeof(reply)); + memcpy(reply, "ready", strlen("ready")); + KPrintf("receive start signal,send [ready] signal to server\n"); + while(AdapterDeviceSend(adapter, reply, strlen(reply)) < 0); + break; + } + else + { + memset(reply, 0, sizeof(reply)); + memcpy(reply, "notready", strlen("notready")); + KPrintf("not receive start signal,send [notready] signal to server\n"); + while(AdapterDeviceSend(adapter, reply, strlen(reply)) < 0); + continue; + } + } +} + +/******************************************************************************* +* 函 数 名: ota_data_recv +* 功能描述: 通过4G方式从服务端接收数据 +* 形 参: adapter:Adapter指针,指向注册的4G设备 +* 返 回 值: 0:传输成功,-1:传输失败 +*******************************************************************************/ +static int ota_data_recv(struct Adapter* adapter) +{ + ota_info_t ota_info; + uint8_t reply[16] = {0}; + int ret = 0, frame_cnt = 0, try_times = 5; + uint32_t file_size = 0; + uint32_t flashdestination = DOWN_FLAH_ADDRESS; + + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + ota_info.status = OTA_STATUS_DOWNLOADING; + UpdateOTAFlag(&ota_info); + + while(1) + { + memset(&recv_msg, 0, sizeof(ota_data)); + if(AdapterDeviceRecv(adapter, &recv_msg, sizeof(recv_msg)) >= 0) + { + if(recv_msg.header.frame_flag == STARTFLAG) //这里不应该再出现开始帧,丢弃当前数据继续接收 + { + continue; + } + else if(recv_msg.header.frame_flag == DATAFLAG) //说明当前是bin包里数据封装成的数据帧 + { + frame_cnt = recv_msg.frame.frame_id; + if(recv_msg.frame.crc == calculate_crc16(recv_msg.frame.frame_data,recv_msg.frame.frame_len)) + { + KPrintf("current frame[%d],length %d bytes.\n",frame_cnt,recv_msg.frame.frame_len); + if(mcuboot.op_flash_write(flashdestination, recv_msg.frame.frame_data, recv_msg.frame.frame_len) != kStatus_Success) + { + KPrintf("current frame[%d] flash failed.\n",frame_cnt); + ret = -1; + break; + } + else + { + KPrintf("current frame[%d] is written to flash 0x%x address successful.\n", frame_cnt, flashdestination); + flashdestination += recv_msg.frame.frame_len; + } + } + else + { + KPrintf("current frame[%d] crc check failed,try again!\n",frame_cnt); + goto try_again; + } + } + else if(recv_msg.header.frame_flag == ENDTFLAG) //说明当前是结束帧 + { + KPrintf("total %d frames %d bytes crc[0x%x],receive successful.\n",frame_cnt,recv_msg.header.total_len,recv_msg.frame.crc); + memset(reply, 0, sizeof(reply)); + memcpy(reply, "ok", strlen("ok")); AdapterDeviceSend(adapter, reply, strlen(reply)); + + ota_info.status = OTA_STATUS_DOWNLOADED; + UpdateOTAFlag(&ota_info); + + file_size = recv_msg.header.total_len; ret = 0; break; } - frame_cnt = recv_msg.frame.frame_id; - - if(0 == strncmp("wait_ok_timeout",recv_msg.frame.frame_data, strlen("wait_ok_timeout"))) + else //说明当前接收的数据帧不是上述三种数据帧的任意一种 { - printf("go to send ok again.\n"); - goto send_ok_again; - - } - - if (recv_msg.frame.crc == OtaCrc16(recv_msg.frame.frame_data,recv_msg.frame.frame_len)) - { - printf("save current [%d] frame,length[%d] Bytes.\n",frame_cnt,recv_msg.frame.frame_len); - for(int i = 0; i < recv_msg.frame.frame_len;i++ ){ - printf(" %x ",*((char *)&recv_msg.frame.frame_data + i)); - } - printf("\n"); - SaveAppBin(fd, recv_msg.frame.frame_data, recv_msg.frame.frame_len); - } - else - { - printf("current [%d] frame crc check failed,try again!\n",frame_cnt); goto try_again; } send_ok_again: - memset(reply, 0, 16); + memset(reply, 0, sizeof(reply)); memcpy(reply, "ok", strlen("ok")); - // PrivTaskDelay(100); ret = AdapterDeviceSend(adapter, reply, strlen(reply)); - if(ret < 0){ - printf("send ok failed.\n"); + if(ret < 0) + { + KPrintf("send ok failed.\n"); goto send_ok_again; } - printf("send reply[%s] done.\n",reply); - try_times = 10; + KPrintf("send reply[%s] done.\n",reply); + //send ok后把try_times重置为5 + try_times = 5; continue; - } + } + + //没有接收到数据或者接收到的数据帧不满足条件,需要发个retry的命令告诉服务器需要重传 else { try_again: if(try_times == 0) { - printf("oops!!! current [%d] frame try 10 times failed,break out!\n",frame_cnt); + KPrintf("current frame[%d] try 5 times failed,break out!\n",frame_cnt); ret = -1; break; } - memset(reply, 0, 16); + memset(reply, 0, sizeof(reply)); memcpy(reply, "retry", strlen("retry")); - printf("[%d] frame receive failed. retry\n",frame_cnt); + KPrintf("current frame[%d] receive failed. retry\n",frame_cnt); AdapterDeviceSend(adapter, reply, strlen(reply)); try_times--; continue; } } - close(fd); - if(0 == ret) { - printf("ota file done,start application.\n"); - RestartApplication(); + //download分区固件下载成功,更新Flag分区 + if(0 == ret) + { + ota_info.down.size = file_size; + ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, file_size); + + memset(ota_info.down.version,0,sizeof(ota_info.down.version)); + create_version(ota_info.os.version, ota_info.down.version); + + memset(ota_info.down.description,0,sizeof(ota_info.down.description)); + strncpy(ota_info.down.description, "4G OTA bin.",sizeof(ota_info.down.description)); + + ota_info.status = OTA_STATUS_READY; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info); + } + else + { + ota_info.status = OTA_STATUS_ERROR; + + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info); } return ret; } -static void *OtaKTaskEntry(void *parameter) + +/******************************************************************************* +* 函 数 名: app_ota_by_4g +* 功能描述: 通过命令来进行ota升级,该函数与升级的命令关联,通过4g方式传输bin文件 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void app_ota_by_4g(void) { - struct ota_data recv_msg; - char reply[16] = {0}; - int baud_rate = BAUD_RATE_115200; - int len = 0; - int ret = 0; + uint32_t baud_rate = BAUD_RATE_115200; + uint8_t server_addr[16] = "115.238.53.60"; + uint8_t server_port[8] = "7777"; - struct Adapter* adapter = AdapterDeviceFindByName("4G"); - uint8 server_addr[64] = "115.238.53.61"; - uint8 server_port[64] = "9898"; + mcuboot.flash_init(); + struct Adapter* adapter = AdapterDeviceFindByName(ADAPTER_4G_NAME); adapter->socket.socket_id = 0; AdapterDeviceOpen(adapter); AdapterDeviceControl(adapter, OPE_INT, &baud_rate); AdapterDeviceConnect(adapter, CLIENT, server_addr, server_port, IPV4); - - /* using nbiot as connection way*/ - -// struct Adapter* adapter = AdapterDeviceFindByName("nbiot"); - -// while(1) -// { -// int connect_times = 5; -// ret = AdapterDeviceOpen(adapter); -// if(ret < 0) -// { -// printf("open adapter failed\n"); -// continue; -// } - -// connect_again: -// connect_times--; -// ret = AdapterDeviceConnect(adapter, 1, "115.238.53.61","9898",1); -// if(ret < 0) -// { -// if(connect_times > 0){ -// goto connect_again; -// } -// else -// { -// AdapterDeviceClose(adapter); -// continue; -// } -// } -// break; -// } - PrivTaskDelay(5000); + MdelayKTask(100); while(1) { - memset(&recv_msg, 0, sizeof(struct ota_data)); - /* step1: Confirm the start signal of transmission*/ - printf("waiting for start msg...\n"); - ret = AdapterDeviceRecv(adapter, &recv_msg, sizeof(struct ota_data)); - for(int i = 0; i < sizeof(struct ota_data);i++ ){ - printf(" %x ",*((char *)&recv_msg + i)); - } - printf("\n"); - if(ret >= 0 && recv_msg.header.frame_flag == 0x5A5A) + /* step1:Confirm the start signal of transmission. */ + get_start_signal(adapter); + KPrintf("start receive ota bin file.\n"); + /* step2:start receive bin file,first wait for 4s. */ + MdelayKTask(4000); + if(0 == ota_data_recv(adapter)) { - if (0 == strncmp("aiit_ota_start",recv_msg.frame.frame_data, strlen("aiit_ota_start"))) + break; + } + } + mcuboot.flash_deinit(); + KPrintf("ota file transfer complete,start reboot!\n"); + MdelayKTask(2000); + mcuboot.op_reset(); +} + +SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0)|SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC)|SHELL_CMD_PARAM_NUM(0),ota, app_ota_by_4g, ota by 4g function); +#endif + + +#ifdef OTA_BY_PLATFORM +#define FRAME_LEN 2048 //每帧数据的数据包长度 +static uint8_t MqttRxbuf[3072]; +static uint8_t FrameBuf[FRAME_LEN]; +static OTA_TCB AliOTA; + +/******************************************************************************* +* 函 数 名: PropertyVersion +* 功能描述: 向服务器上传当前设备版本信息 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void PropertyVersion(void) +{ + uint8_t topicdatabuff[64]; + uint8_t tempdatabuff[128]; + ota_info_t ota_info; + + memset(topicdatabuff,0,64); + sprintf(topicdatabuff,"/ota/device/inform/%s/%s", PLATFORM_PRODUCTKEY, CLIENT_DEVICENAME); + + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + + memset(tempdatabuff,0,128); + sprintf(tempdatabuff,"{\"id\": \"1\",\"params\": {\"version\": \"%s\"}}",ota_info.os.version); + + MQTT_PublishDataQs1(topicdatabuff,tempdatabuff,strlen(tempdatabuff)); //发送等级QS=1的PUBLISH报文 +} + + +/*-------------------------------------------------*/ +/*函数名：OTA下载数据 */ +/*参 数：size：本次下载量 */ +/*参 数：offset：本次下载偏移量 */ +/*返回值：无 */ +/*-------------------------------------------------*/ +void OTA_Download(int size, int offset) +{ + uint8_t topicdatabuff[64]; + uint8_t tempdatabuff[128]; + + memset(topicdatabuff,0,64); + sprintf(topicdatabuff,"/sys/%s/%s/thing/file/download",PLATFORM_PRODUCTKEY,CLIENT_DEVICENAME); + + memset(tempdatabuff,0,128); + sprintf(tempdatabuff,"{\"id\": \"1\",\"params\": {\"fileInfo\":{\"streamId\":%d,\"fileId\":1},\"fileBlock\":{\"size\":%d,\"offset\":%d}}}",AliOTA.streamId,size,offset); + + MQTT_PublishDataQs0(topicdatabuff, tempdatabuff, strlen(tempdatabuff)); +} + +/******************************************************************************* +* 函 数 名: app_ota_by_platform +* 功能描述: 通过云平台MQTT进行升级 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +static void app_ota_by_platform(void* parameter) +{ + int datalen; + int ret = 0; + int freecnt = 0; + ota_info_t ota_info; + uint32_t heart_time = 0; + uint32_t flashdestination = DOWN_FLAH_ADDRESS; + uint8_t topicdatabuff[64]; + char *ptr; + + mcuboot.flash_init(); + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + ota_info.status = OTA_STATUS_DOWNLOADING; + UpdateOTAFlag(&ota_info); + memset(topicdatabuff,0,64); + sprintf(topicdatabuff,"/sys/%s/%s/thing/file/download_reply",PLATFORM_PRODUCTKEY,CLIENT_DEVICENAME); + +reconnect: + if((AdapterNetActive() == 0) && (MQTT_Connect() == 0) && MQTT_SubscribeTopic(topicdatabuff) == 0) + { + KPrintf("Log in to the cloud platform and subscribe to the topic successfully.\n"); + PropertyVersion(); + } + else + { + KPrintf("Log in to the cloud platform failed, retry!\n"); + goto reconnect; + } + + while(1) + { + memset(MqttRxbuf,0,sizeof(MqttRxbuf)); + datalen = MQTT_Recv(MqttRxbuf, sizeof(MqttRxbuf)); + if(datalen <= 0) + { + freecnt++; + } + else if(MqttRxbuf[0] == 0x30) + { + freecnt = 0; + MQTT_DealPublishData(MqttRxbuf, datalen); + ptr = strstr((char *)Platform_mqtt.cmdbuff,"{\"code\":\"1000\""); + if(ptr != NULL) { - memset(reply, 0, 16); - memcpy(reply, "ready", strlen("ready")); - // PrivTaskDelay(3000); - printf("receive start signal,send [ready] signal to server\n"); -send_ready_again: - ret = AdapterDeviceSend(adapter, reply, strlen(reply)); - if(ret < 0) + if(sscanf(ptr,"{\"code\":\"1000\",\"data\":{\"size\":%d,\"streamId\":%d,\"sign\":\"%*32s\",\"dProtocol\":\"mqtt\",\"version\":\"%11s\"",&AliOTA.size,&AliOTA.streamId,AliOTA.version)==3) { - goto send_ready_again; + KPrintf("ota file size:%d\r\n",AliOTA.size); + KPrintf("ota file id:%d\r\n",AliOTA.streamId); + KPrintf("ota file version:%s\r\n",AliOTA.version); + if(mcuboot.op_flash_erase(DOWN_FLAH_ADDRESS,AliOTA.size != kStatus_Success)) + { + KPrintf("Failed to erase target fash!\n"); + ret = -1; + break; + } + AliOTA.counter = (AliOTA.size%FRAME_LEN != 0)? (AliOTA.size/FRAME_LEN + 1):(AliOTA.size/FRAME_LEN); + AliOTA.num = 1; //下载次数,初始值为1 + AliOTA.downlen = FRAME_LEN; //记录本次下载量 + OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 } - PrivTaskDelay(3000); - printf("start receive ota file.\n"); - /* step2: start receive source bin file of application*/ - ret = OtaDataRecv(adapter); - if (0 != ret) - { - memset(reply, 0, 16); - memcpy(reply, "ota_restart", strlen("ota_restart")); - AdapterDeviceSend(adapter, reply, strlen(reply)); - continue; - } else { + KPrintf("Failed to get ota information!\n"); + ret = -1; + break; + } + } + + if(strstr((char *)Platform_mqtt.cmdbuff,"download_reply")) + { + memset(FrameBuf,0,sizeof(FrameBuf)); + memcpy(FrameBuf, &MqttRxbuf[datalen-AliOTA.downlen-2], AliOTA.downlen); + if(mcuboot.op_flash_write(flashdestination,FrameBuf,AliOTA.downlen) != kStatus_Success) + { + KPrintf("current frame[%d] flash failed.\n",AliOTA.num-1); + ret = -1; + break; + } + else + { + KPrintf("current frame[%d] is written to flash 0x%x address successful.\n", AliOTA.num -1, flashdestination); + KPrintf("Current progress is %d/%d\r\n",AliOTA.num,AliOTA.counter); + flashdestination += AliOTA.downlen; + AliOTA.num++; + } + + if(AliOTA.num < AliOTA.counter) //如果小于总下载次数 + { + AliOTA.downlen = FRAME_LEN; //记录本次下载量 + OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 + } + else if(AliOTA.num == AliOTA.counter) //如果等于总下载次数,说明是最后一次下载 + { + if(AliOTA.size%FRAME_LEN == 0) //判断固件大小是否是FRAME_LEN的整数倍 + { + AliOTA.downlen = FRAME_LEN; //记录本次下载量 + OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 + } + else + { + AliOTA.downlen = AliOTA.size%FRAME_LEN; //记录本次下载量 + OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 + } + } + + else //下载完毕 + { + ret = 0; break; } } + } else { - memset(reply, 0, 16); - memcpy(reply, "notready", strlen("notready")); - printf("ota status:not ready\n"); - ret = AdapterDeviceSend(adapter, reply, strlen(reply)); + freecnt = 0; + continue; + } + + if((freecnt >= 10) && (CalculateTimeMsFromTick(CurrentTicksGain()) - heart_time >= HEART_TIME)) //连续10次未收到数据默认为为空闲状态,需每隔一段时间发送需要发送心跳包保活 + { + heart_time = CalculateTimeMsFromTick(CurrentTicksGain()); + if(MQTT_SendHeart() != 0) //发送心跳包失败可能连接断开,需要重连 + { + KPrintf("The connection has been disconnected, reconnecting!\n"); + freecnt = 0; + heart_time = 0; + goto reconnect; + } + KPrintf("Send heartbeat packet successful!\n"); } - PrivTaskDelay(3000); /* check ota signal every 5s */ } - AdapterDeviceClose(adapter); + + if(0 == ret) + { + ota_info.down.size = AliOTA.size; + ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, AliOTA.size); + + memset(ota_info.down.version,0,sizeof(ota_info.down.version)); + strncpy(ota_info.down.version, AliOTA.version, sizeof(ota_info.down.version)); + + memset(ota_info.down.description,0,sizeof(ota_info.down.description)); + strncpy(ota_info.down.description, "MQTT OTA bin.",sizeof(ota_info.down.description)); + + ota_info.status = OTA_STATUS_READY; + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); + + UpdateOTAFlag(&ota_info); + } + else + { + ota_info.status = OTA_STATUS_ERROR; + memset(ota_info.error_message,0,sizeof(ota_info.error_message)); + strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); + UpdateOTAFlag(&ota_info); + } + MQTT_UnSubscribeTopic(topicdatabuff); + MQTT_Disconnect(); + mcuboot.flash_deinit(); + KPrintf("ota file transfer complete,start reboot!\n"); + MdelayKTask(2000); + mcuboot.op_reset(); } -void ApplicationOtaTaskInit(void) -{ - pthread_attr_t attr; - attr.schedparam.sched_priority = 20; - attr.stacksize = 4096; +int OtaTask(void) +{ + int32 ota_task = 0; + ota_task = KTaskCreate("ota_platform", app_ota_by_platform, NULL,8192, 10); + if(ota_task < 0) { + KPrintf("ota_task create failed ...%s %d.\n", __FUNCTION__,__LINE__); + return ERROR; + } - PrivTaskCreate(&ota_task, &attr, OtaKTaskEntry, NULL); + StartupKTask(ota_task); + return 0; +} +#endif + +/******************************************************************************* +* 函 数 名: app_clear_jumpflag +* 功能描述: 跳转app成功后,在app中调用将lastjumpflag重置为0XCDCDCDCD +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +void app_clear_jumpflag(void) +{ + ota_info_t ota_info; + mcuboot.flash_init(); + //跳转成功设置lastjumpflag为JUMP_SUCCESS_FLAG + memset(&ota_info, 0, sizeof(ota_info_t)); + mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); + ota_info.lastjumpflag = JUMP_SUCCESS_FLAG; + UpdateOTAFlag(&ota_info); + mcuboot.flash_deinit(); +} + + +/******************************************************************************* +* 函 数 名: ota_entry +* 功能描述: bootloader的入口函数 +* 形 参: 无 +* 返 回 值: 无 +*******************************************************************************/ +void ota_entry(void) +{ + uint8_t ch1, ch2; + uint32_t ret; + uint32_t timeout = 1000; + + mcuboot.board_init(); + + mcuboot.print_string("Please press 'space' key into menu in 10s !!!\r\n"); + + while(timeout) + { + ret = (SerialKeyPressed((uint8_t*)&ch1)); + if(ret) break; + timeout--; + mcuboot.op_delay(10); + } + + while(1) + { + + if((ret)&&(ch1 == 0x20)) + { + mcuboot.print_string("\r\nPlease slecet:"); + + mcuboot.print_string("\r\n 1:run app"); + mcuboot.print_string("\r\n 2:update app"); + mcuboot.print_string("\r\n 3:reboot \r\n"); + + + ch2 = GetKey(); + switch(ch2) + { + case 0x31: + BootLoaderJumpApp(); + break; + + case 0x32: + Update(); + BootLoaderJumpApp(); + break; + + case 0x33: + mcuboot.op_reset(); + default: + break; + } + } + //10s内不按下空格键默然进行升级,升级完成后跳转 + else + { + Update(); + BootLoaderJumpApp(); + } + } } \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.h b/APP_Framework/Applications/ota/ota.h similarity index 100% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.h rename to APP_Framework/Applications/ota/ota.h diff --git a/APP_Framework/Applications/ota/ota_server.c b/APP_Framework/Applications/ota/ota_server.c deleted file mode 100644 index 335b0a22..00000000 --- a/APP_Framework/Applications/ota/ota_server.c +++ /dev/null @@ -1,385 +0,0 @@ -/* -* Copyright (c) 2020 AIIT XUOS Lab -* XiUOS is licensed under Mulan PSL v2. -* You can use this software according to the terms and conditions of the Mulan PSL v2. -* You may obtain a copy of Mulan PSL v2 at: -* http://license.coscl.org.cn/MulanPSL2 -* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, -* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, -* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. -* See the Mulan PSL v2 for more details. -*/ - -/** -* @file: ota_server.c -* @brief: a application ota task of system running in Linux -* @version: 1.0 -* @author: AIIT XUOS Lab -* @date: 2021/11/3 -* -*/ - -#include -#include -#include -#include -#include -#include -#include -#include -#include - -#include -#include -#include -#include -#include - -#include -#include - -typedef int BOOL; -#define true 1 -#define false 0 - -int serverfd;//服务器socket -int clientfd[100000];//客户端的socketfd,100个元素，clientfd[0]~clientfd[99] -int size = 99999;//用来控制进入聊天室的人数为50以内 -int PORT = 9898;//端口号 -typedef struct sockaddr meng; - -struct ota_header_t -{ - int16_t frame_flag; ///< frame start flag 2 Bytes - uint8_t dev_type; ///< device type - uint8_t burn_mode; ///< data burn way - uint32_t total_len; ///< send data total length caculated from each frame_len - uint32_t dev_hid; ///< device hardware version - uint32_t dev_sid; ///< device software version - char resv[8]; ///< reserve -}; - -struct ota_frame_t -{ - uint32_t frame_id; ///< Current frame id - uint32_t frame_len; ///< Current frame data length - char frame_data[64]; ///< Current frame data,max length 224 - uint32_t crc; ///< Current frame data crc -}; - -struct ota_data -{ - struct ota_header_t header; - struct ota_frame_t frame; - char end[4]; -}; - -pthread_t ota_ktask; - -/** - * @description: CRC16 check - * @param data data buffer - * @param length data length - * @return check code - */ -uint32_t OtaCrc16(uint8_t * data, uint32_t length) -{ - int j; - unsigned int reg_crc=0xFFFF; - - printf("crc data length[%d] Bytes,",length); - - while (length--) { - reg_crc ^= *data++; - for (j=0;j<8;j++) { - if(reg_crc & 0x01) - reg_crc=reg_crc >>1 ^ 0xA001; - else - reg_crc=reg_crc >>1; - } - } - printf(" crc = [0x%x]\n",reg_crc); - return reg_crc; -} - -void init(void) -{ - serverfd = socket(PF_INET,SOCK_STREAM,0); - - if (serverfd == -1) - { - perror("创建socket失败"); - exit(-1); - } - -//为套接字设置ip协议 设置端口号 并自动获取本机ip转化为网络ip - - struct sockaddr_in addr;//存储套接字的信息 - addr.sin_family = AF_INET;//地址族 - addr.sin_port = htons(PORT);//设置server端端口号，你可以随便设置,当sin_port = 0时，系统随机选择一个未被使用的端口号 - addr.sin_addr.s_addr = htons(INADDR_ANY);//当sin_addr = INADDR_ANY时，表示从本机的任一网卡接收数据 - -//绑定套接字 - // int on = 1; - struct timeval timeout; - timeout.tv_sec = 5; - timeout.tv_usec = 0; - if(setsockopt(serverfd, SOL_SOCKET, SO_RCVTIMEO, &timeout, sizeof(struct timeval)) < 0) - { - perror("端口设置失败"); - exit(-1); - } - - if (bind(serverfd,(meng*)&addr,sizeof(addr)) == -1) - { - perror("绑定失败"); - exit(-1); - } - - if (listen(serverfd,100) == -1) - {//监听最大连接数 - perror("设置监听失败"); - exit(-1); - } -} -int OtaFileSend(int fd) -{ - unsigned char buf[32] = { 0 }; - struct ota_data data; - FILE *file_fd; - char ch; - int length = 0; - int try_times = 10; - int recv_end_times = 3; - int ret = 0; - int frame_cnt = 0; - int file_length = 0; - char * file_buf = NULL; - - file_fd = fopen("/home/aep04/wwg/XiUOS_aiit-arm32-board_app.bin", "r"); - if (NULL == file_fd){ - printf("open file failed.\n"); - return -1; - } - fseek(file_fd, 0, SEEK_SET); - printf("start send file.\n"); - while(!feof(file_fd)) - { - memset(&data, 0, sizeof(data)); - - data.header.frame_flag = 0x5A5A; - length = fread( data.frame.frame_data, 1, 64, file_fd ); - if(length > 0) - { - printf("read %d Bytes\n",length); - data.frame.frame_id = frame_cnt; - data.frame.frame_len = length; - data.frame.crc = OtaCrc16(data.frame.frame_data, length); - file_length += length; - } - -send_again: - usleep(50000); - printf("ota send current[%d] frame.\n",frame_cnt); - length = send(fd, &data, sizeof(data), MSG_NOSIGNAL); - if(length < 0){ - printf("send [%d] frame faile.go to send again\n",frame_cnt); - goto send_again; - } - -recv_again: - memset(buf, 0, 32); - length = recv(fd, buf, sizeof(buf), 0); - if(length < 0 ){ - printf("[%d] frame waiting for ok timeout,receive again.\n",frame_cnt); - goto recv_again; - } - - printf("receive buf[%s] length = %d\n",buf, length); - if(0 == strncmp(buf, "ok", length)) - { - try_times = 10; - printf("[%d]frame data send done.\n",frame_cnt); - frame_cnt++; - continue; - } - else - { - if(try_times > 0) - { - try_times--; - goto send_again; - } - else - { - printf("send frame[%d] 10 times failed.\n",frame_cnt); - ret = -1; - break; - } - } - } - - /* finally,crc check total bin file.*/ - if (ret == 0) - { - sleep(1); - printf("total send file length[%d] Bytes [%d] frames.\n",file_length,frame_cnt); - printf("now crc check total bin file.\n"); - file_buf = malloc(file_length); - memset(file_buf, 0, file_length); - memset(&data, 0, sizeof(data)); - - data.header.frame_flag = 0x5A5A; - - file_fd = fopen("/home/aep04/wwg/XiUOS_aiit-arm32-board_app.bin", "r"); - if (NULL == file_fd){ - printf("open file failed.\n"); - return -1; - } - fseek(file_fd, 0, SEEK_SET); - length = fread(file_buf,1, file_length, file_fd); - printf("read file length = %d\n",length); - if(length > 0) { - data.frame.frame_id = frame_cnt; - data.header.total_len = file_length; - data.frame.frame_len = strlen("aiit_ota_end"); - data.frame.crc = OtaCrc16(file_buf, length); - memcpy(data.frame.frame_data,"aiit_ota_end",strlen("aiit_ota_end")); - } - -send_end_signal: - printf("send aiit_ota_end signal.\n"); - length = send(fd, &data, sizeof(data), MSG_NOSIGNAL); - if(length < 0){ - printf("send end signal faile,send end signal again\n"); - goto send_end_signal; - } - -recv_end_signal: - memset(buf, 0, 32); - length = recv(fd, buf, sizeof(buf), 0); - if(length < 0 ) - { - recv_end_times--; - printf("end signal waiting for ok timeout,receive again.\n"); - if(recv_end_times > 0) - { - goto recv_end_signal; - } - else - { - ret = -1; - } - } - - if(0 != strncmp(buf, "ok", length)) - { - printf("error end !!!\n"); - ret = -1; - } - - free(file_buf); - } - - fclose(file_fd); - return ret; -} - -void* server_thread(void* p) -{ - int fd = *(int*)p; - unsigned char buf[32] = { 0 }; - struct ota_data data; - int ret = 0; - int length = 0; - - printf("pthread = %d\n",fd); - sleep(8); - while(1) - { - memset(&data, 0x0 , sizeof(struct ota_data)); - data.header.frame_flag = 0x5A5A; - memcpy(data.frame.frame_data,"aiit_ota_start",strlen("aiit_ota_start")); - data.frame.frame_len = strlen("aiit_ota_start"); - - printf("send start signal.\n"); - ret = send(fd, &data, sizeof(data), MSG_NOSIGNAL); - if (ret > 0){ - printf("send %s[%d] Bytes\n",data.frame.frame_data,ret); - } - // sleep(1); - memset(buf, 0, 32); - length = recv(fd, buf, sizeof(buf), 0); - if (length <= 0) - { - continue; - } - else - { - printf("recv buf %s length %d\n",buf,length); - if(0 == strncmp(buf, "ready", length)) - { - ret = OtaFileSend(fd); - if (ret == 0) { - printf("ota file send successful.\n"); - break; - } else { /* ota failed then restart the ota process */ - continue; - } - } - } - } - printf("exit fd = %d\n",fd); - close(fd); - pthread_exit(0); -} - -void server(void) -{ - printf("ota Server startup\n"); - while(1) - { - struct sockaddr_in fromaddr; - socklen_t len = sizeof(fromaddr); - int fd = accept(serverfd,(meng*)&fromaddr,&len); - -//调用accept进入堵塞状态，等待客户端的连接 - - if (fd == -1) - { - // printf("The client connection is wrong...\n"); - continue; - } - - int i = 0; - for (i = 0;i < size;i++) - { - if (clientfd[i] == 0) - { - //记录客户端的socket - clientfd[i] = fd; - - //有客户端连接之后，启动线程给此客户服务 - pthread_t tid; - pthread_create(&tid,0,server_thread,&fd); - break; - } - - if (size == i) - { - //发送给客户端说聊天室满了 - char* str = "Devices full"; - printf("%s", str); - send(fd,str,strlen(str),0); - close(fd); - } - } - } -} - -int main(void) -{ - init(); - server(); -} - diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/server_tcp.c b/APP_Framework/Applications/ota/server_tcp.c similarity index 100% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/ota/server_tcp.c rename to APP_Framework/Applications/ota/server_tcp.c diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Kconfig b/Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/Kconfig similarity index 100% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Kconfig rename to Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/Kconfig diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.c b/Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/Makefile similarity index 100% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.c rename to Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/Makefile diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Kconfig b/Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/boot_for_ota.c similarity index 100% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Kconfig rename to Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/boot_for_ota.c diff --git a/Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/flash_for_ota.c b/Ubiquitous/XiZi_IIoT/board/xidatong-arm32/third_party_driver/ota/flash_for_ota.c new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Kconfig b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Kconfig new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Makefile b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/Makefile new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/boot_for_ota.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/boot_for_ota.c new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/flash_for_ota.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/ota/flash_for_ota.c new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig b/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig deleted file mode 100644 index c826295d..00000000 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig +++ /dev/null @@ -1,75 +0,0 @@ -menu "OTA function" - - menuconfig TOOL_USING_OTA - bool "Enable support OTA function" - default n - - if TOOL_USING_OTA - choice - prompt "Compile bootloader bin or application bin." - default MCUBOOT_BOOTLOADER - - config MCUBOOT_BOOTLOADER - bool "Config as bootloader." - - config MCUBOOT_APPLICATION - bool "Config as application." - endchoice - - if MCUBOOT_APPLICATION - choice - prompt "The way of OTA firmware upgrade." - default OTA_BY_PLATFORM - - config OTA_BY_PLATFORM - bool "Through IoT management platform." - select TOOL_USING_MQTT - - config OTA_BY_TCPSERVER - bool "Through the public network TCP server." - select SUPPORT_CONNECTION_FRAMEWORK - select CONNECTION_ADAPTER_4G - endchoice - endif - - - menu "Flash area address and size configuration." - config CHIP_FLAH_BASE - hex "Flash base address of the chip." - default 0x60000000 - - config XIUOS_FLAH_ADDRESS - hex "Flash area address of the XiUOS system." - default 0x60100000 - - config BAKUP_FLAH_ADDRESS - hex "Flash area address of the backup firmware." - default 0x60300000 - - config DOWN_FLAH_ADDRESS - hex "Flash area address of the downloaded firmware." - default 0x60500000 - - config FLAG_FLAH_ADDRESS - hex "Flash area address of the OTA information." - default 0x60700000 - - config APP_FLASH_SIZE - hex "Application package size,the default size is limited to 1M." - default 0x00100000 - endmenu - - config OTA_RX_TIMEOUT - int "OTA receive data timeout(ms)." - default 600 if OTA_BY_PLATFORM - default 10000 if OTA_BY_TCPSERVER - default 10000 if MCUBOOT_BOOTLOADER - - config OTA_RX_BUFFERSIZE - int "OTA receive data buffer size." - default 3072 if OTA_BY_PLATFORM - default 2048 if OTA_BY_TCPSERVER - default 256 if MCUBOOT_BOOTLOADER - endif - -endmenu diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile deleted file mode 100644 index 3e0f3289..00000000 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile +++ /dev/null @@ -1,4 +0,0 @@ -SRC_DIR := -SRC_DIR += flash ota - -include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h b/Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h similarity index 92% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h rename to Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h index e75abcd2..e1bd9a8c 100644 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h @@ -6,14 +6,14 @@ */ /** -* @file flash_ops.h +* @file bootloader_ops.h * @brief support flash function * @version 2.0 * @author AIIT XUOS Lab * @date 2023-04-03 */ -#ifndef __FLASH_OPS_H__ -#define __FLASH_OPS_H__ +#ifndef __BOOTLOADER_OPS_H__ +#define __BOOTLOADER_OPS_H__ #include diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile deleted file mode 100644 index 123d7c8b..00000000 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile +++ /dev/null @@ -1,3 +0,0 @@ -SRC_FILES := flash_ops.c - -include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile deleted file mode 100644 index 47afc2d3..00000000 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile +++ /dev/null @@ -1,3 +0,0 @@ -SRC_FILES := ota.c - -include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c deleted file mode 100644 index e132346e..00000000 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c +++ /dev/null @@ -1,1058 +0,0 @@ -/* -* Copyright (c) 2020 AIIT XUOS Lab -* XiUOS is licensed under Mulan PSL v2. -* You can use this software according to the terms and conditions of the Mulan PSL v2. -* You may obtain a copy of Mulan PSL v2 at: -* http://license.coscl.org.cn/MulanPSL2 -* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, -* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, -* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. -* See the Mulan PSL v2 for more details. -*/ - -/** -* @file: ota.c -* @brief: file ota.c -* @version: 1.0 -* @author: AIIT XUOS Lab -* @date: 2023/4/23 -* -*/ -#include -#include -#include "shell.h" -#include "xsconfig.h" -#include "mcuboot.h" -#include "ymodem.h" -#include "ota.h" - -#ifdef CONNECTION_ADAPTER_4G -#include -#endif - -#ifdef OTA_BY_PLATFORM -#include "platform_mqtt.h" -#endif - -/**************************************************************************** - * Private Function Prototypes - ****************************************************************************/ -static uint32_t calculate_crc32(uint32_t addr, uint32_t len); -static int create_version(uint8_t* cur_version, uint8_t* new_version); -static status_t UpdateOTAFlag(ota_info_t *ptr); -static void InitialVersion(void); -static void BackupVersion(void); -static void UpdateNewApplication(void); -static void Update(void); -static void BootLoaderJumpApp(void); - -/**************************************************************************** - * Private Data - ****************************************************************************/ -static const mcuboot_t mcuboot = -{ - mcuboot_bord_init, - UartConfig, - Serial_PutString, - FLASH_Init, - FLASH_DeInit, - Flash_Erase, - Flash_Write, - Flash_Read, - Flash_Copy, - SerialDownload, - mcuboot_reset, - mcuboot_jump, - mcuboot_delay -}; -static const uint32_t crc32tab[] = { - 0x00000000, 0x77073096, 0xee0e612c, 0x990951ba, 0x076dc419, 0x706af48f, 0xe963a535, 0x9e6495a3, - 0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988, 0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91, - 0x1db71064, 0x6ab020f2, 0xf3b97148, 0x84be41de, 0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7, - 0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec, 0x14015c4f, 0x63066cd9, 0xfa0f3d63, 0x8d080df5, - 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172, 0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b, - 0x35b5a8fa, 0x42b2986c, 0xdbbbc9d6, 0xacbcf940, 0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59, - 0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116, 0x21b4f4b5, 0x56b3c423, 0xcfba9599, 0xb8bda50f, - 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924, 0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d, - 0x76dc4190, 0x01db7106, 0x98d220bc, 0xefd5102a, 0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433, - 0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818, 0x7f6a0dbb, 0x086d3d2d, 0x91646c97, 0xe6635c01, - 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e, 0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457, - 0x65b0d9c6, 0x12b7e950, 0x8bbeb8ea, 0xfcb9887c, 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65, - 0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2, 0x4adfa541, 0x3dd895d7, 0xa4d1c46d, 0xd3d6f4fb, - 0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0, 0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9, - 0x5005713c, 0x270241aa, 0xbe0b1010, 0xc90c2086, 0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f, - 0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4, 0x59b33d17, 0x2eb40d81, 0xb7bd5c3b, 0xc0ba6cad, - 0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a, 0xead54739, 0x9dd277af, 0x04db2615, 0x73dc1683, - 0xe3630b12, 0x94643b84, 0x0d6d6a3e, 0x7a6a5aa8, 0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1, - 0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe, 0xf762575d, 0x806567cb, 0x196c3671, 0x6e6b06e7, - 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc, 0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5, - 0xd6d6a3e8, 0xa1d1937e, 0x38d8c2c4, 0x4fdff252, 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b, - 0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60, 0xdf60efc3, 0xa867df55, 0x316e8eef, 0x4669be79, - 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236, 0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f, - 0xc5ba3bbe, 0xb2bd0b28, 0x2bb45a92, 0x5cb36a04, 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d, - 0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a, 0x9c0906a9, 0xeb0e363f, 0x72076785, 0x05005713, - 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38, 0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21, - 0x86d3d2d4, 0xf1d4e242, 0x68ddb3f8, 0x1fda836e, 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777, - 0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c, 0x8f659eff, 0xf862ae69, 0x616bffd3, 0x166ccf45, - 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2, 0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db, - 0xaed16a4a, 0xd9d65adc, 0x40df0b66, 0x37d83bf0, 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9, - 0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6, 0xbad03605, 0xcdd70693, 0x54de5729, 0x23d967bf, - 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94, 0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d -}; - - -/******************************************************************************* -* 函 数 名: calculate_crc32 -* 功能描述: 计算给定Flash内存地址范围中数据的CRC32校验和 -* 形 参: addr:表示Flash地址的起始位置 - len:表示需要计算CRC32的数据长度 -* 返 回 值: 计算得到的CRC32值 -*******************************************************************************/ -static uint32_t calculate_crc32(uint32_t addr, uint32_t len) -{ - uint32_t crc = 0xFFFFFFFF; - uint8_t byte = 0xFF; - - for(uint32_t i = 0; i < len; i++) - { - byte = *((volatile uint8_t *)(addr + i)); - crc = crc32tab[(crc ^ byte) & 0xff] ^ (crc >> 8); - } - return crc^0xFFFFFFFF; -} - - -/******************************************************************************* -* 函 数 名: create_version -* 功能描述: 根据当前版本号生成新的三段式版本号,适用于iap方式和TCPSERVER -* 形 参: cur_version:当前版本号,new_version:生成的新版本号 -* 返 回 值: 0:生成成功,-1:生成失败 -* 说 明: 为保持一致,平台通过OTA传输而来的版本号也要保持这样三段式的形式 - 版本形式为major.minor.patch,如01.02.03 -*******************************************************************************/ -static int create_version(uint8_t* cur_version, uint8_t* new_version) -{ - int major, minor, patch; //三段式版本号的各个部分 - - //解析当前版本号,版本号格式不对直接返回 - if (sscanf(cur_version, "%03d.%03d.%03d", &major, &minor, &patch) != 3) { - return -1; - } - - //将当前版本号加1 - patch++; - if(patch > 999) - { - minor++; - patch = 0; - if(minor > 999) - { - major++; - minor = 0; - patch = 0; - if(major > 999) - { - return -1; - } - } - } - - //更新版本号 - sprintf(new_version, "%03d.%03d.%03d", major, minor, patch); - return 0; -} - - -/******************************************************************************* -* 函 数 名: UpdateOTAFlag -* 功能描述: 更新OTA Flag区域的信息，版本完成下载后在app里进行调用 -* 形 参: ptr:ota_info_t结构体指针,描述OTA升级相关信息 -* 返 回 值: 如果函数执行成功，状态值为 kStatus_Success，否则状态值为其他错误码 -*******************************************************************************/ -static status_t UpdateOTAFlag(ota_info_t *ptr) -{ - status_t status; - - status = mcuboot.op_flash_erase(FLAG_FLAH_ADDRESS,sizeof(ota_info_t)); - if(status != kStatus_Success) - { - return status; - } - status = mcuboot.op_flash_write(FLAG_FLAH_ADDRESS,(void *)ptr,sizeof(ota_info_t)); - - return status; -} - - -/******************************************************************************* -* 函 数 名: InitialVersion -* 功能描述: 该函数可以烧写APP分区的初始化版本,初始化版本的版本号为0x1 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void InitialVersion(void) -{ - int32_t size; - ota_info_t ota_info; - - memset(&ota_info, 0, sizeof(ota_info_t)); - size = mcuboot.download_by_serial(XIUOS_FLAH_ADDRESS); - if(size > 0) - { - ota_info.os.size = size; - ota_info.os.crc32 = calculate_crc32(XIUOS_FLAH_ADDRESS, size); - - strncpy(ota_info.os.version,"001.000.000",sizeof(ota_info.os.version)); - strncpy(ota_info.os.description, "The initial firmware.", sizeof(ota_info.os.description)); - - UpdateOTAFlag(&ota_info); - } -} - - -/******************************************************************************* -* 函 数 名: BackupVersion -* 功能描述: 版本回退函数,如果升级的APP存在bug导致无法跳转需调用此函数进行版本回退 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void BackupVersion(void) -{ - status_t status; - - ota_info_t ota_info; - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - - ota_info.status = OTA_STATUS_BACKUP; - UpdateOTAFlag(&ota_info); - status = mcuboot.op_flash_copy(BAKUP_FLAH_ADDRESS, XIUOS_FLAH_ADDRESS, ota_info.bak.size); - if((status == kStatus_Success) &&(calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.bak.size) == ota_info.bak.crc32)) - { - mcuboot.print_string("\r\n------Backup app version success!------\r\n"); - ota_info.os.size = ota_info.bak.size; - ota_info.os.crc32 = ota_info.bak.crc32; - - memset(ota_info.os.version,0,sizeof(ota_info.os.version)); - strncpy(ota_info.os.version, ota_info.bak.version, sizeof(ota_info.bak.version)); - - memset(ota_info.os.description,0,sizeof(ota_info.os.description)); - strncpy(ota_info.os.description, ota_info.bak.description, sizeof(ota_info.bak.description)); - - UpdateOTAFlag(&ota_info); - } - else - { - mcuboot.print_string("\r\n------Backup app version failed!------\r\n"); - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Backup app version failed!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info); - } -} - - -/******************************************************************************* -* 函 数 名: UpdateNewApplication -* 功能描述: 在bootloader里进行调用,根据Flash中Flag分区中的信息决定是否进行版本更新 -* 形 参: 无 -* 返 回 值: 无 -* 注 释: 该函数调用后如果不需要升级APP分区保持不变,否则APP分区的版本为新版本 -*******************************************************************************/ -static void UpdateNewApplication(void) -{ - status_t status; - ota_info_t ota_info; // 定义OTA信息结构体 - - memset(&ota_info, 0, sizeof(ota_info_t)); - // 从Flash中读取OTA信息 - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - - // 如果OTA升级状态为准备状态，且APP分区与download分区版本不同,才可以进行升级 - if((ota_info.status == OTA_STATUS_READY) && (ota_info.os.crc32 != ota_info.down.crc32)) - { - mcuboot.print_string("\r\n------Start to update the app!------\r\n"); - // 校验downlad分区固件CRC - if(calculate_crc32(DOWN_FLAH_ADDRESS, ota_info.down.size) == ota_info.down.crc32) - { - ota_info.status = OTA_STATUS_UPDATING; - UpdateOTAFlag(&ota_info); - - // 1.如果CRC校验通过,开始升级,逐字节拷贝Flash,先备份当前XiUOS System分区内容 - status = mcuboot.op_flash_copy(XIUOS_FLAH_ADDRESS, BAKUP_FLAH_ADDRESS, ota_info.os.size); - if((status == kStatus_Success) &&(calculate_crc32(BAKUP_FLAH_ADDRESS, ota_info.os.size) == ota_info.os.crc32)) - { - mcuboot.print_string("\r\n------Backup app success!------\r\n"); - ota_info.bak.size = ota_info.os.size; - ota_info.bak.crc32 = ota_info.os.crc32; - - memset(ota_info.bak.version,0,sizeof(ota_info.bak.version)); - strncpy(ota_info.bak.version, ota_info.os.version, sizeof(ota_info.os.version)); - - memset(ota_info.bak.description,0,sizeof(ota_info.bak.description)); - strncpy(ota_info.bak.description, ota_info.os.description, sizeof(ota_info.os.description)); - - UpdateOTAFlag(&ota_info);; - } - else - { - mcuboot.print_string("\r\n------Backup app failed!------\r\n"); - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Backup app failed!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info);; - goto finish; - } - - // 2.拷贝download分区到XiUOS System分区 - status = mcuboot.op_flash_copy(DOWN_FLAH_ADDRESS, XIUOS_FLAH_ADDRESS, ota_info.down.size); - if((status == kStatus_Success) &&(calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.down.size) == ota_info.down.crc32)) - { - mcuboot.print_string("\r\n------The download partition is copied successfully!------\r\n"); - - ota_info.os.size = ota_info.down.size; - ota_info.os.crc32 = ota_info.down.crc32; - - memset(ota_info.os.version,0,sizeof(ota_info.os.version)); - strncpy(ota_info.os.version, ota_info.down.version, sizeof(ota_info.down.version)); - - memset(ota_info.os.description,0,sizeof(ota_info.os.description)); - strncpy(ota_info.os.description, ota_info.down.description, sizeof(ota_info.down.description)); - - ota_info.status == OTA_STATUS_IDLE; // 拷贝download分区到XiUOS System分区成功,将OTA升级状态设置为IDLE - UpdateOTAFlag(&ota_info);; - } - else - { - mcuboot.print_string("\r\n------The download partition copy failed!------\r\n"); - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "The download partition copy failed!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info);; - goto finish; - } - - mcuboot.print_string("\r\n------Update completed!------\r\n"); - goto finish; - } - else - { - // 如果download分区CRC校验失败，升级失败 - mcuboot.print_string("\r\n------Download Firmware CRC check failed!------\r\n"); - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Download Firmware CRC check failed!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info);; - goto finish; - } - } - else - { - mcuboot.print_string("\r\n------No need to update the app!------\r\n"); - goto finish; - } -finish: - return; -} - - -/******************************************************************************* -* 函 数 名: Update -* 功能描述: 根据实际情况进行初始化版本的烧录或者新版本的升级 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void Update(void) -{ - ota_info_t ota_info; - mcuboot.flash_init(); - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - /* 此时APP分区还没有有效的固件,需要在bootloader下通过iap烧写出厂固件 */ - if((ota_info.os.size > APP_FLASH_SIZE) || (calculate_crc32(XIUOS_FLAH_ADDRESS, ota_info.os.size) != ota_info.os.crc32)) - { - mcuboot.print_string("\r\nNeed to flash initial firmware!\r\n"); - InitialVersion(); - } - else - { - UpdateNewApplication(); - } - mcuboot.flash_deinit(); -} - - -/******************************************************************************* -* 函 数 名: BootLoaderJumpApp -* 功能描述: 上次跳转若是失败的,先从BAKUP分区进行恢复，然后再进行跳转 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void BootLoaderJumpApp(void) -{ - ota_info_t ota_info; - - mcuboot.flash_init(); - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - - if(ota_info.lastjumpflag == JUMP_FAILED_FLAG) - { - mcuboot.print_string("\r\n------Bootloader false, begin backup!------\r\n"); - BackupVersion(); - } - else - { - ota_info.lastjumpflag = JUMP_FAILED_FLAG; - UpdateOTAFlag(&ota_info); - } - mcuboot.flash_deinit(); - mcuboot.op_jump(); -} - - -/********************************************************************************* -* 函 数 名: app_ota_by_iap -* 功能描述: 通过命令来进行ota升级,该函数与升级的命令关联,通过串口iap方式传输bin文件 -* 形 参: 无 -* 返 回 值: 无 -*********************************************************************************/ -static void app_ota_by_iap(void) -{ - int32_t size; - ota_info_t ota_info; - - mcuboot.flash_init(); - mcuboot.serial_init(); - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - ota_info.status = OTA_STATUS_DOWNLOADING; - UpdateOTAFlag(&ota_info); - size = mcuboot.download_by_serial(DOWN_FLAH_ADDRESS); - ota_info.status = OTA_STATUS_DOWNLOADED; - UpdateOTAFlag(&ota_info); - if(size > 0) - { - ota_info.down.size = size; - ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, size); - - memset(ota_info.down.version,0,sizeof(ota_info.down.version)); - create_version(ota_info.os.version, ota_info.down.version); - - memset(ota_info.down.description,0,sizeof(ota_info.down.description)); - strncpy(ota_info.down.description, "OTA Test bin.",sizeof(ota_info.down.description)); - - ota_info.status = OTA_STATUS_READY; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); - UpdateOTAFlag(&ota_info); - } - else - { - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info); - } - mcuboot.flash_deinit(); - mcuboot.op_reset(); -} -SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0)|SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC)|SHELL_CMD_PARAM_NUM(0),iap, app_ota_by_iap, ota by iap function); - - -#ifdef OTA_BY_TCPSERVER -static uint16_t calculate_crc16(uint8_t * data, uint32_t len); -static void get_start_signal(struct Adapter* adapter); -static int ota_data_recv(struct Adapter* adapter); -static ota_data start_msg; -static ota_data recv_msg; - -/******************************************************************************* -* 函 数 名: calculate_crc16 -* 功能描述: 计算给定长度的数据的crc16的值,用于OTA传输过程中数据帧的校验 -* 形 参: data:数据buffer - len:表示需要计算CRC16的数据长度 -* 返 回 值: 计算得到的CRC16值 -*******************************************************************************/ -static uint16_t calculate_crc16(uint8_t * data, uint32_t len) -{ - uint16_t reg_crc=0xFFFF; - while(len--) - { - reg_crc ^= *data++; - for(int j=0;j<8;j++) - { - if(reg_crc & 0x01) - reg_crc=reg_crc >>1 ^ 0xA001; - else - reg_crc=reg_crc >>1; - } - } - KPrintf("crc = [0x%x]\n",reg_crc); - return reg_crc; -} - - -/******************************************************************************* -* 函 数 名: get_start_signal -* 功能描述: 通过4G方式从服务端接收开始信号 -* 形 参: adapter:Adapter指针,指向注册的4G设备 -* 返 回 值: 0:传输成功,-1:传输失败 -*******************************************************************************/ -static void get_start_signal(struct Adapter* adapter) -{ - ota_info_t ota_info; - uint8_t reply[16] = {0}; - uint32_t flashdestination = DOWN_FLAH_ADDRESS; - - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - ota_info.status = OTA_STATUS_DOWNLOADING; - UpdateOTAFlag(&ota_info); - while(1) - { - memset(&start_msg, 0, sizeof(ota_data)); - /* step1:Confirm the start signal of transmission. */ - KPrintf("waiting for start msg...\n"); - if(AdapterDeviceRecv(adapter, &start_msg, sizeof(start_msg)) >= 0 && start_msg.header.frame_flag == STARTFLAG) - { - if(mcuboot.op_flash_erase(DOWN_FLAH_ADDRESS,start_msg.header.total_len) != kStatus_Success) - { - KPrintf("Failed to erase target fash!\n"); - break; - } - else - { - KPrintf("Erase flash successful,erase length is %d bytes.\n",start_msg.header.total_len); - } - memset(reply, 0, sizeof(reply)); - memcpy(reply, "ready", strlen("ready")); - KPrintf("receive start signal,send [ready] signal to server\n"); - while(AdapterDeviceSend(adapter, reply, strlen(reply)) < 0); - break; - } - else - { - memset(reply, 0, sizeof(reply)); - memcpy(reply, "notready", strlen("notready")); - KPrintf("not receive start signal,send [notready] signal to server\n"); - while(AdapterDeviceSend(adapter, reply, strlen(reply)) < 0); - continue; - } - } -} - - -/******************************************************************************* -* 函 数 名: ota_data_recv -* 功能描述: 通过4G方式从服务端接收数据 -* 形 参: adapter:Adapter指针,指向注册的4G设备 -* 返 回 值: 0:传输成功,-1:传输失败 -*******************************************************************************/ -static int ota_data_recv(struct Adapter* adapter) -{ - ota_info_t ota_info; - uint8_t reply[16] = {0}; - int ret = 0, frame_cnt = 0, try_times = 5; - uint32_t file_size = 0; - uint32_t flashdestination = DOWN_FLAH_ADDRESS; - - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - ota_info.status = OTA_STATUS_DOWNLOADING; - UpdateOTAFlag(&ota_info); - - while(1) - { - memset(&recv_msg, 0, sizeof(ota_data)); - if(AdapterDeviceRecv(adapter, &recv_msg, sizeof(recv_msg)) >= 0) - { - if(recv_msg.header.frame_flag == STARTFLAG) //这里不应该再出现开始帧,丢弃当前数据继续接收 - { - continue; - } - else if(recv_msg.header.frame_flag == DATAFLAG) //说明当前是bin包里数据封装成的数据帧 - { - frame_cnt = recv_msg.frame.frame_id; - if(recv_msg.frame.crc == calculate_crc16(recv_msg.frame.frame_data,recv_msg.frame.frame_len)) - { - KPrintf("current frame[%d],length %d bytes.\n",frame_cnt,recv_msg.frame.frame_len); - if(mcuboot.op_flash_write(flashdestination, recv_msg.frame.frame_data, recv_msg.frame.frame_len) != kStatus_Success) - { - KPrintf("current frame[%d] flash failed.\n",frame_cnt); - ret = -1; - break; - } - else - { - KPrintf("current frame[%d] is written to flash 0x%x address successful.\n", frame_cnt, flashdestination); - flashdestination += recv_msg.frame.frame_len; - } - } - else - { - KPrintf("current frame[%d] crc check failed,try again!\n",frame_cnt); - goto try_again; - } - } - else if(recv_msg.header.frame_flag == ENDTFLAG) //说明当前是结束帧 - { - KPrintf("total %d frames %d bytes crc[0x%x],receive successful.\n",frame_cnt,recv_msg.header.total_len,recv_msg.frame.crc); - memset(reply, 0, sizeof(reply)); - memcpy(reply, "ok", strlen("ok")); - AdapterDeviceSend(adapter, reply, strlen(reply)); - - ota_info.status = OTA_STATUS_DOWNLOADED; - UpdateOTAFlag(&ota_info); - - file_size = recv_msg.header.total_len; - ret = 0; - break; - } - else //说明当前接收的数据帧不是上述三种数据帧的任意一种 - { - goto try_again; - } - -send_ok_again: - memset(reply, 0, sizeof(reply)); - memcpy(reply, "ok", strlen("ok")); - - ret = AdapterDeviceSend(adapter, reply, strlen(reply)); - if(ret < 0) - { - KPrintf("send ok failed.\n"); - goto send_ok_again; - } - KPrintf("send reply[%s] done.\n",reply); - //send ok后把try_times重置为5 - try_times = 5; - continue; - } - - //没有接收到数据或者接收到的数据帧不满足条件,需要发个retry的命令告诉服务器需要重传 - else - { -try_again: - if(try_times == 0) - { - KPrintf("current frame[%d] try 5 times failed,break out!\n",frame_cnt); - ret = -1; - break; - } - memset(reply, 0, sizeof(reply)); - memcpy(reply, "retry", strlen("retry")); - KPrintf("current frame[%d] receive failed. retry\n",frame_cnt); - AdapterDeviceSend(adapter, reply, strlen(reply)); - try_times--; - continue; - } - } - - //download分区固件下载成功,更新Flag分区 - if(0 == ret) - { - ota_info.down.size = file_size; - ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, file_size); - - memset(ota_info.down.version,0,sizeof(ota_info.down.version)); - create_version(ota_info.os.version, ota_info.down.version); - - memset(ota_info.down.description,0,sizeof(ota_info.down.description)); - strncpy(ota_info.down.description, "4G OTA bin.",sizeof(ota_info.down.description)); - - ota_info.status = OTA_STATUS_READY; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info); - } - else - { - ota_info.status = OTA_STATUS_ERROR; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info); - } - return ret; -} - - -/******************************************************************************* -* 函 数 名: app_ota_by_4g -* 功能描述: 通过命令来进行ota升级,该函数与升级的命令关联,通过4g方式传输bin文件 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void app_ota_by_4g(void) -{ - uint32_t baud_rate = BAUD_RATE_115200; - uint8_t server_addr[16] = "115.238.53.60"; - uint8_t server_port[8] = "7777"; - - mcuboot.flash_init(); - - struct Adapter* adapter = AdapterDeviceFindByName(ADAPTER_4G_NAME); - adapter->socket.socket_id = 0; - - AdapterDeviceOpen(adapter); - AdapterDeviceControl(adapter, OPE_INT, &baud_rate); - AdapterDeviceConnect(adapter, CLIENT, server_addr, server_port, IPV4); - MdelayKTask(100); - while(1) - { - /* step1:Confirm the start signal of transmission. */ - get_start_signal(adapter); - KPrintf("start receive ota bin file.\n"); - /* step2:start receive bin file,first wait for 4s. */ - MdelayKTask(4000); - if(0 == ota_data_recv(adapter)) - { - break; - } - } - mcuboot.flash_deinit(); - KPrintf("ota file transfer complete,start reboot!\n"); - MdelayKTask(2000); - mcuboot.op_reset(); -} - -SHELL_EXPORT_CMD(SHELL_CMD_PERMISSION(0)|SHELL_CMD_TYPE(SHELL_TYPE_CMD_FUNC)|SHELL_CMD_PARAM_NUM(0),ota, app_ota_by_4g, ota by 4g function); -#endif - - -#ifdef OTA_BY_PLATFORM -#define FRAME_LEN 2048 //每帧数据的数据包长度 -static uint8_t MqttRxbuf[3072]; -static uint8_t FrameBuf[FRAME_LEN]; -static OTA_TCB AliOTA; - -/******************************************************************************* -* 函 数 名: PropertyVersion -* 功能描述: 向服务器上传当前设备版本信息 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void PropertyVersion(void) -{ - uint8_t topicdatabuff[64]; - uint8_t tempdatabuff[128]; - ota_info_t ota_info; - - memset(topicdatabuff,0,64); - sprintf(topicdatabuff,"/ota/device/inform/%s/%s", PLATFORM_PRODUCTKEY, CLIENT_DEVICENAME); - - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - - memset(tempdatabuff,0,128); - sprintf(tempdatabuff,"{\"id\": \"1\",\"params\": {\"version\": \"%s\"}}",ota_info.os.version); - - MQTT_PublishDataQs1(topicdatabuff,tempdatabuff,strlen(tempdatabuff)); //发送等级QS=1的PUBLISH报文 -} - - -/*-------------------------------------------------*/ -/*函数名：OTA下载数据 */ -/*参 数：size：本次下载量 */ -/*参 数：offset：本次下载偏移量 */ -/*返回值：无 */ -/*-------------------------------------------------*/ -void OTA_Download(int size, int offset) -{ - uint8_t topicdatabuff[64]; - uint8_t tempdatabuff[128]; - - memset(topicdatabuff,0,64); - sprintf(topicdatabuff,"/sys/%s/%s/thing/file/download",PLATFORM_PRODUCTKEY,CLIENT_DEVICENAME); - - memset(tempdatabuff,0,128); - sprintf(tempdatabuff,"{\"id\": \"1\",\"params\": {\"fileInfo\":{\"streamId\":%d,\"fileId\":1},\"fileBlock\":{\"size\":%d,\"offset\":%d}}}",AliOTA.streamId,size,offset); - - MQTT_PublishDataQs0(topicdatabuff, tempdatabuff, strlen(tempdatabuff)); -} - -/******************************************************************************* -* 函 数 名: app_ota_by_platform -* 功能描述: 通过云平台MQTT进行升级 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -static void app_ota_by_platform(void* parameter) -{ - int datalen; - int ret = 0; - int freecnt = 0; - ota_info_t ota_info; - uint32_t heart_time = 0; - uint32_t flashdestination = DOWN_FLAH_ADDRESS; - uint8_t topicdatabuff[64]; - char *ptr; - - mcuboot.flash_init(); - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - ota_info.status = OTA_STATUS_DOWNLOADING; - UpdateOTAFlag(&ota_info); - memset(topicdatabuff,0,64); - sprintf(topicdatabuff,"/sys/%s/%s/thing/file/download_reply",PLATFORM_PRODUCTKEY,CLIENT_DEVICENAME); - -reconnect: - if((AdapterNetActive() == 0) && (MQTT_Connect() == 0) && MQTT_SubscribeTopic(topicdatabuff) == 0) - { - KPrintf("Log in to the cloud platform and subscribe to the topic successfully.\n"); - PropertyVersion(); - } - else - { - KPrintf("Log in to the cloud platform failed, retry!\n"); - goto reconnect; - } - - while(1) - { - memset(MqttRxbuf,0,sizeof(MqttRxbuf)); - datalen = MQTT_Recv(MqttRxbuf, sizeof(MqttRxbuf)); - if(datalen <= 0) - { - freecnt++; - } - else if(MqttRxbuf[0] == 0x30) - { - freecnt = 0; - MQTT_DealPublishData(MqttRxbuf, datalen); - ptr = strstr((char *)Platform_mqtt.cmdbuff,"{\"code\":\"1000\""); - if(ptr != NULL) - { - if(sscanf(ptr,"{\"code\":\"1000\",\"data\":{\"size\":%d,\"streamId\":%d,\"sign\":\"%*32s\",\"dProtocol\":\"mqtt\",\"version\":\"%11s\"",&AliOTA.size,&AliOTA.streamId,AliOTA.version)==3) - { - KPrintf("ota file size:%d\r\n",AliOTA.size); - KPrintf("ota file id:%d\r\n",AliOTA.streamId); - KPrintf("ota file version:%s\r\n",AliOTA.version); - if(mcuboot.op_flash_erase(DOWN_FLAH_ADDRESS,AliOTA.size != kStatus_Success)) - { - KPrintf("Failed to erase target fash!\n"); - ret = -1; - break; - } - AliOTA.counter = (AliOTA.size%FRAME_LEN != 0)? (AliOTA.size/FRAME_LEN + 1):(AliOTA.size/FRAME_LEN); - AliOTA.num = 1; //下载次数,初始值为1 - AliOTA.downlen = FRAME_LEN; //记录本次下载量 - OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 - } - else - { - KPrintf("Failed to get ota information!\n"); - ret = -1; - break; - } - } - - if(strstr((char *)Platform_mqtt.cmdbuff,"download_reply")) - { - memset(FrameBuf,0,sizeof(FrameBuf)); - memcpy(FrameBuf, &MqttRxbuf[datalen-AliOTA.downlen-2], AliOTA.downlen); - if(mcuboot.op_flash_write(flashdestination,FrameBuf,AliOTA.downlen) != kStatus_Success) - { - KPrintf("current frame[%d] flash failed.\n",AliOTA.num-1); - ret = -1; - break; - } - else - { - KPrintf("current frame[%d] is written to flash 0x%x address successful.\n", AliOTA.num -1, flashdestination); - KPrintf("Current progress is %d/%d\r\n",AliOTA.num,AliOTA.counter); - flashdestination += AliOTA.downlen; - AliOTA.num++; - } - - if(AliOTA.num < AliOTA.counter) //如果小于总下载次数 - { - AliOTA.downlen = FRAME_LEN; //记录本次下载量 - OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 - } - else if(AliOTA.num == AliOTA.counter) //如果等于总下载次数,说明是最后一次下载 - { - if(AliOTA.size%FRAME_LEN == 0) //判断固件大小是否是FRAME_LEN的整数倍 - { - AliOTA.downlen = FRAME_LEN; //记录本次下载量 - OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 - } - else - { - AliOTA.downlen = AliOTA.size%FRAME_LEN; //记录本次下载量 - OTA_Download(AliOTA.downlen,(AliOTA.num - 1)*FRAME_LEN); //发送要下载的数据信息给服务器 - } - } - - else //下载完毕 - { - ret = 0; - break; - } - } - - } - else - { - freecnt = 0; - continue; - } - - if((freecnt >= 10) && (CalculateTimeMsFromTick(CurrentTicksGain()) - heart_time >= HEART_TIME)) //连续10次未收到数据默认为为空闲状态,需每隔一段时间发送需要发送心跳包保活 - { - heart_time = CalculateTimeMsFromTick(CurrentTicksGain()); - if(MQTT_SendHeart() != 0) //发送心跳包失败可能连接断开,需要重连 - { - KPrintf("The connection has been disconnected, reconnecting!\n"); - freecnt = 0; - heart_time = 0; - goto reconnect; - } - KPrintf("Send heartbeat packet successful!\n"); - } - } - - if(0 == ret) - { - ota_info.down.size = AliOTA.size; - ota_info.down.crc32= calculate_crc32(DOWN_FLAH_ADDRESS, AliOTA.size); - - memset(ota_info.down.version,0,sizeof(ota_info.down.version)); - strncpy(ota_info.down.version, AliOTA.version, sizeof(ota_info.down.version)); - - memset(ota_info.down.description,0,sizeof(ota_info.down.description)); - strncpy(ota_info.down.description, "MQTT OTA bin.",sizeof(ota_info.down.description)); - - ota_info.status = OTA_STATUS_READY; - - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "No error message!",sizeof(ota_info.error_message)); - - UpdateOTAFlag(&ota_info); - } - else - { - ota_info.status = OTA_STATUS_ERROR; - memset(ota_info.error_message,0,sizeof(ota_info.error_message)); - strncpy(ota_info.error_message, "Failed to download firmware to download partition!",sizeof(ota_info.error_message)); - UpdateOTAFlag(&ota_info); - } - MQTT_UnSubscribeTopic(topicdatabuff); - MQTT_Disconnect(); - mcuboot.flash_deinit(); - KPrintf("ota file transfer complete,start reboot!\n"); - MdelayKTask(2000); - mcuboot.op_reset(); -} - -int OtaTask(void) -{ - int32 ota_task = 0; - ota_task = KTaskCreate("ota_platform", app_ota_by_platform, NULL,8192, 10); - if(ota_task < 0) { - KPrintf("ota_task create failed ...%s %d.\n", __FUNCTION__,__LINE__); - return ERROR; - } - - StartupKTask(ota_task); - return 0; -} -#endif - - -/******************************************************************************* -* 函 数 名: app_clear_jumpflag -* 功能描述: 跳转app成功后,在app中调用将lastjumpflag重置为0XCDCDCDCD -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -void app_clear_jumpflag(void) -{ - ota_info_t ota_info; - mcuboot.flash_init(); - //跳转成功设置lastjumpflag为JUMP_SUCCESS_FLAG - memset(&ota_info, 0, sizeof(ota_info_t)); - mcuboot.op_flash_read(FLAG_FLAH_ADDRESS, (void*)&ota_info, sizeof(ota_info_t)); - ota_info.lastjumpflag = JUMP_SUCCESS_FLAG; - UpdateOTAFlag(&ota_info); - mcuboot.flash_deinit(); -} - - -/******************************************************************************* -* 函 数 名: ota_entry -* 功能描述: bootloader的入口函数 -* 形 参: 无 -* 返 回 值: 无 -*******************************************************************************/ -void ota_entry(void) -{ - uint8_t ch1, ch2; - uint32_t ret; - uint32_t timeout = 1000; - - mcuboot.board_init(); - - mcuboot.print_string("Please press 'space' key into menu in 10s !!!\r\n"); - - while(timeout) - { - ret = (SerialKeyPressed((uint8_t*)&ch1)); - if(ret) break; - timeout--; - mcuboot.op_delay(10); - } - - while(1) - { - - if((ret)&&(ch1 == 0x20)) - { - mcuboot.print_string("\r\nPlease slecet:"); - - mcuboot.print_string("\r\n 1:run app"); - mcuboot.print_string("\r\n 2:update app"); - mcuboot.print_string("\r\n 3:reboot \r\n"); - - - ch2 = GetKey(); - switch(ch2) - { - case 0x31: - BootLoaderJumpApp(); - break; - - case 0x32: - Update(); - BootLoaderJumpApp(); - break; - - case 0x33: - mcuboot.op_reset(); - default: - break; - } - } - //10s内不按下空格键默然进行升级,升级完成后跳转 - else - { - Update(); - BootLoaderJumpApp(); - } - } -} \ No newline at end of file From 94d3d37a190c0d751b0231703ff5c9e6432cd22e Mon Sep 17 00:00:00 2001 From: Liu_Weichao Date: Mon, 20 Nov 2023 10:36:47 +0800 Subject: [PATCH 3/4] feat add 4G function for xishutong-arm32 board --- .../Applications/app_test/test_4g_ec200a.c | 162 ++++++++++++++++++ .../third_party_driver/usart/connect_usart.c | 14 +- 2 files changed, 169 insertions(+), 7 deletions(-) create mode 100644 APP_Framework/Applications/app_test/test_4g_ec200a.c diff --git a/APP_Framework/Applications/app_test/test_4g_ec200a.c b/APP_Framework/Applications/app_test/test_4g_ec200a.c new file mode 100644 index 00000000..59d96a68 --- /dev/null +++ b/APP_Framework/Applications/app_test/test_4g_ec200a.c @@ -0,0 +1,162 @@ +/* +* Copyright (c) 2020 AIIT XUOS Lab +* XiUOS is licensed under Mulan PSL v2. +* You can use this software according to the terms and conditions of the Mulan PSL v2. +* You may obtain a copy of Mulan PSL v2 at: +* http://license.coscl.org.cn/MulanPSL2 +* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, +* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, +* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE. +* See the Mulan PSL v2 for more details. +*/ + +/** + * @file test_4g_ec200a.c + * @brief Implement the connection 4G function, using QUECTEL EC200A device + * @version 1.1 + * @author AIIT XUOS Lab + * @date 2023.10.15 + */ + +#include +#include +#include + +#ifdef ADD_XIZI_FEATURES + +char *trans_data = "{\"saleid\": \"52330000MJ87322565\", \"gateid\": \"10100001011\", \"type\": \"report\", \"time\": \"2023-06-15 17:22:00\", \"sequence\": \"268\", \"source\": \"da\", \"meter\": [{\"id\": \"T100106\", \"status\": \"1\", \"name\": \"T100106\", \"values\": {}}]}\r\n"; +// const char chk_buad[] = {"AT+IPR?\r\n"}; +const char set_mode[] = {"AT+QMTCFG=\"recv/mode\",0,0,1\r\n"}; +// const char set_cfg[] = {"AT+QMTCFG=\"aliauth\",0,\"k0celEMx5DK\",\"test_device\",\"411aa14c0dc671f7ee869adced442d13\"\r\n"}; +const char set_server[] = {"AT+QMTOPEN=0,\"xyheqmx.e3.luyouxia.net\",13333\r\n"}; +// const char set_server[] = {"AT+QMTOPEN=0,\"iot-060a7p7c.mqtt.iothub.aliyuncs.com\",1883\r\n"}; +const char set_conn[] = {"AT+QMTCONN=0,\"quectel\",\"test\",\"test123456\"\r\n"}; +// const char set_conn[] = {"AT+QMTCONN=0,\"sysoul\"\r\n"}; +// const char set_get[] = {"AT+QMTSUB=0,1,\"/get\",0\r\n"}; +// const char set_reply[] = {"AT+QMTPUBEX=0,0,0,0,\"/reply\",1000\r\n"}; +char recv_buf[100] = {0}; +int buf_len = 0; + + +void Test4G(void) +{ + int quectel_fd = PrivOpen(ADAPTER_QUECTEL_DRIVER, O_RDWR); + if (quectel_fd < 0) { + printf("open quectel fd error:%d\n", quectel_fd); + return; + } + printf("quectel fopen success\n"); + + struct SerialDataCfg quectel_cfg; + memset(&quectel_cfg, 0, sizeof(struct SerialDataCfg)); + quectel_cfg.serial_baud_rate = BAUD_RATE_115200; + quectel_cfg.serial_data_bits = DATA_BITS_8; + quectel_cfg.serial_stop_bits = STOP_BITS_1; + quectel_cfg.serial_parity_mode = PARITY_NONE; + quectel_cfg.serial_bit_order = BIT_ORDER_LSB; + quectel_cfg.serial_invert_mode = NRZ_NORMAL; + // quectel_cfg.serial_buffer_size = SERIAL_RB_BUFSZ; + quectel_cfg.serial_buffer_size = 1024; + quectel_cfg.serial_timeout = 1000; + quectel_cfg.is_ext_uart = 0; + // quectel_cfg.ext_uart_no = ADAPTER_QUECTEL_DRIVER_EXT_PORT; + // quectel_cfg.port_configure = PORT_CFG_INIT; + + struct PrivIoctlCfg ioctl_cfg; + ioctl_cfg.ioctl_driver_type = SERIAL_TYPE; + ioctl_cfg.args = &quectel_cfg; + if (0 != PrivIoctl(quectel_fd, OPE_INT, &ioctl_cfg)) { + printf("ioctl quectel fd error %d\n", quectel_fd); + PrivClose(quectel_fd); + return; + } + + printf("4G module set\n"); + + // memset(recv_buf, 0, sizeof(recv_buf)); + // printf("chk_buad: %s\n", chk_buad); + // printf("chk_buad_len: %d\n", strlen(chk_buad)); + // PrivWrite(quectel_fd, chk_buad, strlen(chk_buad)); + // PrivTaskDelay(30); + // buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + // printf("buf_len: %d\n", buf_len); + // printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + // PrivTaskDelay(1000); + + memset(recv_buf, 0, sizeof(recv_buf)); + printf("set_mode: %s\n", set_mode); + printf("set_mode_len: %d\n", strlen(set_mode)); + PrivWrite(quectel_fd, set_mode, strlen(set_mode)); + PrivTaskDelay(30); + buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + printf("buf_len: %d\n", buf_len); + printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + PrivTaskDelay(1000); + + // memset(recv_buf, 0, sizeof(recv_buf)); + // printf("set_cfg: %s\n", set_cfg); + // printf("set_cfg_len: %d\n", strlen(set_cfg)); + // PrivWrite(quectel_fd, set_cfg, strlen(set_cfg)); + // PrivTaskDelay(30); + // buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + // printf("buf_len: %d\n", buf_len); + // printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + // PrivTaskDelay(1000); + + memset(recv_buf, 0, sizeof(recv_buf)); + printf("set_server: %s\n", set_server); + printf("set_server_len: %d\n", strlen(set_server)); + PrivWrite(quectel_fd, set_server, strlen(set_server)); + PrivTaskDelay(30); + buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + printf("buf_len: %d\n", buf_len); + printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + PrivTaskDelay(1000); + + memset(recv_buf, 0, sizeof(recv_buf)); + printf("set_conn: %s\n", set_conn); + printf("set_conn_len: %d\n", strlen(set_conn)); + PrivWrite(quectel_fd, set_conn, strlen(set_conn)); + PrivTaskDelay(30); + buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + printf("buf_len: %d\n", buf_len); + printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + PrivTaskDelay(1000); + + while (1) { + printf("start send\n"); + char set_reply[50] = {"AT+QMTPUBEX=0,0,0,0,\"/reply\","}; + char data_len_str[20]; + sprintf(data_len_str, "%d", strlen(trans_data)); + printf("data_len_str: %s\n", data_len_str); + strcat(set_reply, data_len_str); + strcat(set_reply, "\r\n"); + + memset(recv_buf, 0, sizeof(recv_buf)); + printf("set_reply: %s\n", set_reply); + printf("set_reply_len: %d\n", strlen(set_reply)); + PrivWrite(quectel_fd, set_reply, strlen(set_reply)); + PrivTaskDelay(30); + buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + printf("buf_len: %d\n", buf_len); + printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + PrivTaskDelay(500); + + memset(recv_buf, 0, sizeof(recv_buf)); + printf("send_data: %s\n", trans_data); + printf("send_data_len: %d\n", strlen(trans_data)); + PrivWrite(quectel_fd, trans_data, strlen(trans_data)); + PrivTaskDelay(30); + buf_len = PrivRead(quectel_fd, recv_buf, sizeof(recv_buf)); + printf("buf_len: %d\n", buf_len); + printf("[%s] Info: Recv from uart: %s\n", __func__, recv_buf); + PrivTaskDelay(5000); + } + + PrivClose(quectel_fd); + + return; +} + +PRIV_SHELL_CMD_FUNCTION(Test4G, a quectel test sample, PRIV_SHELL_CMD_MAIN_ATTR); +#endif \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c index 4ff8711a..0148ef79 100644 --- a/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c +++ b/Ubiquitous/XiZi_IIoT/board/xishutong-arm32/third_party_driver/usart/connect_usart.c @@ -51,19 +51,19 @@ Modification: #endif #if defined(BSP_USING_UART4) -#define USART4_RX_PORT (GPIO_PORT_E) -#define USART4_RX_PIN (GPIO_PIN_07) +#define USART4_RX_PORT (GPIO_PORT_H) +#define USART4_RX_PIN (GPIO_PIN_10) -#define USART4_TX_PORT (GPIO_PORT_G) -#define USART4_TX_PIN (GPIO_PIN_00) +#define USART4_TX_PORT (GPIO_PORT_H) +#define USART4_TX_PIN (GPIO_PIN_09) #endif #if defined(BSP_USING_UART6) #define USART6_RX_PORT (GPIO_PORT_H) -#define USART6_RX_PIN (GPIO_PIN_06) +#define USART6_RX_PIN (GPIO_PIN_08) -#define USART6_TX_PORT (GPIO_PORT_E) -#define USART6_TX_PIN (GPIO_PIN_06) +#define USART6_TX_PORT (GPIO_PORT_H) +#define USART6_TX_PIN (GPIO_PIN_07) #endif static void UartIsr(struct SerialBus *serial, struct SerialDriver *serial_drv, struct SerialHardwareDevice *serial_dev); From 6d7250d4fd62062b6b55d8ae8582e6ef8ad5a571 Mon Sep 17 00:00:00 2001 From: Liu_Weichao Date: Mon, 20 Nov 2023 13:21:15 +0800 Subject: [PATCH 4/4] modify ota dir to fix conflict --- Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig | 75 +++++++++++++++++++ Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile | 4 + .../XiZi_IIoT/tool/bootloader/flash/Kconfig | 0 .../XiZi_IIoT/tool/bootloader/flash/Makefile | 3 + .../tool/bootloader/flash/flash_ops.c | 0 .../{bootloader_ops.h => flash/flash_ops.h} | 6 +- .../XiZi_IIoT/tool/bootloader/ota/Kconfig | 0 .../XiZi_IIoT/tool/bootloader/ota/Makefile | 3 + .../XiZi_IIoT/tool/bootloader}/ota/ota.c | 0 .../XiZi_IIoT/tool/bootloader}/ota/ota.h | 0 .../tool/bootloader}/ota/server_tcp.c | 0 11 files changed, 88 insertions(+), 3 deletions(-) create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.c rename Ubiquitous/XiZi_IIoT/tool/bootloader/{bootloader_ops.h => flash/flash_ops.h} (92%) create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Kconfig create mode 100644 Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile rename {APP_Framework/Applications => Ubiquitous/XiZi_IIoT/tool/bootloader}/ota/ota.c (100%) rename {APP_Framework/Applications => Ubiquitous/XiZi_IIoT/tool/bootloader}/ota/ota.h (100%) rename {APP_Framework/Applications => Ubiquitous/XiZi_IIoT/tool/bootloader}/ota/server_tcp.c (100%) diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig b/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig new file mode 100644 index 00000000..c826295d --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/Kconfig @@ -0,0 +1,75 @@ +menu "OTA function" + + menuconfig TOOL_USING_OTA + bool "Enable support OTA function" + default n + + if TOOL_USING_OTA + choice + prompt "Compile bootloader bin or application bin." + default MCUBOOT_BOOTLOADER + + config MCUBOOT_BOOTLOADER + bool "Config as bootloader." + + config MCUBOOT_APPLICATION + bool "Config as application." + endchoice + + if MCUBOOT_APPLICATION + choice + prompt "The way of OTA firmware upgrade." + default OTA_BY_PLATFORM + + config OTA_BY_PLATFORM + bool "Through IoT management platform." + select TOOL_USING_MQTT + + config OTA_BY_TCPSERVER + bool "Through the public network TCP server." + select SUPPORT_CONNECTION_FRAMEWORK + select CONNECTION_ADAPTER_4G + endchoice + endif + + + menu "Flash area address and size configuration." + config CHIP_FLAH_BASE + hex "Flash base address of the chip." + default 0x60000000 + + config XIUOS_FLAH_ADDRESS + hex "Flash area address of the XiUOS system." + default 0x60100000 + + config BAKUP_FLAH_ADDRESS + hex "Flash area address of the backup firmware." + default 0x60300000 + + config DOWN_FLAH_ADDRESS + hex "Flash area address of the downloaded firmware." + default 0x60500000 + + config FLAG_FLAH_ADDRESS + hex "Flash area address of the OTA information." + default 0x60700000 + + config APP_FLASH_SIZE + hex "Application package size,the default size is limited to 1M." + default 0x00100000 + endmenu + + config OTA_RX_TIMEOUT + int "OTA receive data timeout(ms)." + default 600 if OTA_BY_PLATFORM + default 10000 if OTA_BY_TCPSERVER + default 10000 if MCUBOOT_BOOTLOADER + + config OTA_RX_BUFFERSIZE + int "OTA receive data buffer size." + default 3072 if OTA_BY_PLATFORM + default 2048 if OTA_BY_TCPSERVER + default 256 if MCUBOOT_BOOTLOADER + endif + +endmenu diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile new file mode 100644 index 00000000..3e0f3289 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/Makefile @@ -0,0 +1,4 @@ +SRC_DIR := +SRC_DIR += flash ota + +include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Kconfig b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Kconfig new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile new file mode 100644 index 00000000..123d7c8b --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := flash_ops.c + +include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.c b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.c new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h similarity index 92% rename from Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h rename to Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h index e1bd9a8c..e75abcd2 100644 --- a/Ubiquitous/XiZi_IIoT/tool/bootloader/bootloader_ops.h +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/flash/flash_ops.h @@ -6,14 +6,14 @@ */ /** -* @file bootloader_ops.h +* @file flash_ops.h * @brief support flash function * @version 2.0 * @author AIIT XUOS Lab * @date 2023-04-03 */ -#ifndef __BOOTLOADER_OPS_H__ -#define __BOOTLOADER_OPS_H__ +#ifndef __FLASH_OPS_H__ +#define __FLASH_OPS_H__ #include diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Kconfig b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Kconfig new file mode 100644 index 00000000..e69de29b diff --git a/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile new file mode 100644 index 00000000..47afc2d3 --- /dev/null +++ b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/Makefile @@ -0,0 +1,3 @@ +SRC_FILES := ota.c + +include $(KERNEL_ROOT)/compiler.mk \ No newline at end of file diff --git a/APP_Framework/Applications/ota/ota.c b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c similarity index 100% rename from APP_Framework/Applications/ota/ota.c rename to Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.c diff --git a/APP_Framework/Applications/ota/ota.h b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.h similarity index 100% rename from APP_Framework/Applications/ota/ota.h rename to Ubiquitous/XiZi_IIoT/tool/bootloader/ota/ota.h diff --git a/APP_Framework/Applications/ota/server_tcp.c b/Ubiquitous/XiZi_IIoT/tool/bootloader/ota/server_tcp.c similarity index 100% rename from APP_Framework/Applications/ota/server_tcp.c rename to Ubiquitous/XiZi_IIoT/tool/bootloader/ota/server_tcp.c